
---------- Begin Simulation Statistics ----------
final_tick                               115962567000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 401577                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659068                       # Number of bytes of host memory used
host_op_rate                                   439453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.02                       # Real time elapsed on the host
host_tick_rate                              465678894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115963                       # Number of seconds simulated
sim_ticks                                115962567000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.159626                       # CPI: cycles per instruction
system.cpu.discardedOps                        729866                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5138354                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.862347                       # IPC: instructions per cycle
system.cpu.numCycles                        115962567                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       110824213                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        49885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        102075                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2522                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          182                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       125280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       251507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4772                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634755                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527279                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153917                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837517                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746887                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974486                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050592                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35580152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35580152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35583435                       # number of overall hits
system.cpu.dcache.overall_hits::total        35583435                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156993                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156993                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157083                       # number of overall misses
system.cpu.dcache.overall_misses::total        157083                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9434184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9434184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9434184000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9434184000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60093.023256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60093.023256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60058.593228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60058.593228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72221                       # number of writebacks
system.cpu.dcache.writebacks::total             72221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32047                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32047                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       124946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       125030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       125030                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7396632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7396632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7401751000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7401751000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59198.629808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59198.629808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59199.800048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59199.800048                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21396536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21396536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        86014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         86014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3627291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3627291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42170.937289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42170.937289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3035627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3035627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39347.587137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39347.587137                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5806893000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5806893000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81811.423097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81811.423097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47797                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47797                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4361005000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4361005000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91240.140595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91240.140595                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.026682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.026682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5119000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5119000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024904                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024904                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60940.476190                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60940.476190                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.086976                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35886625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            125030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            287.024114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.086976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36043709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36043709                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49922344                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208387                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039458                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28668126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28668126                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28668126                       # number of overall hits
system.cpu.icache.overall_hits::total        28668126                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1200                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75868000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75868000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75868000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75868000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28669326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28669326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28669326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28669326                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63223.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63223.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63223.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63223.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          758                       # number of writebacks
system.cpu.icache.writebacks::total               758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73468000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61223.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61223.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61223.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61223.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28668126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28668126                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28669326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28669326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63223.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63223.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61223.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61223.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.580325                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28669326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23891.105000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.580325                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28670526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28670526                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115962567000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73235                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73853                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 618                       # number of overall hits
system.l2.overall_hits::.cpu.data               73235                       # number of overall hits
system.l2.overall_hits::total                   73853                       # number of overall hits
system.l2.demand_misses::.cpu.inst                582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              51796                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               582                       # number of overall misses
system.l2.overall_misses::.cpu.data             51796                       # number of overall misses
system.l2.overall_misses::total                 52378                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5414326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5471199000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56873000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5414326000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5471199000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           125031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               126231                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          125031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              126231                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.485000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.414265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.414938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.485000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.414265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.414938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97719.931271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104531.739903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104456.050250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97719.931271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104531.739903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104456.050250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47120                       # number of writebacks
system.l2.writebacks::total                     47120                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         51791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             52372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        51791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            52372                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4378098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4423271000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4378098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4423271000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.484167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.414225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.414890                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.484167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.414225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.414890                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77750.430293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84533.953776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84458.699305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77750.430293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84533.953776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84458.699305                       # average overall mshr miss latency
system.l2.replacements                          53453                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72221                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          755                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1023                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1023                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8984                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8984                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38813                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3996620000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3996620000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.812038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102971.169454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102971.169454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3220360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3220360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.812038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82971.169454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82971.169454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56873000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56873000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.485000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.485000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97719.931271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97719.931271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.484167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.484167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77750.430293                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77750.430293                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         64251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1417706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1417706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.168100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109197.103905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109197.103905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1157738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1157738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89207.736169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89207.736169                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2039.356428                       # Cycle average of tags in use
system.l2.tags.total_refs                      247956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.467595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      83.434694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.614281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1947.307454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.040740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995780                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    553471                       # Number of tag accesses
system.l2.tags.data_accesses                   553471                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     47114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001256918500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              180828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       52372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47119                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52372                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47119                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    110                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.891892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.902304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.013202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2625     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.926913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.915216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.632927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              208      7.92%      7.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.15%      8.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2188     83.29%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              226      8.60%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2627                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3351808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3015616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     28.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115962462000                       # Total gap between requests
system.mem_ctrls.avgGap                    1165557.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3307584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3014016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 320655.199017800274                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 28522859.449980959296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25991283.894224245101                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          581                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        51791                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        47119                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15349500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1716244750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2699000179250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26419.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33137.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  57280506.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3314624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3351808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3015616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3015616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          581                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        51791                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          52372                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        47119                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         47119                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       320655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     28583569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         28904224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       320655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       320655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     26005081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        26005081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     26005081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       320655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     28583569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        54909305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                52262                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               47094                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2886                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               751681750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             261310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1731594250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14382.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33132.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20583                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              30587                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           64.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        48185                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   131.964719                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.751713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   156.408527                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30726     63.77%     63.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11755     24.40%     88.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2321      4.82%     92.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1314      2.73%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          718      1.49%     97.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          351      0.73%     97.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          300      0.62%     98.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          272      0.56%     99.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          428      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        48185                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3344768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3014016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               28.843515                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               25.991284                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       179863740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        95596050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      192858540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     122315040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9153833520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28310041230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20689591200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58744099320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.578121                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  53507979250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3872180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58582407750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       164184300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        87266025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      180292140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     123515640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9153833520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27088892610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21717926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58515911115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.610347                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  56195138750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3872180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55895248250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13559                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47119                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2584                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       154447                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 154447                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6367424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6367424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52372                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52372    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52372                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           290551000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          283275500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             78434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       119341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47797                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       374579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                377737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12624064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12749376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           53453                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3015680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           179684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041629                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204748                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 172386     95.94%     95.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7116      3.96%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    182      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             179684                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115962567000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          397465000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3600999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         375094995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
