module parallel_fir_filter (
			input [11:0] x,c0,c1,c2,
			input clk,rst, ca0, ca1,
			output [24:0] y
			);
		reg [11:0] Xt0,Xt1,Xt2,cr0,cr1,cr2;
		reg [24:0] y_reg;
		
		wire [24:0] y_wire, mx0, mx1, mx2, adr0;
		
		assign w1=12'd0;
		assign w2=12'd0;
		
		multiplier dut1 (Xt0,cr0,mx0);
		multiplier dut2 (Xt1,cr1,mx1);
		multiplier dut3 (Xt2,cr2,mx2);
		
		full_adder dut1 (mx0, mx1, adr0);
		full_adder dut2 (adr0, mx2, y_wire);
		
		
		always @(posedge clk or posedge rst)
		if (rst) begin
		Xt0 <= 12'd0;
		Xt1 <= 12'd0;
		Xt2 <= 12'd0;
		end else if(X_ld) begin
		Xt0 <= x;
		Xt1 <= Xt0;
		Xt2 <= Xt1;
		end
		
		always @(posedge clk or posedge rst)
		if (rst) begin
		cr0 <= 12'd0;
		cr1 <= 12'd0;
		cr2 <= 12'd0;
		end else begin
		cr0 <= c0;
		cr1 <= c1;
		cr2 <= c2;
		end

		always @(posedge clk or posedge rst)
		if (rst) begin
		y_reg <= 12'd0;
		end else if(Y_ld) begin
		y_reg <= y_wire;
		end
		
		assign Y= y_reg;
		
endmodule