---
layout: post
title: "How to build dynamic link lib based on CMakeFile"
tags: amd-chips
---

计算性能已经被memory性能拖后腿近10年。Cache试图通过保持高频数据来进行弥补和CPU核之间的差距，以接近CPU Core的速度。在2000年末，为了获得MBytes的片上缓存，CPU向三层缓存结构过渡。

|CPU         |Data Caching |
|:---        |:---         |
|1995: Intel |L1: 16KB data 3 cycle <br> L2: 256KB ~7 cycle <br> DRAM: ~430ns ~86 cycle |
|2006: AMD Athlon 64 FX-62 at 2.8 GHz| L1: 64 KB Data, 3 cycle latency <br> L2: 1 MB on-die, 12 cycle latency <br> DRAM: DDR2-800, 60 ns, 168 cycles |
|2010: Intel Xeon X5650 at 3.067 GHz |L1: 32 KB Data, 4 cycle latency <br> L2: 256 KB, 10 cycle latency <br> L3: 12 MB on-die, 46 cycle latency <br> DRAM: DDR3-1333, 70.3 ns, 215 cycles|
|2020: AMD Ryzen 5800X3D at 4.5 GHz|L1: 32 KB Data, 4 cycle latency <br> L2: 512 KB, 12 cycle latency <br> L3: 96 MB, stacked chiplets, 49 cycle latency <br> DRAM: DDR4-3200, 78.72 ns, 354 cycle latency|

## AMD’s 7950X3D: Zen 4 Gets VCache

## Reference

[AMD’s 7950X3D: Zen 4 Gets VCache](https://chipsandcheese.com/2023/04/23/amds-7950x3d-zen-4-gets-vcache/?utm_source=mailpoet&utm_medium=email&utm_campaign=new-post-from-chips-and-cheese)
