/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 8.2.02 EDK_Im_Sp2.4
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved. 
* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00001FFF


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00001FFF


/******************************************************************/

/* Definitions for driver OPBARB */
#define XPAR_XOPBARB_NUM_INSTANCES 1

/* Definitions for peripheral MB_OPB */
#define XPAR_MB_OPB_BASEADDR 0xFFFFFFFF
#define XPAR_MB_OPB_HIGHADDR 0x00000000
#define XPAR_MB_OPB_DEVICE_ID 0
#define XPAR_MB_OPB_NUM_MASTERS 2


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral DEBUG_MODULE */
#define XPAR_DEBUG_MODULE_BASEADDR 0x41400000
#define XPAR_DEBUG_MODULE_HIGHADDR 0x4140FFFF
#define XPAR_DEBUG_MODULE_DEVICE_ID 0
#define XPAR_DEBUG_MODULE_BAUDRATE 0
#define XPAR_DEBUG_MODULE_USE_PARITY 0
#define XPAR_DEBUG_MODULE_ODD_PARITY 0
#define XPAR_DEBUG_MODULE_DATA_BITS 0


/* Definitions for peripheral RS232_DTE */
#define XPAR_RS232_DTE_BASEADDR 0x40600000
#define XPAR_RS232_DTE_HIGHADDR 0x4060FFFF
#define XPAR_RS232_DTE_DEVICE_ID 1
#define XPAR_RS232_DTE_BAUDRATE 9600
#define XPAR_RS232_DTE_USE_PARITY 0
#define XPAR_RS232_DTE_ODD_PARITY 0
#define XPAR_RS232_DTE_DATA_BITS 8


/******************************************************************/


/* Definitions for peripheral DDR_SDRAM_32MX16 */
#define XPAR_DDR_SDRAM_32MX16_MEM0_BASEADDR 0x22000000
#define XPAR_DDR_SDRAM_32MX16_MEM0_HIGHADDR 0x23FFFFFF


/******************************************************************/

/* Definitions for driver EMAC */
#define XPAR_XEMAC_NUM_INSTANCES 1

/* Definitions for peripheral ETHERNET_MAC */
#define XPAR_ETHERNET_MAC_BASEADDR 0x40C00000
#define XPAR_ETHERNET_MAC_HIGHADDR 0x40C0FFFF
#define XPAR_ETHERNET_MAC_DEVICE_ID 0
#define XPAR_ETHERNET_MAC_ERR_COUNT_EXIST 1
#define XPAR_ETHERNET_MAC_DMA_PRESENT 1
#define XPAR_ETHERNET_MAC_MII_EXIST 1
#define XPAR_ETHERNET_MAC_CAM_EXIST 0
#define XPAR_ETHERNET_MAC_JUMBO_EXIST 0
#define XPAR_ETHERNET_MAC_TX_DRE_TYPE 0
#define XPAR_ETHERNET_MAC_RX_DRE_TYPE 0
#define XPAR_ETHERNET_MAC_TX_INCLUDE_CSUM 0
#define XPAR_ETHERNET_MAC_RX_INCLUDE_CSUM 0

/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral OPB_TIMER_1 */
#define XPAR_OPB_TIMER_1_BASEADDR 0x41C00000
#define XPAR_OPB_TIMER_1_HIGHADDR 0x41C0FFFF
#define XPAR_OPB_TIMER_1_DEVICE_ID 0


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 3
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral OPB_INTC_0 */
#define XPAR_OPB_INTC_0_BASEADDR 0x41200000
#define XPAR_OPB_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_OPB_INTC_0_DEVICE_ID 0
#define XPAR_OPB_INTC_0_KIND_OF_INTR 0x00000004


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID
#define XPAR_OPB_TIMER_1_INTERRUPT_MASK 0X000001
#define XPAR_OPB_INTC_0_OPB_TIMER_1_INTERRUPT_INTR 0
#define XPAR_ETHERNET_MAC_IP2INTC_IRPT_MASK 0X000002
#define XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR 1
#define XPAR_RS232_DTE_INTERRUPT_MASK 0X000004
#define XPAR_OPB_INTC_0_RS232_DTE_INTERRUPT_INTR 2

/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_D_OPB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_OPB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 2
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 0
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 0
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 0

/******************************************************************/

/* FIXME: 
 * These are remaps of Xilinx #defines to conform with autoconf generated
 * #defines. This is a temporary solution until the new MLD output is
 * available.
 * 
 * Using the autoconf #defines also makes it easier to "port" code back and
 * forth between Xilinx's internal and John Williams' uClinux kernel sources.
 */

/* OPB EMAC */
#define CONFIG_XILINX_ETHERNET_NUM_INSTANCES XPAR_XEMAC_NUM_INSTANCES

#define CONFIG_XILINX_ETHERNET_0_BASEADDR XPAR_ETHERNET_MAC_BASEADDR
#define CONFIG_XILINX_ETHERNET_0_HIGHADDR XPAR_ETHERNET_MAC_HIGHADDR
#define CONFIG_XILINX_ETHERNET_0_ERR_COUNT_EXIST XPAR_ETHERNET_MAC_ERR_COUNT_EXIST
#define CONFIG_XILINX_ETHERNET_0_DMA_PRESENT XPAR_ETHERNET_MAC_DMA_PRESENT
#define CONFIG_XILINX_ETHERNET_0_MII_EXIST XPAR_ETHERNET_MAC_MII_EXIST
#define CONFIG_XILINX_ETHERNET_0_CAM_EXIST XPAR_ETHERNET_MAC_CAM_EXIST
#define CONFIG_XILINX_ETHERNET_0_JUMBO_EXIST XPAR_ETHERNET_MAC_JUMBO_EXIST

#define CONFIG_XILINX_ETHERNET_0_INSTANCE XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR
#define CONFIG_XILINX_ETHERNET_0_IRQ XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR

/* UARTLITE */
#define CONFIG_XILINX_UARTLITE_0_BASEADDR XPAR_RS232_DTE_BASEADDR
#define CONFIG_XILINX_UARTLITE_0_IRQ XPAR_OPB_INTC_0_RS232_DTE_INTERRUPT_INTR

/* MEMORY MAP */
#define CONFIG_XILINX_ERAM_START XPAR_DDR_SDRAM_32MX16_MEM0_BASEADDR
#define CONFIG_XILINX_ERAM_SIZE ((XPAR_DDR_SDRAM_32MX16_MEM0_HIGHADDR) - (XPAR_DDR_SDRAM_32MX16_MEM0_BASEADDR) +1)

/* OPB TIMER */
#define CONFIG_XILINX_TIMER_0_BASEADDR XPAR_OPB_TIMER_1_BASEADDR
#define CONFIG_XILINX_TIMER_0_IRQ XPAR_OPB_INTC_0_OPB_TIMER_1_INTERRUPT_INTR
#define CONFIG_XILINX_CPU_CLOCK_FREQ 51609600
