# read design
read_verilog counter.v
hierarchy -check

# high-level synthesis
proc; memory; opt; fsm; opt
