{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544315368080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544315368086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 18:29:27 2018 " "Processing started: Sat Dec 08 18:29:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544315368086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315368086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315368086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544315378685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544315378685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/aud_32.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/aud_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 aud_32 " "Found entity 1: aud_32" {  } { { "aud_32/synthesis/aud_32.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/aud_32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aud_32/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aud_32/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "aud_32/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389633 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315389636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aud_32_audio_and_video_config_0 " "Found entity 1: aud_32_audio_and_video_config_0" {  } { { "aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "aud_32/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "aud_32/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "aud_32/synthesis/submodules/altera_up_clock_edge.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389695 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "aud_32/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544315389698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "aud_32/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_32/synthesis/submodules/aud_32_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_32/synthesis/submodules/aud_32_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aud_32_audio_0 " "Found entity 1: aud_32_audio_0" {  } { { "aud_32/synthesis/submodules/aud_32_audio_0.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/float.v 1 1 " "Found 1 design units, including 1 entities, in source file float/synthesis/float.v" { { "Info" "ISGN_ENTITY_NAME" "1 float " "Found entity 1: float" {  } { { "float/synthesis/float.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/float.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_nios_custom_instr_floating_point_2_0 " "Found entity 1: float_nios_custom_instr_floating_point_2_0" {  } { { "float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315389709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315389709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "float/synthesis/submodules/fpoint2_multi.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390204 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "float/synthesis/submodules/fpoint2_multi.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390208 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (float) " "Found design unit 1: fpoint2_multi_dspba_library_package (float)" {  } { { "float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390216 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390224 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390227 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390232 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390237 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390240 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file float/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (float) " "Found design unit 1: FPSqrt_safe_path (float)" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390243 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390248 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "float/synthesis/submodules/fpoint2_combi.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390251 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "float/synthesis/submodules/fpoint2_combi.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390254 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390258 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390261 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float/synthesis/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file float/synthesis/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390264 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "altera_up_clock_edge.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll/synthesis/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll/synthesis/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_pll " "Found entity 1: audio_pll" {  } { { "audio_pll/synthesis/audio_pll.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/audio_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_pll_audio_pll_0 " "Found entity 1: audio_pll_audio_pll_0" {  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_pll_audio_pll_0_audio_pll " "Found entity 1: audio_pll_audio_pll_0_audio_pll" {  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390384 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390401 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390406 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390478 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390478 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390478 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390478 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390522 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390528 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544315390531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390534 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390539 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "avalon_microphone_system.sv(131) " "Verilog HDL Module Instantiation warning at avalon_microphone_system.sv(131): ignored dangling comma in List of Port Connections" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 131 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544315390543 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "avalon_microphone_system.sv(197) " "Verilog HDL information at avalon_microphone_system.sv(197): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 197 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544315390543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/avalon_microphone_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/avalon_microphone_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_microphone_system " "Found entity 1: avalon_microphone_system" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "soc_system/synthesis/submodules/altera_up_clock_edge.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2s_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2s_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "soc_system/synthesis/submodules/i2s_master.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/i2s_master.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mic_dma.sv(110) " "Verilog HDL information at mic_dma.sv(110): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/mic_dma.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/mic_dma.sv" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544315390559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/mic_dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/mic_dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_dma " "Found entity 1: mic_dma" {  } { { "soc_system/synthesis/submodules/mic_dma.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/mic_dma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_secondary_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_secondary_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Secondary_PLL " "Found entity 1: soc_system_Secondary_PLL" {  } { { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Pushbuttons " "Found entity 1: soc_system_Pushbuttons" {  } { { "soc_system/synthesis/submodules/soc_system_Pushbuttons.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_primary_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_primary_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Primary_PLL " "Found entity 1: soc_system_Primary_PLL" {  } { { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_top " "Found entity 1: ghrd_top" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volumecontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file volumecontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeControl " "Found entity 1: volumeControl" {  } { { "volumeControl.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/volumeControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gain_fsm.sv(58) " "Verilog HDL information at gain_fsm.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544315390753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gain_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file gain_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gain_fsm " "Found entity 1: gain_fsm" {  } { { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315390757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315390757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315390784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315390784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_top " "Elaborating entity \"ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544315391370 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "left_data ghrd_top.v(455) " "Verilog HDL warning at ghrd_top.v(455): object left_data used but never assigned" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 455 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544315391371 "|ghrd_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "right_data ghrd_top.v(455) " "Verilog HDL warning at ghrd_top.v(455): object right_data used but never assigned" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 455 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544315391371 "|ghrd_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_mux_out ghrd_top.v(468) " "Verilog HDL or VHDL warning at ghrd_top.v(468): object \"left_mux_out\" assigned a value but never read" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315391371 "|ghrd_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_mux_out ghrd_top.v(468) " "Verilog HDL or VHDL warning at ghrd_top.v(468): object \"right_mux_out\" assigned a value but never read" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315391371 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ghrd_top.v(74) " "Output port \"DRAM_ADDR\" at ghrd_top.v(74) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA ghrd_top.v(75) " "Output port \"DRAM_BA\" at ghrd_top.v(75) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ghrd_top.v(99) " "Output port \"HEX0\" at ghrd_top.v(99) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ghrd_top.v(102) " "Output port \"HEX1\" at ghrd_top.v(102) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ghrd_top.v(105) " "Output port \"HEX2\" at ghrd_top.v(105) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ghrd_top.v(108) " "Output port \"HEX3\" at ghrd_top.v(108) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ghrd_top.v(111) " "Output port \"HEX4\" at ghrd_top.v(111) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ghrd_top.v(114) " "Output port \"HEX5\" at ghrd_top.v(114) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ghrd_top.v(180) " "Output port \"LEDR\" at ghrd_top.v(180) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ghrd_top.v(200) " "Output port \"VGA_B\" at ghrd_top.v(200) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ghrd_top.v(203) " "Output port \"VGA_G\" at ghrd_top.v(203) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ghrd_top.v(205) " "Output port \"VGA_R\" at ghrd_top.v(205) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN ghrd_top.v(41) " "Output port \"ADC_DIN\" at ghrd_top.v(41) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK ghrd_top.v(43) " "Output port \"ADC_SCLK\" at ghrd_top.v(43) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391373 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ghrd_top.v(76) " "Output port \"DRAM_CAS_N\" at ghrd_top.v(76) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ghrd_top.v(77) " "Output port \"DRAM_CKE\" at ghrd_top.v(77) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ghrd_top.v(78) " "Output port \"DRAM_CLK\" at ghrd_top.v(78) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ghrd_top.v(79) " "Output port \"DRAM_CS_N\" at ghrd_top.v(79) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ghrd_top.v(81) " "Output port \"DRAM_LDQM\" at ghrd_top.v(81) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ghrd_top.v(82) " "Output port \"DRAM_RAS_N\" at ghrd_top.v(82) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ghrd_top.v(83) " "Output port \"DRAM_UDQM\" at ghrd_top.v(83) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ghrd_top.v(84) " "Output port \"DRAM_WE_N\" at ghrd_top.v(84) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL ghrd_top.v(87) " "Output port \"FAN_CTRL\" at ghrd_top.v(87) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD ghrd_top.v(174) " "Output port \"IRDA_TXD\" at ghrd_top.v(174) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N ghrd_top.v(195) " "Output port \"TD_RESET_N\" at ghrd_top.v(195) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ghrd_top.v(201) " "Output port \"VGA_BLANK_N\" at ghrd_top.v(201) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ghrd_top.v(202) " "Output port \"VGA_CLK\" at ghrd_top.v(202) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ghrd_top.v(204) " "Output port \"VGA_HS\" at ghrd_top.v(204) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ghrd_top.v(206) " "Output port \"VGA_SYNC_N\" at ghrd_top.v(206) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ghrd_top.v(208) " "Output port \"VGA_VS\" at ghrd_top.v(208) has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391374 "|ghrd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd_top.v" "u0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Primary_PLL soc_system:u0\|soc_system_Primary_PLL:primary_pll " "Elaborating entity \"soc_system_Primary_PLL\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "primary_pll" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "altera_pll_i" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391550 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391563 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391565 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391565 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544315391567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 48.000000 MHz " "Parameter \"output_clock_frequency0\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 24 " "Parameter \"m_cnt_hi_div\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 24 " "Parameter \"m_cnt_lo_div\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 3 " "Parameter \"n_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 2 " "Parameter \"n_cnt_lo_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en true " "Parameter \"n_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 5 " "Parameter \"c_cnt_hi_div0\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 5 " "Parameter \"c_cnt_lo_div0\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 10000 " "Parameter \"pll_bwctrl\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 480.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"480.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type gclk " "Parameter \"mimic_fbclk_type\" = \"gclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 fb_1 " "Parameter \"pll_fbclk_mux_2\" = \"fb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315391586 ""}  } { { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315391586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391910 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391922 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391924 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391924 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315391924 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315391976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Pushbuttons soc_system:u0\|soc_system_Pushbuttons:pushbuttons " "Elaborating entity \"soc_system_Pushbuttons\" for hierarchy \"soc_system:u0\|soc_system_Pushbuttons:pushbuttons\"" {  } { { "soc_system/synthesis/soc_system.v" "pushbuttons" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Secondary_PLL soc_system:u0\|soc_system_Secondary_PLL:secondary_pll " "Elaborating entity \"soc_system_Secondary_PLL\" for hierarchy \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "secondary_pll" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "altera_pll_i" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392079 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392091 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392091 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392091 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544315392093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 48.0 MHz " "Parameter \"reference_clock_frequency\" = \"48.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 48.000000 MHz " "Parameter \"output_clock_frequency0\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 96.000000 MHz " "Parameter \"output_clock_frequency1\" = \"96.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 4 " "Parameter \"m_cnt_hi_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 4 " "Parameter \"m_cnt_lo_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 4 " "Parameter \"c_cnt_hi_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 4 " "Parameter \"c_cnt_lo_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 2 " "Parameter \"c_cnt_hi_div1\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 2 " "Parameter \"c_cnt_lo_div1\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 384.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"384.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_clkin_0_src adj_pll_clk " "Parameter \"pll_clkin_0_src\" = \"adj_pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315392109 ""}  } { { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315392109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392220 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392233 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392233 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392233 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392233 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315392515 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392515 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392555 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315392557 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392611 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544315392614 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315392615 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544315392620 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392620 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315392700 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315392701 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392727 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392734 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392734 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392734 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544315392734 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315392970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315393209 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315393209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315393277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315393277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393599 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1544315393600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315393624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315393656 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315393656 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315393656 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315393656 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315393657 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315393657 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_microphone_system soc_system:u0\|avalon_microphone_system:mic_system_0 " "Elaborating entity \"avalon_microphone_system\" for hierarchy \"soc_system:u0\|avalon_microphone_system:mic_system_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mic_system_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 avalon_microphone_system.sv(223) " "Verilog HDL assignment warning at avalon_microphone_system.sv(223): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315394069 "|ghrd_top|soc_system:u0|avalon_microphone_system:mic_system_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_dma soc_system:u0\|avalon_microphone_system:mic_system_0\|mic_dma:dma_yo " "Elaborating entity \"mic_dma\" for hierarchy \"soc_system:u0\|avalon_microphone_system:mic_system_0\|mic_dma:dma_yo\"" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "dma_yo" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge soc_system:u0\|avalon_microphone_system:mic_system_0\|altera_up_clock_edge:detect " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"soc_system:u0\|avalon_microphone_system:mic_system_0\|altera_up_clock_edge:detect\"" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "detect" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1 " "Elaborating entity \"i2s_master\" for hierarchy \"soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\"" {  } { { "soc_system/synthesis/submodules/avalon_microphone_system.sv" "m1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_master.sv(31) " "Verilog HDL assignment warning at i2s_master.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/i2s_master.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/i2s_master.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315394208 "|ghrd_top|soc_system:u0|avalon_microphone_system:mic_system_0|i2s_master:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mic_system_0_mic_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mic_system_0_mic_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mic_system_0_mic_slave_translator" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pushbuttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pushbuttons_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pushbuttons_s1_translator" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mic_system_0_mic_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mic_system_0_mic_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mic_system_0_mic_slave_agent" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mic_system_0_mic_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mic_system_0_mic_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mic_system_0_mic_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mic_system_0_mic_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mic_system_0_mic_slave_agent_rsp_fifo" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mic_system_0_mic_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mic_system_0_mic_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mic_system_0_mic_slave_agent_rdata_fifo" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mic_system_0_mic_slave_burst_adapter" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315394984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mic_system_0_mic_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mic_system_0_mic_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mic_system_0_mic_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mic_system_0_mic_master_translator" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mic_system_0_mic_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mic_system_0_mic_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mic_system_0_mic_master_agent" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rdata_fifo" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315395976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "crosser" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volumeControl volumeControl:vol " "Elaborating entity \"volumeControl\" for hierarchy \"volumeControl:vol\"" {  } { { "ghrd_top.v" "vol" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_fsm volumeControl:vol\|gain_fsm:fsm_L " "Elaborating entity \"gain_fsm\" for hierarchy \"volumeControl:vol\|gain_fsm:fsm_L\"" {  } { { "volumeControl.sv" "fsm_L" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/volumeControl.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float volumeControl:vol\|float:inst_L " "Elaborating entity \"float\" for hierarchy \"volumeControl:vol\|float:inst_L\"" {  } { { "volumeControl.sv" "inst_L" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/volumeControl.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_nios_custom_instr_floating_point_2_0 volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 " "Elaborating entity \"float_nios_custom_instr_floating_point_2_0\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\"" {  } { { "float/synthesis/float.v" "nios_custom_instr_floating_point_2_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/float.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_combi volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi " "Elaborating entity \"fpoint2_combi\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\"" {  } { { "float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" "fpci_combi" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPNeg volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map " "Elaborating entity \"FPNeg\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map\"" {  } { { "float/synthesis/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:neg_map" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAbs volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map " "Elaborating entity \"FPAbs\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map\"" {  } { { "float/synthesis/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:abs_map" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMinMaxFused volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax " "Elaborating entity \"FPMinMaxFused\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax\"" {  } { { "float/synthesis/submodules/fpoint2_combi.vhd" "\\COMP_GEN:FPMinMax" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q FPMinMaxFused.vhd(63) " "Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object \"VCC_q\" assigned a value but never read" {  } { { "float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315396635 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:COMP_GEN:FPMinMax"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "join_uid68_fpMinMaxFusedTest_q FPMinMaxFused.vhd(364) " "VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q" {  } { { "float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 364 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315396639 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:COMP_GEN:FPMinMax"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPCompareFused volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare " "Elaborating entity \"FPCompareFused\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare\"" {  } { { "float/synthesis/submodules/fpoint2_combi.vhd" "\\COMP_GEN:compare" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_combi.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q FPCompareFused.vhd(62) " "Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object \"VCC_q\" assigned a value but never read" {  } { { "float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544315396664 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:COMP_GEN:compare"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GND_q FPCompareFused.vhd(536) " "VHDL Process Statement warning at FPCompareFused.vhd(536): signal \"GND_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396668 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:COMP_GEN:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi " "Elaborating entity \"fpoint2_multi\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\"" {  } { { "float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" "fpci_multi" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/float_nios_custom_instr_floating_point_2_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_datapath volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath " "Elaborating entity \"fpoint2_multi_datapath\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\"" {  } { { "float/synthesis/submodules/fpoint2_multi.vhd" "datapath" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPDiv volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div " "Elaborating entity \"FPDiv\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div\"" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:div" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMult volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply " "Elaborating entity \"FPMult\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\"" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:multiply" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396768 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid16_fpMulTest_q FPMult.vhd(840) " "VHDL Process Statement warning at FPMult.vhd(840): signal \"cstAllZWE_uid16_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396781 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(842) " "VHDL Process Statement warning at FPMult.vhd(842): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396781 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(843) " "VHDL Process Statement warning at FPMult.vhd(843): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(861) " "VHDL Process Statement warning at FPMult.vhd(861): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(863) " "VHDL Process Statement warning at FPMult.vhd(863): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid81_fpMulTest_q FPMult.vhd(864) " "VHDL Process Statement warning at FPMult.vhd(864): signal \"oneFracRPostExc2_uid81_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315396782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "sm1_uid102_prod_uid49_fpMulTest_component" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315396960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315396960 ""}  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315396960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rau.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rau.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rau " "Found entity 1: mult_rau" {  } { { "db/mult_rau.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/mult_rau.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315397030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315397030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rau volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_rau:auto_generated " "Elaborating entity \"mult_rau\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_rau:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "sm0_uid99_prod_uid49_fpMulTest_component" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397102 ""}  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315397102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sau.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sau.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sau " "Found entity 1: mult_sau" {  } { { "db/mult_sau.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/mult_sau.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315397176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315397176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sau volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_sau:auto_generated " "Elaborating entity \"mult_sau\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_sau:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "topProd_uid96_prod_uid49_fpMulTest_component" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315397242 ""}  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315397242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1eu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1eu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1eu " "Found entity 1: mult_1eu" {  } { { "db/mult_1eu.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/mult_1eu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315397315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315397315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1eu volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_1eu:auto_generated " "Elaborating entity \"mult_1eu\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_1eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a\"" {  } { { "float/synthesis/submodules/FPMult/FPMult.vhd" "ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPMult/FPMult.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAddSub volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub " "Elaborating entity \"FPAddSub\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\"" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:addsub" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(657) " "VHDL Process Statement warning at FPAddSub.vhd(657): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397421 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(676) " "VHDL Process Statement warning at FPAddSub.vhd(676): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397421 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1281) " "VHDL Process Statement warning at FPAddSub.vhd(1281): signal \"shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397431 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1372) " "VHDL Process Statement warning at FPAddSub.vhd(1372): signal \"countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397433 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1373) " "VHDL Process Statement warning at FPAddSub.vhd(1373): signal \"countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397433 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1374) " "VHDL Process Statement warning at FPAddSub.vhd(1374): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397433 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1375) " "VHDL Process Statement warning at FPAddSub.vhd(1375): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397433 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1548) " "VHDL Process Statement warning at FPAddSub.vhd(1548): signal \"leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397438 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b FPAddSub.vhd(1590) " "VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1590 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315397439 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(1645) " "VHDL Process Statement warning at FPAddSub.vhd(1645): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397440 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1891) " "VHDL Process Statement warning at FPAddSub.vhd(1891): signal \"cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397447 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1893) " "VHDL Process Statement warning at FPAddSub.vhd(1893): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397447 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1894) " "VHDL Process Statement warning at FPAddSub.vhd(1894): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397447 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1917) " "VHDL Process Statement warning at FPAddSub.vhd(1917): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397447 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1919) " "VHDL Process Statement warning at FPAddSub.vhd(1919): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397448 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1920) " "VHDL Process Statement warning at FPAddSub.vhd(1920): signal \"oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397448 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c\"" {  } { { "float/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToFloat volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float " "Elaborating entity \"IntToFloat\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\"" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:int2float" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397770 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q IntToFloat.vhd(264) " "VHDL Process Statement warning at IntToFloat.vhd(264): signal \"zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397775 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxCount_uid11_fxpToFPTest_q IntToFloat.vhd(443) " "VHDL Process Statement warning at IntToFloat.vhd(443): signal \"maxCount_uid11_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397779 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expZ_uid30_fxpToFPTest_q IntToFloat.vhd(551) " "VHDL Process Statement warning at IntToFloat.vhd(551): signal \"expZ_uid30_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397781 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(552) " "VHDL Process Statement warning at IntToFloat.vhd(552): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(553) " "VHDL Process Statement warning at IntToFloat.vhd(553): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fracZ_uid24_fxpToFPTest_q IntToFloat.vhd(577) " "VHDL Process Statement warning at IntToFloat.vhd(577): signal \"fracZ_uid24_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397782 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b\"" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c\"" {  } { { "float/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/IntToFloat/IntToFloat.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatToInt volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int " "Elaborating entity \"FloatToInt\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int\"" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:Float2Int" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397857 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0_uid29_fpToFxPTest_q FloatToInt.vhd(165) " "VHDL Process Statement warning at FloatToInt.vhd(165): signal \"d0_uid29_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397860 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1_uid28_fpToFxPTest_q FloatToInt.vhd(166) " "VHDL Process Statement warning at FloatToInt.vhd(166): signal \"d1_uid28_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397860 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(167) " "VHDL Process Statement warning at FloatToInt.vhd(167): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397860 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(168) " "VHDL Process Statement warning at FloatToInt.vhd(168): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397860 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxPosValueS_uid36_fpToFxPTest_q FloatToInt.vhd(327) " "VHDL Process Statement warning at FloatToInt.vhd(327): signal \"maxPosValueS_uid36_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397863 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueS_uid37_fpToFxPTest_q FloatToInt.vhd(328) " "VHDL Process Statement warning at FloatToInt.vhd(328): signal \"maxNegValueS_uid37_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397863 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueU_uid41_fpToFxPTest_q FloatToInt.vhd(329) " "VHDL Process Statement warning at FloatToInt.vhd(329): signal \"maxNegValueU_uid41_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544315397863 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSqrt volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt " "Elaborating entity \"FPSqrt\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\"" {  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\FPSQRT_GEN:sqrt" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397889 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "FPSqrt.vhd(758) " "VHDL warning at FPSqrt.vhd(758): ignored assignment of value to null range" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 758 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1544315397904 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "negZero_uid59_fpSqrtTest_delay" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315397964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398134 ""}  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315398134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf44 " "Found entity 1: altsyncram_rf44" {  } { { "db/altsyncram_rf44.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/altsyncram_rf44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315398215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315398215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf44 volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_rf44:auto_generated " "Elaborating entity \"altsyncram_rf44\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_rf44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist2" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398395 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1544315398395 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist4" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398569 ""}  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315398569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pf44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf44 " "Found entity 1: altsyncram_pf44" {  } { { "db/altsyncram_pf44.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/altsyncram_pf44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315398649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315398649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pf44 volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_pf44:auto_generated " "Elaborating entity \"altsyncram_pf44\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_pf44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398897 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1544315398897 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315398951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 29 " "Parameter \"width_b\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315398952 ""}  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315398952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg44 " "Found entity 1: altsyncram_gg44" {  } { { "db/altsyncram_gg44.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/altsyncram_gg44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315399036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315399036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg44 volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated " "Elaborating entity \"altsyncram_gg44\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315399039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist6_mem_dmem" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315399376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborated megafunction instantiation \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315399397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Instantiated megafunction \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family  " "Parameter \"intended_device_family\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315399398 ""}  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315399398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pv3 " "Found entity 1: altsyncram_5pv3" {  } { { "db/altsyncram_5pv3.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/altsyncram_5pv3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315399477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315399477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pv3 volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_5pv3:auto_generated " "Elaborating entity \"altsyncram_5pv3\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_5pv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315399481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1\"" {  } { { "float/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPSqrt/FPSqrt.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315399517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_pll audio_pll:clock_gen " "Elaborating entity \"audio_pll\" for hierarchy \"audio_pll:clock_gen\"" {  } { { "ghrd_top.v" "clock_gen" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315399990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_pll_audio_pll_0 audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0 " "Elaborating entity \"audio_pll_audio_pll_0\" for hierarchy \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\"" {  } { { "audio_pll/synthesis/audio_pll.v" "audio_pll_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/audio_pll.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_pll_audio_pll_0_audio_pll audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"audio_pll_audio_pll_0_audio_pll\" for hierarchy \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\"" {  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" "audio_pll" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400047 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544315400058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400073 ""}  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315400073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" "reset_from_locked" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_32 aud_32:line32 " "Elaborating entity \"aud_32\" for hierarchy \"aud_32:line32\"" {  } { { "ghrd_top.v" "line32" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_32_audio_0 aud_32:line32\|aud_32_audio_0:audio_0 " "Elaborating entity \"aud_32_audio_0\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\"" {  } { { "aud_32/synthesis/aud_32.v" "audio_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/aud_32.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "aud_32/synthesis/submodules/aud_32_audio_0.v" "Bit_Clock_Edges" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "aud_32/synthesis/submodules/aud_32_audio_0.v" "Audio_In_Deserializer" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "aud_32/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "aud_32/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544315400509 ""}  } { { "aud_32/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544315400509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315400581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315400581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315400633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315400633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315400717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315400717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315400803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315400803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315400902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315400902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315400978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315400978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315400985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544315401061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315401061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"aud_32:line32\|aud_32_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "aud_32/synthesis/submodules/aud_32_audio_0.v" "Audio_Out_Serializer" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_32_audio_and_video_config_0 aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"aud_32_audio_and_video_config_0\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "aud_32/synthesis/aud_32.v" "audio_and_video_config_0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/aud_32.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315401892 "|ghrd_top|aud_32:line32|aud_32_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315401955 "|ghrd_top|aud_32:line32|aud_32_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "aud_32/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315401977 "|ghrd_top|aud_32:line32|aud_32_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller aud_32:line32\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"aud_32:line32\|altera_reset_controller:rst_controller\"" {  } { { "aud_32/synthesis/aud_32.v" "rst_controller" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/aud_32.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315401991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aud_32:line32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aud_32:line32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "aud_32/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315402011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aud_32:line32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aud_32:line32\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "aud_32/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315402040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:m1 " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:m1\"" {  } { { "ghrd_top.v" "m1" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315402056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_master.sv(31) " "Verilog HDL assignment warning at i2s_master.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/i2s_master.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/i2s_master.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544315402057 "|ghrd_top|i2s_master:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1544315403850 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1544315403857 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Secondary_PLL.v" 239 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 196 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|gnd"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "soc_system/synthesis/submodules/soc_system_Primary_PLL.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_Primary_PLL.v" 235 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/soc_system.v" 175 0 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 344 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315405142 "|ghrd_top|soc_system:u0|soc_system_Primary_PLL:primary_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544315405142 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544315405142 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"aud_32:line32\|aud_32_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544315406909 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544315406909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544315411688 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 183 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 184 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 185 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544315411940 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544315411940 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 158 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 158 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 158 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 158 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315415134 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544315415134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544315415137 "|ghrd_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544315415137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315415745 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_LRCLK AUD_ADCLRCK " "Output pin \"GPIO_LRCLK\" driven by bidirectional pin \"AUD_ADCLRCK\" cannot be tri-stated" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 59 -1 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 47 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1544315416193 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_BCLK AUD_BCLK " "Output pin \"GPIO_BCLK\" driven by bidirectional pin \"AUD_BCLK\" cannot be tri-stated" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 58 -1 0 } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1544315416193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "533 " "533 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544315421589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315422040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system.map.smsg " "Generated suppressed messages file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315422866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "24 0 1 0 0 " "Adding 24 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544315600884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544315600884 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1544315601209 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1544315601209 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_DIN3 " "No output dependent on input pin \"GPIO_DIN3\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|GPIO_DIN3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_DIN4 " "No output dependent on input pin \"GPIO_DIN4\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|GPIO_DIN4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 173 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315601886 "|ghrd_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544315601886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7063 " "Implemented 7063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_OPINS" "159 " "Implemented 159 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5817 " "Implemented 5817 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_RAMS" "204 " "Implemented 204 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1544315601907 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544315601907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544315601907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 447 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 447 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5272 " "Peak virtual memory: 5272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544315602081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 18:33:22 2018 " "Processing ended: Sat Dec 08 18:33:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544315602081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:55 " "Elapsed time: 00:03:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544315602081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:04 " "Total CPU time (on all processors): 00:04:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544315602081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544315602081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544315606206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544315606213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 18:33:23 2018 " "Processing started: Sat Dec 08 18:33:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544315606213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544315606213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544315606213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1544315606420 ""}
{ "Info" "0" "" "Project  = soc_system" {  } {  } 0 0 "Project  = soc_system" 0 0 "Fitter" 0 0 1544315606420 ""}
{ "Info" "0" "" "Revision = soc_system" {  } {  } 0 0 "Revision = soc_system" 0 0 "Fitter" 0 0 1544315606420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544315606761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544315606761 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544315606842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544315606905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544315606905 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1544315607012 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1544315607012 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544315607030 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\|ram_block1a4 " "Atom \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1544315607065 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1544315607065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544315607710 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544315607742 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544315614543 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544315614885 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 374 " "No exact pin location assignment(s) for 78 pins of 374 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544315615549 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1544315615579 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1544315615579 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1544315634666 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1544315636663 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1544315636663 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 10 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637487 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 921 global CLKCTRL_G7 " "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 921 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637487 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 130 global CLKCTRL_G3 " "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 130 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637487 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G11 " "audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637487 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544315637487 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1973 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 1973 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637488 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 1200 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 1200 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1544315637488 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637488 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AUD_BCLK~inputCLKENA0 104 global CLKCTRL_G13 " "AUD_BCLK~inputCLKENA0 with 104 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1544315637488 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544315637488 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544315637488 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver AUD_BCLK~inputCLKENA0 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_H7 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_H7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1544315637488 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1544315637488 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1544315637488 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1544315637488 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1544315637488 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544315637490 ""}
{ "Info" "ISTA_SDC_FOUND" "aud_32/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'aud_32/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315643695 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315643771 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315643772 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315643778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544315643785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644271 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644274 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644274 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315644276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644278 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644278 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644279 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644279 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644280 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644280 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644280 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644281 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644281 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644281 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644282 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644282 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644283 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644283 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644283 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644284 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644284 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644284 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644285 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644285 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644285 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644286 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644286 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644286 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644287 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644287 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644287 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644288 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644288 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644288 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644288 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644289 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644289 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644289 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644290 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644290 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644290 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644291 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644291 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644291 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644292 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644292 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644292 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644292 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644293 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644293 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644293 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644294 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644294 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644294 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644295 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644295 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644295 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644295 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644296 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644296 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644297 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644297 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644297 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644298 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644298 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644298 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644299 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644299 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644299 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644300 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644300 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644300 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644301 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644301 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644301 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644302 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644302 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644302 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644303 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644303 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644304 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644304 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644304 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644304 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644305 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644305 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644305 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644306 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644306 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315644306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644307 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644308 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644308 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644309 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644309 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644310 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644311 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644311 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644312 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644313 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644313 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644314 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644314 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644315 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644315 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644316 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644317 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644317 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644318 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644318 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644319 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644320 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644320 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644321 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644321 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644322 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644322 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644323 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644323 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644324 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644324 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644325 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644325 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644326 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644326 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644327 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644327 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644328 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644329 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644329 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644330 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644330 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644331 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644331 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644332 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644333 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644334 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644334 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644335 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644335 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644336 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644336 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644337 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644337 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644338 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644339 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644340 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644340 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644341 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644341 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644342 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644343 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644344 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544315644344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315644345 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544315644345 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544315644345 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315644351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315644351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315644351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315644351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315644351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315644351 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1544315644351 ""}
{ "Warning" "WSTA_CANNOT_DERIVE_BASE_CLOCK_FOR_PLL" "u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The base clock assignment for generated clock u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] cannot be derived" {  } {  } 0 332157 "The base clock assignment for generated clock %1!s! cannot be derived" 0 0 "Fitter" 0 -1 1544315644351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544315644351 ""}
{ "Warning" "WSTA_SCC_LOOP" "1155 " "Found combinational loop of 1155 nodes" { { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~0\|datac " "Node \"vol\|fsm_L\|Selector35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~0\|combout " "Node \"vol\|fsm_L\|Selector35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|datac " "Node \"vol\|fsm_L\|Selector35~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|combout " "Node \"vol\|fsm_L\|Selector35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~0\|datae " "Node \"vol\|fsm_L\|Selector33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~0\|combout " "Node \"vol\|fsm_L\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|datac " "Node \"vol\|fsm_L\|Selector33~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|combout " "Node \"vol\|fsm_L\|Selector33~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~0\|datae " "Node \"vol\|fsm_L\|Selector34~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~0\|combout " "Node \"vol\|fsm_L\|Selector34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|datac " "Node \"vol\|fsm_L\|Selector34~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|combout " "Node \"vol\|fsm_L\|Selector34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|datae " "Node \"vol\|fsm_L\|Selector28~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|combout " "Node \"vol\|fsm_L\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|datae " "Node \"vol\|fsm_L\|Selector25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|combout " "Node \"vol\|fsm_L\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|datae " "Node \"vol\|fsm_L\|Selector21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|combout " "Node \"vol\|fsm_L\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|datae " "Node \"vol\|fsm_L\|Selector18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|combout " "Node \"vol\|fsm_L\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|datae " "Node \"vol\|fsm_L\|Selector17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|combout " "Node \"vol\|fsm_L\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|datae " "Node \"vol\|fsm_L\|Selector29~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|combout " "Node \"vol\|fsm_L\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~0\|datad " "Node \"vol\|fsm_L\|Selector31~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~0\|combout " "Node \"vol\|fsm_L\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|datac " "Node \"vol\|fsm_L\|Selector31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|combout " "Node \"vol\|fsm_L\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|datae " "Node \"vol\|fsm_L\|Selector24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|combout " "Node \"vol\|fsm_L\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|datae " "Node \"vol\|fsm_L\|Selector26~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|combout " "Node \"vol\|fsm_L\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|datae " "Node \"vol\|fsm_L\|Selector20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|combout " "Node \"vol\|fsm_L\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|datae " "Node \"vol\|fsm_L\|Selector19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|combout " "Node \"vol\|fsm_L\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datac " "Node \"vol\|fsm_L\|Selector12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|combout " "Node \"vol\|fsm_L\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datae " "Node \"vol\|fsm_L\|Selector30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|combout " "Node \"vol\|fsm_L\|Selector30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|datac " "Node \"vol\|fsm_L\|Selector30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|combout " "Node \"vol\|fsm_L\|Selector30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|datae " "Node \"vol\|fsm_L\|Selector22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|combout " "Node \"vol\|fsm_L\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~0\|datae " "Node \"vol\|fsm_L\|Selector32~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~0\|combout " "Node \"vol\|fsm_L\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|datac " "Node \"vol\|fsm_L\|Selector32~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|combout " "Node \"vol\|fsm_L\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|datad " "Node \"vol\|fsm_L\|Selector16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|combout " "Node \"vol\|fsm_L\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datac " "Node \"vol\|fsm_L\|Selector8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|combout " "Node \"vol\|fsm_L\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|dataf " "Node \"vol\|fsm_L\|Selector4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|combout " "Node \"vol\|fsm_L\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|datae " "Node \"vol\|fsm_L\|Selector27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|combout " "Node \"vol\|fsm_L\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|datae " "Node \"vol\|fsm_L\|Selector23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|combout " "Node \"vol\|fsm_L\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|datac " "Node \"vol\|fsm_L\|Selector4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|combout " "Node \"vol\|fsm_L\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datad " "Node \"vol\|fsm_L\|Selector12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|dataa " "Node \"vol\|fsm_L\|Selector12~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|combout " "Node \"vol\|fsm_L\|Selector12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|datae " "Node \"vol\|fsm_L\|Selector14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|combout " "Node \"vol\|fsm_L\|Selector14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|datac " "Node \"vol\|fsm_L\|Selector14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|combout " "Node \"vol\|fsm_L\|Selector14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|datac " "Node \"vol\|fsm_L\|Selector7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|combout " "Node \"vol\|fsm_L\|Selector7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datac " "Node \"vol\|fsm_L\|Selector13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|combout " "Node \"vol\|fsm_L\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datac " "Node \"vol\|fsm_L\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|combout " "Node \"vol\|fsm_L\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datab " "Node \"vol\|fsm_L\|Selector5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|combout " "Node \"vol\|fsm_L\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datac " "Node \"vol\|fsm_L\|Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|combout " "Node \"vol\|fsm_L\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|datac " "Node \"vol\|fsm_L\|Selector11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|combout " "Node \"vol\|fsm_L\|Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|datab " "Node \"vol\|fsm_L\|Selector15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|combout " "Node \"vol\|fsm_L\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|datac " "Node \"vol\|fsm_L\|Selector15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|combout " "Node \"vol\|fsm_L\|Selector15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datac " "Node \"vol\|fsm_L\|Selector11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|combout " "Node \"vol\|fsm_L\|Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|datac " "Node \"vol\|fsm_L\|Selector9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|combout " "Node \"vol\|fsm_L\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datac " "Node \"vol\|fsm_L\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|combout " "Node \"vol\|fsm_L\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datab " "Node \"vol\|fsm_L\|Selector10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|combout " "Node \"vol\|fsm_L\|Selector10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|datac " "Node \"vol\|fsm_L\|Selector13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|combout " "Node \"vol\|fsm_L\|Selector13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|dataa " "Node \"vol\|fsm_L\|Selector10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datad " "Node \"vol\|fsm_L\|Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datad " "Node \"vol\|fsm_L\|Selector6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|datad " "Node \"vol\|fsm_L\|Selector7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datad " "Node \"vol\|fsm_L\|Selector5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datad " "Node \"vol\|fsm_L\|Selector8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datad " "Node \"vol\|fsm_L\|Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|datad " "Node \"vol\|fsm_L\|Selector11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~0\|datac " "Node \"vol\|fsm_L\|Selector34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~0\|datac " "Node \"vol\|fsm_L\|Selector32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|datae " "Node \"vol\|fsm_L\|Selector16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~0\|datac " "Node \"vol\|fsm_L\|Selector33~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datae " "Node \"vol\|fsm_L\|Selector13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datab " "Node \"vol\|fsm_L\|Selector13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|datab " "Node \"vol\|fsm_L\|Selector14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datad " "Node \"vol\|fsm_L\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|datad " "Node \"vol\|fsm_L\|Selector14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|dataa " "Node \"vol\|fsm_L\|Selector30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datab " "Node \"vol\|fsm_L\|Selector12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|datab " "Node \"vol\|fsm_L\|Selector11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datab " "Node \"vol\|fsm_L\|Selector9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datab " "Node \"vol\|fsm_L\|Selector8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datac " "Node \"vol\|fsm_L\|Selector5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datab " "Node \"vol\|fsm_L\|Selector6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datab " "Node \"vol\|fsm_L\|Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|datab " "Node \"vol\|fsm_L\|Selector7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datac " "Node \"vol\|fsm_L\|Selector10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datac " "Node \"vol\|fsm_L\|Selector12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datab " "Node \"vol\|fsm_L\|Selector30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|datac " "Node \"vol\|fsm_L\|Selector8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|combout " "Node \"vol\|fsm_L\|Selector8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datab " "Node \"vol\|fsm_L\|Selector12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644372 ""}  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 106 -1 0 } } { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 111 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 216 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 228 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 247 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 222 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 286 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 302 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 262 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 187 -1 0 } } { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1544315644372 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1155 " "Design contains combinational loop of 1155 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1544315644401 ""}
{ "Warning" "WSTA_SCC_LOOP" "1211 " "Found combinational loop of 1211 nodes" { { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~0\|datac " "Node \"vol\|fsm_R\|Selector35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~0\|combout " "Node \"vol\|fsm_R\|Selector35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~1\|datac " "Node \"vol\|fsm_R\|Selector35~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~1\|combout " "Node \"vol\|fsm_R\|Selector35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~0\|datae " "Node \"vol\|fsm_R\|Selector31~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~0\|combout " "Node \"vol\|fsm_R\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~1\|datac " "Node \"vol\|fsm_R\|Selector31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~1\|combout " "Node \"vol\|fsm_R\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~0\|datae " "Node \"vol\|fsm_R\|Selector34~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~0\|combout " "Node \"vol\|fsm_R\|Selector34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~1\|datac " "Node \"vol\|fsm_R\|Selector34~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~1\|combout " "Node \"vol\|fsm_R\|Selector34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datag " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~0\|datae " "Node \"vol\|fsm_R\|Selector33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~0\|combout " "Node \"vol\|fsm_R\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~1\|datac " "Node \"vol\|fsm_R\|Selector33~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~1\|combout " "Node \"vol\|fsm_R\|Selector33~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~0\|datae " "Node \"vol\|fsm_R\|Selector32~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~0\|combout " "Node \"vol\|fsm_R\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~1\|datac " "Node \"vol\|fsm_R\|Selector32~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~1\|combout " "Node \"vol\|fsm_R\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector24~0\|datae " "Node \"vol\|fsm_R\|Selector24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector24~0\|combout " "Node \"vol\|fsm_R\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector19~0\|datae " "Node \"vol\|fsm_R\|Selector19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector19~0\|combout " "Node \"vol\|fsm_R\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector16~0\|datad " "Node \"vol\|fsm_R\|Selector16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector16~0\|combout " "Node \"vol\|fsm_R\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector21~0\|datae " "Node \"vol\|fsm_R\|Selector21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector21~0\|combout " "Node \"vol\|fsm_R\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector17~0\|datae " "Node \"vol\|fsm_R\|Selector17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector17~0\|combout " "Node \"vol\|fsm_R\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector26~0\|datae " "Node \"vol\|fsm_R\|Selector26~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector26~0\|combout " "Node \"vol\|fsm_R\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector25~0\|datae " "Node \"vol\|fsm_R\|Selector25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector25~0\|combout " "Node \"vol\|fsm_R\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector22~0\|datae " "Node \"vol\|fsm_R\|Selector22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector22~0\|combout " "Node \"vol\|fsm_R\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector29~0\|datae " "Node \"vol\|fsm_R\|Selector29~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector29~0\|combout " "Node \"vol\|fsm_R\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~0\|datae " "Node \"vol\|fsm_R\|Selector30~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~0\|combout " "Node \"vol\|fsm_R\|Selector30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~1\|datac " "Node \"vol\|fsm_R\|Selector30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~1\|combout " "Node \"vol\|fsm_R\|Selector30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector27~0\|datae " "Node \"vol\|fsm_R\|Selector27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector27~0\|combout " "Node \"vol\|fsm_R\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector28~0\|datae " "Node \"vol\|fsm_R\|Selector28~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector28~0\|combout " "Node \"vol\|fsm_R\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector20~0\|datae " "Node \"vol\|fsm_R\|Selector20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector20~0\|combout " "Node \"vol\|fsm_R\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector15~0\|datae " "Node \"vol\|fsm_R\|Selector15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector15~0\|combout " "Node \"vol\|fsm_R\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|datac " "Node \"vol\|fsm_R\|Selector12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|combout " "Node \"vol\|fsm_R\|Selector12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~1\|datac " "Node \"vol\|fsm_R\|Selector10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~1\|combout " "Node \"vol\|fsm_R\|Selector10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|datad " "Node \"vol\|fsm_R\|Selector5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|combout " "Node \"vol\|fsm_R\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~0\|datae " "Node \"vol\|fsm_R\|Selector8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~0\|combout " "Node \"vol\|fsm_R\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector23~0\|datae " "Node \"vol\|fsm_R\|Selector23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector23~0\|combout " "Node \"vol\|fsm_R\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector13~0\|datad " "Node \"vol\|fsm_R\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector13~0\|combout " "Node \"vol\|fsm_R\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector18~0\|datae " "Node \"vol\|fsm_R\|Selector18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector18~0\|combout " "Node \"vol\|fsm_R\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~0\|datad " "Node \"vol\|fsm_R\|Selector14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~0\|combout " "Node \"vol\|fsm_R\|Selector14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|datac " "Node \"vol\|fsm_R\|Selector11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|combout " "Node \"vol\|fsm_R\|Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~0\|datad " "Node \"vol\|fsm_R\|Selector11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~0\|combout " "Node \"vol\|fsm_R\|Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datac " "Node \"vol\|fsm_R\|Selector7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|combout " "Node \"vol\|fsm_R\|Selector7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|datac " "Node \"vol\|fsm_R\|Selector9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|combout " "Node \"vol\|fsm_R\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~0\|datad " "Node \"vol\|fsm_R\|Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~0\|combout " "Node \"vol\|fsm_R\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~2\|datac " "Node \"vol\|fsm_R\|Selector4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~2\|combout " "Node \"vol\|fsm_R\|Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|dataf " "Node \"vol\|fsm_R\|Selector4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|combout " "Node \"vol\|fsm_R\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~1\|datac " "Node \"vol\|fsm_R\|Selector4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~1\|combout " "Node \"vol\|fsm_R\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|datab " "Node \"vol\|fsm_R\|Selector5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datac " "Node \"vol\|fsm_R\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|combout " "Node \"vol\|fsm_R\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~0\|datad " "Node \"vol\|fsm_R\|Selector8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datac " "Node \"vol\|fsm_R\|Selector8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|combout " "Node \"vol\|fsm_R\|Selector8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|datac " "Node \"vol\|fsm_R\|Selector14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|combout " "Node \"vol\|fsm_R\|Selector14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datad " "Node \"vol\|fsm_R\|Selector8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datad " "Node \"vol\|fsm_R\|Selector6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datad " "Node \"vol\|fsm_R\|Selector7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datae " "Node \"vol\|fsm_R\|Selector6~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datae " "Node \"vol\|fsm_R\|Selector7~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|datae " "Node \"vol\|fsm_R\|Selector5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datae " "Node \"vol\|fsm_R\|Selector8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~0\|datac " "Node \"vol\|fsm_R\|Selector34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~0\|datac " "Node \"vol\|fsm_R\|Selector32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector16~0\|datae " "Node \"vol\|fsm_R\|Selector16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|datad " "Node \"vol\|fsm_R\|Selector14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~0\|datac " "Node \"vol\|fsm_R\|Selector33~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~0\|datac " "Node \"vol\|fsm_R\|Selector31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~0\|datac " "Node \"vol\|fsm_R\|Selector30~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector13~0\|datae " "Node \"vol\|fsm_R\|Selector13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|datab " "Node \"vol\|fsm_R\|Selector14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~0\|datad " "Node \"vol\|fsm_R\|Selector12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~0\|combout " "Node \"vol\|fsm_R\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|datab " "Node \"vol\|fsm_R\|Selector12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|datab " "Node \"vol\|fsm_R\|Selector11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|datab " "Node \"vol\|fsm_R\|Selector9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|datac " "Node \"vol\|fsm_R\|Selector5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datab " "Node \"vol\|fsm_R\|Selector6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datab " "Node \"vol\|fsm_R\|Selector7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datab " "Node \"vol\|fsm_R\|Selector8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|datad " "Node \"vol\|fsm_R\|Selector12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~0\|datae " "Node \"vol\|fsm_R\|Selector12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|datad " "Node \"vol\|fsm_R\|Selector9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|datad " "Node \"vol\|fsm_R\|Selector11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~0\|datae " "Node \"vol\|fsm_R\|Selector11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|datae " "Node \"vol\|fsm_R\|Selector4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~2\|datae " "Node \"vol\|fsm_R\|Selector4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~0\|datae " "Node \"vol\|fsm_R\|Selector10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~0\|combout " "Node \"vol\|fsm_R\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|datad " "Node \"vol\|fsm_R\|Selector4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datag " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315644417 ""}  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 106 -1 0 } } { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 111 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 216 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 228 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 247 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 222 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 262 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 302 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 286 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 187 -1 0 } } { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1544315644417 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1211 " "Design contains combinational loop of 1211 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1544315644446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315644581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544315644581 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315644581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544315644581 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315644581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544315644581 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315644582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544315644582 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315644596 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544315644596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544315644778 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1544315644778 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315644798 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1544315644798 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544315644801 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.000   clock_27_1 " "  37.000   clock_27_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_4 " "  20.000   clock_50_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "  20.833 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.083 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.083 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "  10.416 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.604 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.604 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544315644801 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544315644801 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544315645197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544315645198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544315645200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544315645210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544315645235 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544315645254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544315645259 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544315645269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544315647438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "260 DSP block " "Packed 260 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544315647449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544315647449 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544315648692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544315654475 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1544315658586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544315671245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544315692530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544315705580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544315705580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544315713015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y46 X21_Y57 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y46 to location X21_Y57" {  } { { "loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y46 to location X21_Y57"} { { 12 { 0 ""} 11 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544315730479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544315730479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544315753674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544315753674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544315753683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 29.00 " "Total time spent on timing analysis during the Fitter is 29.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544315762561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544315762737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544315766465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544315766469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544315770051 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544315791152 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544315792281 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 184 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544315792396 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544315792396 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544315792402 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544315792402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system.fit.smsg " "Generated suppressed messages file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544315793095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2661 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2661 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7526 " "Peak virtual memory: 7526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544315795868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 18:36:35 2018 " "Processing ended: Sat Dec 08 18:36:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544315795868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544315795868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:23 " "Total CPU time (on all processors): 00:05:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544315795868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544315795868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544315797755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544315797761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 18:36:37 2018 " "Processing started: Sat Dec 08 18:36:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544315797761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544315797761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544315797762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544315801885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544315809498 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll.sopcinfo " "The file, H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/audio_pll.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1544315809598 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1544315811016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544315811205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 18:36:51 2018 " "Processing ended: Sat Dec 08 18:36:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544315811205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544315811205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544315811205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544315811205 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544315812034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544315815073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544315815080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 18:36:52 2018 " "Processing started: Sat Dec 08 18:36:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544315815080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315815080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_system -c soc_system " "Command: quartus_sta soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315815080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315815289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315818572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315818572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315818630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315818630 ""}
{ "Info" "ISTA_SDC_FOUND" "aud_32/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'aud_32/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820095 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820173 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820179 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820223 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315820223 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315820638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820710 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820713 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820713 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315820715 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820721 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820722 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820722 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820723 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820723 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820723 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820724 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820724 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820724 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820725 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820725 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820726 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820726 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820726 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820727 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820727 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820728 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820728 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820728 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820729 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820729 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820729 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820730 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820730 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820730 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820731 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820731 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820732 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820732 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820732 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820732 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820733 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820733 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820733 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820734 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820734 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820734 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820735 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820735 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820736 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820736 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820736 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820737 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820737 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820737 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820738 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820738 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820738 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820739 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820739 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820739 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820740 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820740 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820740 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820741 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820741 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820741 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820742 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820742 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820743 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820743 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820743 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820744 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820744 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820744 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820745 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820745 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820745 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820746 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820746 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820746 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820747 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820747 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820747 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820748 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820748 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820748 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820749 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820749 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820749 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820750 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820750 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820750 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820751 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820751 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820758 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820758 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820758 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820758 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820759 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820760 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820760 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820761 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820761 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820762 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820763 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820763 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820764 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820764 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820765 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820765 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820765 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820765 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820766 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820766 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820767 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820767 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820768 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820769 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820769 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820770 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820770 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820771 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820771 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820772 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820772 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820773 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820773 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820774 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820774 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820774 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820775 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820775 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820776 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820776 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820777 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820778 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820778 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820778 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820779 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820779 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820780 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820781 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820781 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820782 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820782 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820783 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820783 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820784 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820784 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820785 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820785 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820785 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820787 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820787 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820787 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820788 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820788 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820789 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820790 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820790 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544315820791 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820791 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820796 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315820800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315820800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315820800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315820800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315820800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544315820800 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820800 ""}
{ "Warning" "WSTA_CANNOT_DERIVE_BASE_CLOCK_FOR_PLL" "u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The base clock assignment for generated clock u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] cannot be derived" {  } {  } 0 332157 "The base clock assignment for generated clock %1!s! cannot be derived" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820801 ""}
{ "Warning" "WSTA_SCC_LOOP" "1211 " "Found combinational loop of 1211 nodes" { { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~0\|datab " "Node \"vol\|fsm_R\|Selector34~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~0\|combout " "Node \"vol\|fsm_R\|Selector34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~1\|dataf " "Node \"vol\|fsm_R\|Selector34~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~1\|combout " "Node \"vol\|fsm_R\|Selector34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~0\|datab " "Node \"vol\|fsm_R\|Selector32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~0\|combout " "Node \"vol\|fsm_R\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~1\|datae " "Node \"vol\|fsm_R\|Selector32~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~1\|combout " "Node \"vol\|fsm_R\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~2\|datae " "Node \"vol\|fsm_R\|Selector4~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~2\|combout " "Node \"vol\|fsm_R\|Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|dataf " "Node \"vol\|fsm_R\|Selector4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|combout " "Node \"vol\|fsm_R\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector29~0\|dataf " "Node \"vol\|fsm_R\|Selector29~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector29~0\|combout " "Node \"vol\|fsm_R\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~0\|datab " "Node \"vol\|fsm_R\|Selector33~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~0\|combout " "Node \"vol\|fsm_R\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~1\|dataf " "Node \"vol\|fsm_R\|Selector33~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~1\|combout " "Node \"vol\|fsm_R\|Selector33~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~0\|datac " "Node \"vol\|fsm_R\|Selector31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~0\|combout " "Node \"vol\|fsm_R\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~1\|datac " "Node \"vol\|fsm_R\|Selector31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~1\|combout " "Node \"vol\|fsm_R\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector28~0\|datad " "Node \"vol\|fsm_R\|Selector28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector28~0\|combout " "Node \"vol\|fsm_R\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector25~0\|dataf " "Node \"vol\|fsm_R\|Selector25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector25~0\|combout " "Node \"vol\|fsm_R\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector22~0\|datae " "Node \"vol\|fsm_R\|Selector22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector22~0\|combout " "Node \"vol\|fsm_R\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector17~0\|datae " "Node \"vol\|fsm_R\|Selector17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector17~0\|combout " "Node \"vol\|fsm_R\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~1\|datac " "Node \"vol\|fsm_R\|Selector10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~1\|combout " "Node \"vol\|fsm_R\|Selector10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|datac " "Node \"vol\|fsm_R\|Selector4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~2\|datac " "Node \"vol\|fsm_R\|Selector4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|datae " "Node \"vol\|fsm_R\|Selector5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|combout " "Node \"vol\|fsm_R\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|datac " "Node \"vol\|fsm_R\|Selector12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|combout " "Node \"vol\|fsm_R\|Selector12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~0\|dataf " "Node \"vol\|fsm_R\|Selector12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~0\|combout " "Node \"vol\|fsm_R\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector13~0\|datae " "Node \"vol\|fsm_R\|Selector13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector13~0\|combout " "Node \"vol\|fsm_R\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datac " "Node \"vol\|fsm_R\|Selector8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|combout " "Node \"vol\|fsm_R\|Selector8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~0\|dataf " "Node \"vol\|fsm_R\|Selector8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~0\|combout " "Node \"vol\|fsm_R\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector26~0\|dataf " "Node \"vol\|fsm_R\|Selector26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector26~0\|combout " "Node \"vol\|fsm_R\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector24~0\|datac " "Node \"vol\|fsm_R\|Selector24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector24~0\|combout " "Node \"vol\|fsm_R\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector23~0\|datae " "Node \"vol\|fsm_R\|Selector23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector23~0\|combout " "Node \"vol\|fsm_R\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~0\|datae " "Node \"vol\|fsm_R\|Selector30~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~0\|combout " "Node \"vol\|fsm_R\|Selector30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~1\|datad " "Node \"vol\|fsm_R\|Selector30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~1\|combout " "Node \"vol\|fsm_R\|Selector30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector27~0\|datac " "Node \"vol\|fsm_R\|Selector27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector27~0\|combout " "Node \"vol\|fsm_R\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector34~0\|datae " "Node \"vol\|fsm_R\|Selector34~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~0\|datad " "Node \"vol\|fsm_R\|Selector35~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~0\|combout " "Node \"vol\|fsm_R\|Selector35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~1\|datad " "Node \"vol\|fsm_R\|Selector35~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector35~1\|combout " "Node \"vol\|fsm_R\|Selector35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector20~0\|datad " "Node \"vol\|fsm_R\|Selector20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector20~0\|combout " "Node \"vol\|fsm_R\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector19~0\|datae " "Node \"vol\|fsm_R\|Selector19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector19~0\|combout " "Node \"vol\|fsm_R\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector21~0\|datac " "Node \"vol\|fsm_R\|Selector21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector21~0\|combout " "Node \"vol\|fsm_R\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|dataf " "Node \"vol\|fsm_R\|Selector14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|combout " "Node \"vol\|fsm_R\|Selector14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datad " "Node \"vol\|fsm_R\|Selector7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|combout " "Node \"vol\|fsm_R\|Selector7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector16~0\|datae " "Node \"vol\|fsm_R\|Selector16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector16~0\|combout " "Node \"vol\|fsm_R\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector15~0\|datae " "Node \"vol\|fsm_R\|Selector15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector15~0\|combout " "Node \"vol\|fsm_R\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~0\|datad " "Node \"vol\|fsm_R\|Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~0\|combout " "Node \"vol\|fsm_R\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datac " "Node \"vol\|fsm_R\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|combout " "Node \"vol\|fsm_R\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|dataa " "Node \"vol\|fsm_R\|Selector5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector18~0\|datae " "Node \"vol\|fsm_R\|Selector18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector18~0\|combout " "Node \"vol\|fsm_R\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|datae " "Node \"vol\|fsm_R\|Selector9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|combout " "Node \"vol\|fsm_R\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~0\|datae " "Node \"vol\|fsm_R\|Selector11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~0\|combout " "Node \"vol\|fsm_R\|Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|dataf " "Node \"vol\|fsm_R\|Selector11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|combout " "Node \"vol\|fsm_R\|Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~0\|datae " "Node \"vol\|fsm_R\|Selector14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~0\|combout " "Node \"vol\|fsm_R\|Selector14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|datad " "Node \"vol\|fsm_R\|Selector11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~0\|dataf " "Node \"vol\|fsm_R\|Selector11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|dataf " "Node \"vol\|fsm_R\|Selector5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|dataa " "Node \"vol\|fsm_R\|Selector6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~0\|datae " "Node \"vol\|fsm_R\|Selector8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datad " "Node \"vol\|fsm_R\|Selector8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datae " "Node \"vol\|fsm_R\|Selector7~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~0\|datae " "Node \"vol\|fsm_R\|Selector12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|datae " "Node \"vol\|fsm_R\|Selector12~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|dataf " "Node \"vol\|fsm_R\|Selector9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector5~1\|datac " "Node \"vol\|fsm_R\|Selector5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datab " "Node \"vol\|fsm_R\|Selector6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector9~1\|datad " "Node \"vol\|fsm_R\|Selector9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector12~1\|dataf " "Node \"vol\|fsm_R\|Selector12~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector11~1\|datac " "Node \"vol\|fsm_R\|Selector11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|dataf " "Node \"vol\|fsm_R\|Selector8~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|dataf " "Node \"vol\|fsm_R\|Selector7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~0\|datad " "Node \"vol\|fsm_R\|Selector4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector13~0\|dataf " "Node \"vol\|fsm_R\|Selector13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|datac " "Node \"vol\|fsm_R\|Selector14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector14~1\|datad " "Node \"vol\|fsm_R\|Selector14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector7~1\|datab " "Node \"vol\|fsm_R\|Selector7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector8~1\|datae " "Node \"vol\|fsm_R\|Selector8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector6~1\|datad " "Node \"vol\|fsm_R\|Selector6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~0\|datae " "Node \"vol\|fsm_R\|Selector10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector10~0\|combout " "Node \"vol\|fsm_R\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datag " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datag " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~1\|dataf " "Node \"vol\|fsm_R\|Selector4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector4~1\|combout " "Node \"vol\|fsm_R\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datad " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datae " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|dataf " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datac " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector16~0\|dataf " "Node \"vol\|fsm_R\|Selector16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector31~0\|datab " "Node \"vol\|fsm_R\|Selector31~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector30~0\|datac " "Node \"vol\|fsm_R\|Selector30~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datab " "Node \"vol\|inst_R\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector32~0\|datad " "Node \"vol\|fsm_R\|Selector32~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_R\|Selector33~0\|datae " "Node \"vol\|fsm_R\|Selector33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820823 ""}  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 106 -1 0 } } { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 111 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 216 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 228 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 247 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 222 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 262 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 302 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 286 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 187 -1 0 } } { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820823 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1211 " "Design contains combinational loop of 1211 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820851 ""}
{ "Warning" "WSTA_SCC_LOOP" "1155 " "Found combinational loop of 1155 nodes" { { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~0\|dataa " "Node \"vol\|fsm_L\|Selector33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~0\|combout " "Node \"vol\|fsm_L\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|datad " "Node \"vol\|fsm_L\|Selector33~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|combout " "Node \"vol\|fsm_L\|Selector33~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|dataa " "Node \"vol\|fsm_L\|Selector26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|combout " "Node \"vol\|fsm_L\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|datac " "Node \"vol\|fsm_L\|Selector29~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|combout " "Node \"vol\|fsm_L\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~0\|datae " "Node \"vol\|fsm_L\|Selector32~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~0\|combout " "Node \"vol\|fsm_L\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|datae " "Node \"vol\|fsm_L\|Selector32~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|combout " "Node \"vol\|fsm_L\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|datae " "Node \"vol\|fsm_L\|Selector4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|combout " "Node \"vol\|fsm_L\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|datad " "Node \"vol\|fsm_L\|Selector27~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|combout " "Node \"vol\|fsm_L\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|datad " "Node \"vol\|fsm_L\|Selector24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|combout " "Node \"vol\|fsm_L\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|datae " "Node \"vol\|fsm_L\|Selector23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|combout " "Node \"vol\|fsm_L\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|datab " "Node \"vol\|fsm_L\|Selector28~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|combout " "Node \"vol\|fsm_L\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~0\|datac " "Node \"vol\|fsm_L\|Selector31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~0\|combout " "Node \"vol\|fsm_L\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|datae " "Node \"vol\|fsm_L\|Selector31~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|combout " "Node \"vol\|fsm_L\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~0\|dataa " "Node \"vol\|fsm_L\|Selector35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~0\|combout " "Node \"vol\|fsm_L\|Selector35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|dataa " "Node \"vol\|fsm_L\|Selector35~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|combout " "Node \"vol\|fsm_L\|Selector35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datad " "Node \"vol\|fsm_L\|Selector30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|combout " "Node \"vol\|fsm_L\|Selector30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|datac " "Node \"vol\|fsm_L\|Selector30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|combout " "Node \"vol\|fsm_L\|Selector30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|datac " "Node \"vol\|fsm_L\|Selector25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|combout " "Node \"vol\|fsm_L\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|datae " "Node \"vol\|fsm_L\|Selector18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|combout " "Node \"vol\|fsm_L\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|datac " "Node \"vol\|fsm_L\|Selector16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|combout " "Node \"vol\|fsm_L\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|dataf " "Node \"vol\|fsm_L\|Selector14~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|combout " "Node \"vol\|fsm_L\|Selector14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|datad " "Node \"vol\|fsm_L\|Selector14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|combout " "Node \"vol\|fsm_L\|Selector14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datad " "Node \"vol\|fsm_L\|Selector12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|combout " "Node \"vol\|fsm_L\|Selector12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|datad " "Node \"vol\|fsm_L\|Selector21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|combout " "Node \"vol\|fsm_L\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~0\|datab " "Node \"vol\|fsm_L\|Selector34~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~0\|combout " "Node \"vol\|fsm_L\|Selector34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|datac " "Node \"vol\|fsm_L\|Selector34~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|combout " "Node \"vol\|fsm_L\|Selector34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|datab " "Node \"vol\|fsm_L\|Selector22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|combout " "Node \"vol\|fsm_L\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|dataa " "Node \"vol\|fsm_L\|Selector15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|combout " "Node \"vol\|fsm_L\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|dataf " "Node \"vol\|fsm_L\|Selector15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|combout " "Node \"vol\|fsm_L\|Selector15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|dataf " "Node \"vol\|fsm_L\|Selector8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|combout " "Node \"vol\|fsm_L\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|datad " "Node \"vol\|fsm_L\|Selector14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datac " "Node \"vol\|fsm_L\|Selector13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|combout " "Node \"vol\|fsm_L\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|datad " "Node \"vol\|fsm_L\|Selector7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|combout " "Node \"vol\|fsm_L\|Selector7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|datab " "Node \"vol\|fsm_L\|Selector20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|combout " "Node \"vol\|fsm_L\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|datae " "Node \"vol\|fsm_L\|Selector17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|combout " "Node \"vol\|fsm_L\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|dataa " "Node \"vol\|fsm_L\|Selector13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|dataf " "Node \"vol\|fsm_L\|Selector5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|combout " "Node \"vol\|fsm_L\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datae " "Node \"vol\|fsm_L\|Selector9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|combout " "Node \"vol\|fsm_L\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|dataf " "Node \"vol\|fsm_L\|Selector9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datad " "Node \"vol\|fsm_L\|Selector10~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|combout " "Node \"vol\|fsm_L\|Selector10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|dataf " "Node \"vol\|fsm_L\|Selector10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|combout " "Node \"vol\|fsm_L\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|datad " "Node \"vol\|fsm_L\|Selector19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|combout " "Node \"vol\|fsm_L\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|dataf " "Node \"vol\|fsm_L\|Selector9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|combout " "Node \"vol\|fsm_L\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|dataf " "Node \"vol\|fsm_L\|Selector12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|combout " "Node \"vol\|fsm_L\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|dataf " "Node \"vol\|fsm_L\|Selector6~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|combout " "Node \"vol\|fsm_L\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|dataf " "Node \"vol\|fsm_L\|Selector12~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datad " "Node \"vol\|fsm_L\|Selector5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datad " "Node \"vol\|fsm_L\|Selector6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datac " "Node \"vol\|fsm_L\|Selector8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|dataf " "Node \"vol\|fsm_L\|Selector7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datad " "Node \"vol\|fsm_L\|Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|dataf " "Node \"vol\|fsm_L\|Selector10~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|dataa " "Node \"vol\|fsm_L\|Selector11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|combout " "Node \"vol\|fsm_L\|Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datae " "Node \"vol\|fsm_L\|Selector11~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|combout " "Node \"vol\|fsm_L\|Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datab " "Node \"vol\|fsm_L\|Selector13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~0\|datac " "Node \"vol\|fsm_L\|Selector32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~0\|datab " "Node \"vol\|fsm_L\|Selector33~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~0\|datac " "Node \"vol\|fsm_L\|Selector34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|dataf " "Node \"vol\|fsm_L\|Selector16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datac " "Node \"vol\|fsm_L\|Selector30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux0~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|dataf " "Node \"vol\|fsm_L\|Selector13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|combout " "Node \"vol\|fsm_L\|Selector13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~0\|datae " "Node \"vol\|fsm_L\|Selector14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datab " "Node \"vol\|fsm_L\|Selector30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datad " "Node \"vol\|fsm_L\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|dataa " "Node \"vol\|fsm_L\|Selector5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|dataa " "Node \"vol\|fsm_L\|Selector9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datac " "Node \"vol\|fsm_L\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|dataa " "Node \"vol\|fsm_L\|Selector8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datac " "Node \"vol\|fsm_L\|Selector12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|datab " "Node \"vol\|fsm_L\|Selector11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~1\|datac " "Node \"vol\|fsm_L\|Selector7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datac " "Node \"vol\|fsm_L\|Selector10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datac " "Node \"vol\|fsm_L\|Selector12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|dataa " "Node \"vol\|fsm_L\|Selector10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|datae " "Node \"vol\|fsm_L\|Selector8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|combout " "Node \"vol\|fsm_L\|Selector8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~0\|dataf " "Node \"vol\|fsm_L\|Selector11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datad " "Node \"vol\|fsm_L\|Selector12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|dataf " "Node \"vol\|fsm_L\|Selector4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|combout " "Node \"vol\|fsm_L\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~2\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544315820866 ""}  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 106 -1 0 } } { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 111 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 216 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 228 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 247 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 222 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 187 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 286 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 302 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 262 -1 0 } } { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820866 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1155 " "Design contains combinational loop of 1155 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315820894 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315821069 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821069 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315821070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821070 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315821070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821070 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315821070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821070 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315821087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821169 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821170 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315821189 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821189 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315821193 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315821223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544315821827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.019 " "Worst-case setup slack is -9.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.019           -2399.692 clock_50_1  " "   -9.019           -2399.692 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.432            -193.817 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.432            -193.817 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.588               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.588               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clock_50_1  " "    0.159               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.220               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.337               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.375               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    5.375               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.887               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   16.887               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.617               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.963               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.493               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.493               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.907               0.000 clock_50_1  " "    8.907               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clock_50_2  " "    9.670               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.692               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.692               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315821988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821988 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315821989 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.405 ns " "Worst Case Available Settling Time: 16.405 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315822156 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315822156 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315822276 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315822715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824003 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315824003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824056 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315824056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824103 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315824103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315824148 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315824148 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824217 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824218 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824218 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824218 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315824383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315824447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315831585 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315832400 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832400 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315832400 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832400 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315832400 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832400 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315832400 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832400 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315832416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832421 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832421 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315832436 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544315832776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.557 " "Worst-case setup slack is -8.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.557           -2293.189 clock_50_1  " "   -8.557           -2293.189 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.537            -197.487 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.537            -197.487 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.814               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.814               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.080 " "Worst-case hold slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 clock_50_1  " "    0.080               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.209               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.309               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.588               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    5.588               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.049               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   17.049               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315832980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315832980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.539               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.896               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315833013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.437               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.437               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.939               0.000 clock_50_1  " "    8.939               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.637               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clock_50_2  " "    9.673               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315833048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315833048 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315833049 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.472 ns " "Worst Case Available Settling Time: 16.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315833196 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315833196 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315833375 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315833779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835050 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315835050 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835149 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315835149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835230 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315835230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315835315 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315835315 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835416 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835416 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835416 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835416 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835416 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835417 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835417 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835417 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835417 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835417 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315835655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315835889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315842611 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315843426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843426 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315843426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843426 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315843426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843426 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315843426 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843426 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315843443 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843448 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843448 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315843462 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544315843594 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.361 " "Worst-case setup slack is -5.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.361           -1393.709 clock_50_1  " "   -5.361           -1393.709 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.613            -107.646 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.613            -107.646 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.447               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    6.447               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.101 " "Worst-case hold slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.469 clock_50_1  " "   -0.101              -0.469 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.131               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.181               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.974               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    6.974               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.300               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   18.300               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.375               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.544               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.748               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.511               0.000 clock_50_1  " "    8.511               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clock_50_2  " "    9.336               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.956               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.956               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315843995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843995 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315843996 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.031 ns " "Worst Case Available Settling Time: 18.031 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315844154 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315844154 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315844462 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315844893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846390 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315846390 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846490 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315846490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846585 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315846585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315846679 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315846679 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846793 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315846794 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315847057 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315847878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847878 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315847878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847878 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315847878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847878 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544315847878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847878 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544315847895 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847899 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847899 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544315847914 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315847914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1544315848043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.572 " "Worst-case setup slack is -4.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.572           -1172.312 clock_50_1  " "   -4.572           -1172.312 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.507            -105.070 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.507            -105.070 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.903               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    6.903               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.244 " "Worst-case hold slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -2.183 clock_50_1  " "   -0.244              -2.183 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.119               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.166               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.369               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    7.369               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.581               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   18.581               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.321 " "Worst-case removal slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.321               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.472               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.041               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.302               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.741               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    4.741               0.000 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.465               0.000 clock_50_1  " "    8.465               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clock_50_2  " "    9.286               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.948               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    9.948               0.000 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544315848589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848589 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848590 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.636" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.263 ns " "Worst Case Available Settling Time: 18.263 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544315848738 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315848738 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315849228 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315849638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851455 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315851455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851572 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315851572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851688 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315851688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1544315851823 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315851823 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851960 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851960 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1544315851961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315857258 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315857264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2668 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2668 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5756 " "Peak virtual memory: 5756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544315858315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 18:37:38 2018 " "Processing ended: Sat Dec 08 18:37:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544315858315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544315858315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544315858315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315858315 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5778 s " "Quartus Prime Full Compilation was successful. 0 errors, 5778 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544315860674 ""}
