# 16-bit-RISC-Processor
A 16-bit RISC processor has been designed that utilizes minimum functional units. The design is based on Harvard architecture. The design entry and synthesis is done using Xilinx Vivado tool. From synthesis report it is found that the minimum clock period that can be achieved using the design is 14.95ns.
