[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FilePackageImport/slpp_all/surelog.log.
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FilePackageImport/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<65> s<64> l<2:1> el<1:2>
n<> u<2> t<PACKAGE> p<23> s<3> l<2:1> el<2:8>
n<pkg_b> u<3> t<StringConst> p<23> s<20> l<2:9> el<2:14>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<3:9> el<3:14>
n<1> u<5> t<IntConst> p<6> l<3:16> el<3:17>
n<> u<6> t<Primary_literal> p<7> c<5> l<3:16> el<3:17>
n<> u<7> t<Constant_primary> p<8> c<6> l<3:16> el<3:17>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<3:16> el<3:17>
n<0> u<9> t<IntConst> p<10> l<3:18> el<3:19>
n<> u<10> t<Primary_literal> p<11> c<9> l<3:18> el<3:19>
n<> u<11> t<Constant_primary> p<12> c<10> l<3:18> el<3:19>
n<> u<12> t<Constant_expression> p<13> c<11> l<3:18> el<3:19>
n<> u<13> t<Constant_range> p<14> c<8> l<3:16> el<3:19>
n<> u<14> t<Packed_dimension> p<15> c<13> l<3:15> el<3:20>
n<> u<15> t<Data_type> p<17> c<4> s<16> l<3:9> el<3:20>
n<DCacheWayPath> u<16> t<StringConst> p<17> l<3:21> el<3:34>
n<> u<17> t<Type_declaration> p<18> c<15> l<3:1> el<3:35>
n<> u<18> t<Data_declaration> p<19> c<17> l<3:1> el<3:35>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3:1> el<3:35>
n<> u<20> t<Package_item> p<23> c<19> s<22> l<3:1> el<3:35>
n<pkg_b> u<21> t<StringConst> p<23> l<5:14> el<5:19>
n<> u<22> t<ENDPACKAGE> p<23> s<21> l<5:1> el<5:11>
n<> u<23> t<Package_declaration> p<24> c<2> l<2:1> el<5:19>
n<> u<24> t<Description> p<64> c<23> s<31> l<2:1> el<5:19>
n<pkg_b> u<25> t<StringConst> p<26> l<7:8> el<7:13>
n<> u<26> t<Package_import_item> p<27> c<25> l<7:8> el<7:16>
n<> u<27> t<Package_import_declaration> p<28> c<26> l<7:1> el<7:17>
n<> u<28> t<Data_declaration> p<29> c<27> l<7:1> el<7:17>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<7:1> el<7:17>
n<> u<30> t<Package_item> p<31> c<29> l<7:1> el<7:17>
n<> u<31> t<Description> p<64> c<30> s<63> l<7:1> el<7:17>
n<> u<32> t<Lifetime_Automatic> p<60> s<59> l<9:10> el<9:19>
n<> u<33> t<IntegerAtomType_Int> p<34> l<9:20> el<9:23>
n<> u<34> t<Data_type> p<35> c<33> l<9:20> el<9:23>
n<> u<35> t<Function_data_type> p<36> c<34> l<9:20> el<9:23>
n<> u<36> t<Function_data_type_or_implicit> p<59> c<35> s<37> l<9:20> el<9:23>
n<TreeLRU_CalcWriteEnable> u<37> t<StringConst> p<59> s<48> l<10:1> el<10:24>
n<> u<38> t<IntVec_TypeLogic> p<39> l<10:25> el<10:30>
n<> u<39> t<Data_type> p<40> c<38> l<10:25> el<10:30>
n<> u<40> t<Data_type_or_implicit> p<42> c<39> s<41> l<10:25> el<10:30>
n<weIn> u<41> t<StringConst> p<42> l<10:31> el<10:35>
n<> u<42> t<Tf_port_item> p<48> c<40> s<47> l<10:25> el<10:35>
n<DCacheWayPath> u<43> t<StringConst> p<44> l<10:37> el<10:50>
n<> u<44> t<Data_type> p<45> c<43> l<10:37> el<10:50>
n<> u<45> t<Data_type_or_implicit> p<47> c<44> s<46> l<10:37> el<10:50>
n<way> u<46> t<StringConst> p<47> l<10:51> el<10:54>
n<> u<47> t<Tf_port_item> p<48> c<45> l<10:37> el<10:54>
n<> u<48> t<Tf_port_list> p<59> c<42> s<57> l<10:25> el<10:54>
n<we> u<49> t<StringConst> p<50> l<11:12> el<11:14>
n<> u<50> t<Primary_literal> p<51> c<49> l<11:12> el<11:14>
n<> u<51> t<Primary> p<52> c<50> l<11:12> el<11:14>
n<> u<52> t<Expression> p<54> c<51> l<11:12> el<11:14>
n<> u<53> t<RETURN> p<54> s<52> l<11:5> el<11:11>
n<> u<54> t<Jump_statement> p<55> c<53> l<11:5> el<11:15>
n<> u<55> t<Statement_item> p<56> c<54> l<11:5> el<11:15>
n<> u<56> t<Statement> p<57> c<55> l<11:5> el<11:15>
n<> u<57> t<Function_statement_or_null> p<59> c<56> s<58> l<11:5> el<11:15>
n<> u<58> t<ENDFUNCTION> p<59> l<12:1> el<12:12>
n<> u<59> t<Function_body_declaration> p<60> c<36> l<9:20> el<12:12>
n<> u<60> t<Function_declaration> p<61> c<32> l<9:1> el<12:12>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<9:1> el<12:12>
n<> u<62> t<Package_item> p<63> c<61> l<9:1> el<12:12>
n<> u<63> t<Description> p<64> c<62> l<9:1> el<12:12>
n<> u<64> t<Source_text> p<65> c<24> l<2:1> el<12:12>
n<> u<65> t<Top_level_rule> c<1> l<2:1> el<12:12>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FilePackageImport/dut.sv:2:1: No timescale set for "pkg_b".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/FilePackageImport/dut.sv:2:1: Compile package "pkg_b".
[INF:EL0526] Design Elaboration...
[NTE:EL0508] Nb Top level modules: 0.
[NTE:EL0509] Max instance depth: 0.
[NTE:EL0510] Nb instances: 0.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              11
design                                                 1
function                                               1
import_typespec                                        1
int_typespec                                           1
int_var                                                1
io_decl                                                2
logic_typespec                                         4
module_inst                                            1
package                                                2
packed_array_typespec                                  2
range                                                  5
ref_obj                                                1
ref_typespec                                           4
return_stmt                                            1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              11
design                                                 1
function                                               1
import_typespec                                        1
int_typespec                                           1
int_var                                                1
io_decl                                                2
logic_typespec                                         4
module_inst                                            1
package                                                2
packed_array_typespec                                  2
range                                                  5
ref_obj                                                1
ref_typespec                                           4
return_stmt                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FilePackageImport/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FilePackageImport/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FilePackageImport/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg_b
  |vpiFullName:pkg_b::
  |vpiTypedef:
  \_logic_typespec: (pkg_b::DCacheWayPath), line:3:9, endln:3:20
    |vpiParent:
    \_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
    |vpiName:pkg_b::DCacheWayPath
    |vpiInstance:
    \_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
    |vpiRange:
    \_range: , line:3:15, endln:3:20
      |vpiParent:
      \_logic_typespec: (pkg_b::DCacheWayPath), line:3:9, endln:3:20
      |vpiLeftRange:
      \_constant: , line:3:16, endln:3:17
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:18, endln:3:19
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:pkg_b
  |vpiEndLabel:pkg_b
|uhdmtopPackages:
\_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg_b
  |vpiFullName:pkg_b::
  |vpiTypedef:
  \_logic_typespec: (pkg_b::DCacheWayPath), line:3:9, endln:3:20
    |vpiParent:
    \_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
    |vpiName:pkg_b::DCacheWayPath
    |vpiInstance:
    \_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
    |vpiRange:
    \_range: , line:3:15, endln:3:20
      |vpiParent:
      \_logic_typespec: (pkg_b::DCacheWayPath), line:3:9, endln:3:20
      |vpiLeftRange:
      \_constant: , line:3:16, endln:3:17
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:18, endln:3:19
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:pkg_b
  |vpiTop:1
  |vpiEndLabel:pkg_b
|vpiTypedef:
\_logic_typespec: (pkg_b::DCacheWayPath), line:3:9, endln:3:20
|vpiTaskFunc:
\_function: (TreeLRU_CalcWriteEnable), line:9:1, endln:12:12
  |vpiParent:
  \_design: (unnamed)
  |vpiName:TreeLRU_CalcWriteEnable
  |vpiMethod:1
  |vpiVisibility:1
  |vpiAutomatic:1
  |vpiReturn:
  \_int_var: (TreeLRU_CalcWriteEnable), line:9:20, endln:9:23
    |vpiParent:
    \_function: (TreeLRU_CalcWriteEnable), line:9:1, endln:12:12
    |vpiTypespec:
    \_ref_typespec: (TreeLRU_CalcWriteEnable)
      |vpiParent:
      \_int_var: (TreeLRU_CalcWriteEnable), line:9:20, endln:9:23
      |vpiFullName:TreeLRU_CalcWriteEnable
      |vpiActual:
      \_int_typespec: , line:9:20, endln:9:23
    |vpiFullName:TreeLRU_CalcWriteEnable
    |vpiSigned:1
  |vpiIODecl:
  \_io_decl: (weIn), line:10:31, endln:10:35
    |vpiParent:
    \_function: (TreeLRU_CalcWriteEnable), line:9:1, endln:12:12
    |vpiDirection:1
    |vpiName:weIn
    |vpiTypedef:
    \_ref_typespec: (TreeLRU_CalcWriteEnable.weIn)
      |vpiParent:
      \_io_decl: (weIn), line:10:31, endln:10:35
      |vpiFullName:TreeLRU_CalcWriteEnable.weIn
      |vpiActual:
      \_logic_typespec: , line:10:25, endln:10:30
  |vpiIODecl:
  \_io_decl: (way), line:10:51, endln:10:54
    |vpiParent:
    \_function: (TreeLRU_CalcWriteEnable), line:9:1, endln:12:12
    |vpiDirection:1
    |vpiName:way
    |vpiTypedef:
    \_ref_typespec: (TreeLRU_CalcWriteEnable.way)
      |vpiParent:
      \_io_decl: (way), line:10:51, endln:10:54
      |vpiFullName:TreeLRU_CalcWriteEnable.way
      |vpiActual:
      \_logic_typespec: (DCacheWayPath), line:10:37, endln:10:50
  |vpiStmt:
  \_return_stmt: , line:11:5, endln:11:11
    |vpiParent:
    \_function: (TreeLRU_CalcWriteEnable), line:9:1, endln:12:12
    |vpiCondition:
    \_ref_obj: (TreeLRU_CalcWriteEnable.we), line:11:12, endln:11:14
      |vpiParent:
      \_return_stmt: , line:11:5, endln:11:11
      |vpiName:we
      |vpiFullName:TreeLRU_CalcWriteEnable.we
\_weaklyReferenced:
\_int_typespec: , line:9:20, endln:9:23
  |vpiSigned:1
\_logic_typespec: , line:10:25, endln:10:30
\_logic_typespec: (DCacheWayPath), line:10:37, endln:10:50
  |vpiName:DCacheWayPath
  |vpiTypedefAlias:
  \_ref_typespec: (DCacheWayPath)
    |vpiParent:
    \_logic_typespec: (DCacheWayPath), line:10:37, endln:10:50
    |vpiFullName:DCacheWayPath
    |vpiActual:
    \_logic_typespec: (pkg_b::DCacheWayPath), line:3:9, endln:3:20
  |vpiInstance:
  \_package: pkg_b (pkg_b::), file:${SURELOG_DIR}/tests/FilePackageImport/dut.sv, line:2:1, endln:5:19
  |vpiRange:
  \_range: , line:3:15, endln:3:20
    |vpiParent:
    \_logic_typespec: (DCacheWayPath), line:10:37, endln:10:50
    |vpiLeftRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:15, endln:3:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:18, endln:3:19
      |vpiParent:
      \_range: , line:3:15, endln:3:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/FilePackageImport/dut.sv | ${SURELOG_DIR}/build/regression/FilePackageImport/roundtrip/dut_000.sv | 4 | 12 |
============================== End RoundTrip Results ==============================
