// Seed: 1044510432
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  always @(id_1 or id_4) begin
    id_2 = 1'd0;
  end
  logic id_5;
endmodule
