
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_ptr_gray_sync2[2]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: rd_almost_empty (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ wr_ptr_gray_sync2[2]$_DFF_PN0_/CK (DFFR_X2)
     2    9.05    0.02    0.14    0.14 ^ wr_ptr_gray_sync2[2]$_DFF_PN0_/Q (DFFR_X2)
                                         wr_ptr_gray_sync2[2] (net)
                  0.02    0.00    0.14 ^ _378_/A (XOR2_X2)
     2    9.31    0.04    0.06    0.21 ^ _378_/Z (XOR2_X2)
                                         _330_ (net)
                  0.04    0.00    0.21 ^ _379_/B (XOR2_X2)
     3   10.10    0.04    0.07    0.28 ^ _379_/Z (XOR2_X2)
                                         _320_ (net)
                  0.04    0.00    0.28 ^ _382_/B (XNOR2_X1)
     1    3.83    0.03    0.05    0.33 ^ _382_/ZN (XNOR2_X1)
                                         _343_ (net)
                  0.03    0.00    0.33 ^ _594_/B (HA_X1)
     2    3.46    0.01    0.04    0.37 ^ _594_/CO (HA_X1)
                                         _344_ (net)
                  0.01    0.00    0.37 ^ _381_/A (INV_X1)
     1    3.81    0.01    0.01    0.38 v _381_/ZN (INV_X1)
                                         _319_ (net)
                  0.01    0.00    0.38 v _586_/A (FA_X1)
     2   17.78    0.04    0.15    0.53 ^ _586_/S (FA_X1)
                                         _323_ (net)
                  0.04    0.01    0.53 ^ _580_/A1 (NOR2_X1)
     1    1.76    0.02    0.01    0.55 v _580_/ZN (NOR2_X1)
                                         _221_ (net)
                  0.02    0.00    0.55 v _581_/A3 (NOR3_X1)
     1    1.07    0.02    0.05    0.59 ^ _581_/ZN (NOR3_X1)
                                         net7 (net)
                  0.02    0.00    0.59 ^ output7/A (BUF_X1)
     1    0.21    0.00    0.02    0.62 ^ output7/Z (BUF_X1)
                                         rd_almost_empty (net)
                  0.00    0.00    0.62 ^ rd_almost_empty (out)
                                  0.62   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.10411291569471359

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5244

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.11265754699707

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2817

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.01e-03   3.18e-04   9.14e-06   1.34e-03  67.6%
Combinational          4.24e-04   2.06e-04   1.18e-05   6.41e-04  32.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.43e-03   5.24e-04   2.09e-05   1.98e-03 100.0%
                          72.5%      26.5%       1.1%
