# Generic FSM for Pattern Detection

This is a **Verilog** code for detecting **any 4-digit pattern** with FSM

## Design
* A pattern was observed in conditions of FSM state changes.
* Works for any 4-bit pattern detection. 

## Results

>Simulation

* Pattern : "**0101**"

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Generic_FSM/Images/0101.PNG?raw=true)

* Pattern : "**1001**"

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Generic_FSM/Images/1001.PNG?raw=true)

* Pattern : "**1111**"

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Generic_FSM/Images/1111.PNG?raw=true)


>Schematic

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Generic_FSM/Images/schematic.PNG?raw=true)

>Post-Synthesis

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Generic_FSM/Images/post-synth.PNG?raw=true)


## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
