// Seed: 2439153272
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  assign id_2 = 1 ? 1 - 1 : id_3;
  logic id_8;
  type_17 id_9 (
      id_6,
      1
  );
  logic id_10, id_11 = 1;
  assign id_7 = 1;
  assign id_2 = 1 & 1;
  logic id_12;
endmodule
