$date
	Tue Oct 26 03:55:13 2021
$end
$version
	QuestaSim Version 10.6c
$end
$timescale
	1ns
$end

$scope module top $end
$var reg 1 ! clk $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 4 $ c [3:0] $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
b0 $
$end
#1
1!
b100 "
b1 #
b1001 $
#2
0!
#3
1!
b11 "
b1101 #
b1101 $
#4
0!
#5
1!
b101 "
b10 #
b1 $
#6
0!
#7
1!
b1101 "
b110 #
b1101 $
#8
0!
#9
1!
b1100 #
b1001 $
#10
0!
#11
1!
b110 "
b101 #
b1010 $
#12
0!
#13
1!
b101 "
b111 #
b10 $
#14
0!
#15
1!
b1111 "
b10 #
b1110 $
#16
0!
#17
1!
b1000 "
b101 #
b1100 $
#18
0!
#19
1!
b1101 "
b1101 #
b101 $
