ARM GAS  /tmp/cc1Ut7Lh.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB48:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "ws2811.h"
  26:Core/Src/main.c **** #include "usbd_cdc_if.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** typedef enum {
  33:Core/Src/main.c **** 	USB_CONTROL_DATA = 0x55,
ARM GAS  /tmp/cc1Ut7Lh.s 			page 2


  34:Core/Src/main.c **** 	USB_CONTROL_ACK = 0x77
  35:Core/Src/main.c **** } usb_control_E;
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c ****  SPI_HandleTypeDef hspi1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_SPI1_Init(void);
  61:Core/Src/main.c **** static void MX_TIM2_Init(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** static uint8_t ack_rsp[3] ={0x31, 0x41, 0x59};
  69:Core/Src/main.c **** void usb_callback(uint8_t* buf, uint32_t* len) {
  70:Core/Src/main.c **** 	uint32_t l = *len;
  71:Core/Src/main.c **** 	if (l >= 1) {
  72:Core/Src/main.c **** 		uint8_t control = buf[0];
  73:Core/Src/main.c **** 		switch (control) {
  74:Core/Src/main.c **** 			case(USB_CONTROL_DATA): {
  75:Core/Src/main.c **** 				break;
  76:Core/Src/main.c **** 			}
  77:Core/Src/main.c **** 			case(USB_CONTROL_ACK): {
  78:Core/Src/main.c **** 				CDC_Transmit_FS(ack_rsp, sizeof(ack_rsp));
  79:Core/Src/main.c **** 				break;
  80:Core/Src/main.c **** 			}
  81:Core/Src/main.c **** 			default:
  82:Core/Src/main.c **** 				break;
  83:Core/Src/main.c **** 		}
  84:Core/Src/main.c **** 	}
  85:Core/Src/main.c **** }
  86:Core/Src/main.c **** /* USER CODE END 0 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /**
  89:Core/Src/main.c ****   * @brief  The application entry point.
  90:Core/Src/main.c ****   * @retval int
ARM GAS  /tmp/cc1Ut7Lh.s 			page 3


  91:Core/Src/main.c ****   */
  92:Core/Src/main.c **** int main(void)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 101:Core/Src/main.c ****   HAL_Init();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Configure the system clock */
 108:Core/Src/main.c ****   SystemClock_Config();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Initialize all configured peripherals */
 115:Core/Src/main.c ****   MX_GPIO_Init();
 116:Core/Src/main.c ****   MX_SPI1_Init();
 117:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 118:Core/Src/main.c ****   MX_TIM2_Init();
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:Core/Src/main.c **** 	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 121:Core/Src/main.c ****   if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 122:Core/Src/main.c ****   {
 123:Core/Src/main.c ****     Error_Handler();
 124:Core/Src/main.c ****   }
 125:Core/Src/main.c ****   static led_code_S buff[WS2811_BUFF_LEN][NUMBER_LEDS];
 126:Core/Src/main.c ****   for(uint32_t i = 0; i < WS2811_BUFF_LEN; i++) {
 127:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 128:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 129:Core/Src/main.c **** 		buff[i][j].blue = 0;
 130:Core/Src/main.c **** 		buff[i][j].green = 0;
 131:Core/Src/main.c **** 	}
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /* USER CODE END 2 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Infinite loop */
 136:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 137:Core/Src/main.c ****   while (1)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     /* USER CODE END WHILE */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 142:Core/Src/main.c **** 	uint8_t buffer[] = "Hello, World!\r\n";
 143:Core/Src/main.c **** 	CDC_Transmit_FS(buffer, sizeof(buffer));
 144:Core/Src/main.c **** 	HAL_Delay(1000);
 145:Core/Src/main.c ****     ws2811_tx(buff, WS2811_BUFF_LEN);
 146:Core/Src/main.c ****     HAL_Delay(200);
 147:Core/Src/main.c ****   }
ARM GAS  /tmp/cc1Ut7Lh.s 			page 4


 148:Core/Src/main.c ****   /* USER CODE END 3 */
 149:Core/Src/main.c **** }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** /**
 152:Core/Src/main.c ****   * @brief System Clock Configuration
 153:Core/Src/main.c ****   * @retval None
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c **** void SystemClock_Config(void)
 156:Core/Src/main.c **** {
 157:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 158:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 159:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 162:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 185:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c **** }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** /**
 194:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 195:Core/Src/main.c ****   * @param None
 196:Core/Src/main.c ****   * @retval None
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c **** static void MX_SPI1_Init(void)
 199:Core/Src/main.c **** {
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 204:Core/Src/main.c **** 
ARM GAS  /tmp/cc1Ut7Lh.s 			page 5


 205:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 208:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 209:Core/Src/main.c ****   hspi1.Instance = SPI1;
 210:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 211:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 212:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 213:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 214:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 215:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 216:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 217:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 218:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 219:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 220:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 221:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 222:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 223:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     Error_Handler();
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** }
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** /**
 234:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 235:Core/Src/main.c ****   * @param None
 236:Core/Src/main.c ****   * @retval None
 237:Core/Src/main.c ****   */
 238:Core/Src/main.c **** static void MX_TIM2_Init(void)
 239:Core/Src/main.c **** {
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 246:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 251:Core/Src/main.c ****   htim2.Instance = TIM2;
 252:Core/Src/main.c ****   htim2.Init.Prescaler = 999;
 253:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 254:Core/Src/main.c ****   htim2.Init.Period = 1500;
 255:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 256:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 257:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
 260:Core/Src/main.c ****   }
 261:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /tmp/cc1Ut7Lh.s 			page 6


 262:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 263:Core/Src/main.c ****   {
 264:Core/Src/main.c ****     Error_Handler();
 265:Core/Src/main.c ****   }
 266:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 267:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 268:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     Error_Handler();
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** /**
 279:Core/Src/main.c ****   * @brief GPIO Initialization Function
 280:Core/Src/main.c ****   * @param None
 281:Core/Src/main.c ****   * @retval None
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c **** static void MX_GPIO_Init(void)
 284:Core/Src/main.c **** {
  26              		.loc 1 284 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 285:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 285 3 view .LVU1
  40              		.loc 1 285 20 is_stmt 0 view .LVU2
  41 0004 03AC     		add	r4, sp, #12
  42 0006 1422     		movs	r2, #20
  43 0008 0021     		movs	r1, #0
  44 000a 2000     		movs	r0, r4
  45 000c FFF7FEFF 		bl	memset
  46              	.LVL0:
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 288:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  47              		.loc 1 288 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 288 3 view .LVU4
  50              		.loc 1 288 3 view .LVU5
  51 0010 174B     		ldr	r3, .L2
  52 0012 5A69     		ldr	r2, [r3, #20]
  53 0014 8021     		movs	r1, #128
  54 0016 C903     		lsls	r1, r1, #15
  55 0018 0A43     		orrs	r2, r1
ARM GAS  /tmp/cc1Ut7Lh.s 			page 7


  56 001a 5A61     		str	r2, [r3, #20]
  57              		.loc 1 288 3 view .LVU6
  58 001c 5A69     		ldr	r2, [r3, #20]
  59 001e 0A40     		ands	r2, r1
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 288 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE4:
  64              		.loc 1 288 3 view .LVU8
 289:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  65              		.loc 1 289 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 289 3 view .LVU10
  68              		.loc 1 289 3 view .LVU11
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 8021     		movs	r1, #128
  71 0028 8902     		lsls	r1, r1, #10
  72 002a 0A43     		orrs	r2, r1
  73 002c 5A61     		str	r2, [r3, #20]
  74              		.loc 1 289 3 view .LVU12
  75 002e 5A69     		ldr	r2, [r3, #20]
  76 0030 0A40     		ands	r2, r1
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 289 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 289 3 view .LVU14
 290:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 290 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 290 3 view .LVU16
  85              		.loc 1 290 3 view .LVU17
  86 0036 5A69     		ldr	r2, [r3, #20]
  87 0038 8021     		movs	r1, #128
  88 003a C902     		lsls	r1, r1, #11
  89 003c 0A43     		orrs	r2, r1
  90 003e 5A61     		str	r2, [r3, #20]
  91              		.loc 1 290 3 view .LVU18
  92 0040 5B69     		ldr	r3, [r3, #20]
  93 0042 0B40     		ands	r3, r1
  94 0044 0293     		str	r3, [sp, #8]
  95              		.loc 1 290 3 view .LVU19
  96 0046 029B     		ldr	r3, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 290 3 view .LVU20
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 293:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
  99              		.loc 1 293 3 view .LVU21
 100 0048 0A4D     		ldr	r5, .L2+4
 101 004a 0022     		movs	r2, #0
 102 004c 4021     		movs	r1, #64
 103 004e 2800     		movs	r0, r5
 104 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 105              	.LVL1:
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /*Configure GPIO pin : LED_Pin */
ARM GAS  /tmp/cc1Ut7Lh.s 			page 8


 296:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Pin;
 106              		.loc 1 296 3 view .LVU22
 107              		.loc 1 296 23 is_stmt 0 view .LVU23
 108 0054 4023     		movs	r3, #64
 109 0056 0393     		str	r3, [sp, #12]
 297:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 110              		.loc 1 297 3 is_stmt 1 view .LVU24
 111              		.loc 1 297 24 is_stmt 0 view .LVU25
 112 0058 3F3B     		subs	r3, r3, #63
 113 005a 0493     		str	r3, [sp, #16]
 298:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 298 3 is_stmt 1 view .LVU26
 115              		.loc 1 298 24 is_stmt 0 view .LVU27
 116 005c 0023     		movs	r3, #0
 117 005e 0593     		str	r3, [sp, #20]
 299:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 118              		.loc 1 299 3 is_stmt 1 view .LVU28
 119              		.loc 1 299 25 is_stmt 0 view .LVU29
 120 0060 0693     		str	r3, [sp, #24]
 300:Core/Src/main.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 121              		.loc 1 300 3 is_stmt 1 view .LVU30
 122 0062 2100     		movs	r1, r4
 123 0064 2800     		movs	r0, r5
 124 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL2:
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** }
 126              		.loc 1 302 1 is_stmt 0 view .LVU31
 127 006a 09B0     		add	sp, sp, #36
 128              		@ sp needed
 129 006c 30BD     		pop	{r4, r5, pc}
 130              	.L3:
 131 006e C046     		.align	2
 132              	.L2:
 133 0070 00100240 		.word	1073876992
 134 0074 00040048 		.word	1207960576
 135              		.cfi_endproc
 136              	.LFE48:
 138              		.section	.text.usb_callback,"ax",%progbits
 139              		.align	1
 140              		.global	usb_callback
 141              		.syntax unified
 142              		.code	16
 143              		.thumb_func
 145              	usb_callback:
 146              	.LVL3:
 147              	.LFB43:
  69:Core/Src/main.c **** 	uint32_t l = *len;
 148              		.loc 1 69 48 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
  69:Core/Src/main.c **** 	uint32_t l = *len;
 152              		.loc 1 69 48 is_stmt 0 view .LVU33
 153 0000 10B5     		push	{r4, lr}
 154              	.LCFI2:
 155              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc1Ut7Lh.s 			page 9


 156              		.cfi_offset 4, -8
 157              		.cfi_offset 14, -4
  70:Core/Src/main.c **** 	if (l >= 1) {
 158              		.loc 1 70 2 is_stmt 1 view .LVU34
  70:Core/Src/main.c **** 	if (l >= 1) {
 159              		.loc 1 70 11 is_stmt 0 view .LVU35
 160 0002 0B68     		ldr	r3, [r1]
 161              	.LVL4:
  71:Core/Src/main.c **** 		uint8_t control = buf[0];
 162              		.loc 1 71 2 is_stmt 1 view .LVU36
  71:Core/Src/main.c **** 		uint8_t control = buf[0];
 163              		.loc 1 71 5 is_stmt 0 view .LVU37
 164 0004 002B     		cmp	r3, #0
 165 0006 02D0     		beq	.L4
 166              	.LBB7:
  72:Core/Src/main.c **** 		switch (control) {
 167              		.loc 1 72 3 is_stmt 1 view .LVU38
  72:Core/Src/main.c **** 		switch (control) {
 168              		.loc 1 72 11 is_stmt 0 view .LVU39
 169 0008 0378     		ldrb	r3, [r0]
 170              	.LVL5:
  73:Core/Src/main.c **** 			case(USB_CONTROL_DATA): {
 171              		.loc 1 73 3 is_stmt 1 view .LVU40
 172 000a 772B     		cmp	r3, #119
 173 000c 00D0     		beq	.L6
 174              	.LVL6:
 175              	.L4:
  73:Core/Src/main.c **** 			case(USB_CONTROL_DATA): {
 176              		.loc 1 73 3 is_stmt 0 view .LVU41
 177              	.LBE7:
  85:Core/Src/main.c **** /* USER CODE END 0 */
 178              		.loc 1 85 1 view .LVU42
 179              		@ sp needed
 180 000e 10BD     		pop	{r4, pc}
 181              	.LVL7:
 182              	.L6:
 183              	.LBB8:
  78:Core/Src/main.c **** 				break;
 184              		.loc 1 78 5 is_stmt 1 view .LVU43
 185 0010 0248     		ldr	r0, .L7
 186              	.LVL8:
  78:Core/Src/main.c **** 				break;
 187              		.loc 1 78 5 is_stmt 0 view .LVU44
 188 0012 0321     		movs	r1, #3
 189              	.LVL9:
  78:Core/Src/main.c **** 				break;
 190              		.loc 1 78 5 view .LVU45
 191 0014 FFF7FEFF 		bl	CDC_Transmit_FS
 192              	.LVL10:
  79:Core/Src/main.c **** 			}
 193              		.loc 1 79 5 is_stmt 1 view .LVU46
 194              	.LBE8:
  85:Core/Src/main.c **** /* USER CODE END 0 */
 195              		.loc 1 85 1 is_stmt 0 view .LVU47
 196 0018 F9E7     		b	.L4
 197              	.L8:
 198 001a C046     		.align	2
ARM GAS  /tmp/cc1Ut7Lh.s 			page 10


 199              	.L7:
 200 001c 00000000 		.word	ack_rsp
 201              		.cfi_endproc
 202              	.LFE43:
 204              		.section	.text.Error_Handler,"ax",%progbits
 205              		.align	1
 206              		.global	Error_Handler
 207              		.syntax unified
 208              		.code	16
 209              		.thumb_func
 211              	Error_Handler:
 212              	.LFB49:
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** /* USER CODE END 4 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** /**
 309:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 310:Core/Src/main.c ****   * @retval None
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c **** void Error_Handler(void)
 313:Core/Src/main.c **** {
 213              		.loc 1 313 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ Volatile: function does not return.
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 314:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 315:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 316:Core/Src/main.c ****   __disable_irq();
 219              		.loc 1 316 3 view .LVU49
 220              	.LBB9:
 221              	.LBI9:
 222              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  /tmp/cc1Ut7Lh.s 			page 11


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  /tmp/cc1Ut7Lh.s 			page 12


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1Ut7Lh.s 			page 13


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 223              		.loc 2 140 27 view .LVU50
 224              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 225              		.loc 2 142 3 view .LVU51
 226              		.syntax divided
 227              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 228 0000 72B6     		cpsid i
 229              	@ 0 "" 2
 230              		.thumb
 231              		.syntax unified
 232              	.L10:
 233              	.LBE10:
 234              	.LBE9:
 317:Core/Src/main.c ****   while (1)
 235              		.loc 1 317 3 view .LVU52
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****   }
 236              		.loc 1 319 3 view .LVU53
 317:Core/Src/main.c ****   while (1)
 237              		.loc 1 317 9 view .LVU54
 238 0002 FEE7     		b	.L10
 239              		.cfi_endproc
 240              	.LFE49:
 242              		.section	.text.MX_SPI1_Init,"ax",%progbits
 243              		.align	1
 244              		.syntax unified
 245              		.code	16
 246              		.thumb_func
 248              	MX_SPI1_Init:
 249              	.LFB46:
 199:Core/Src/main.c **** 
 250              		.loc 1 199 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 10B5     		push	{r4, lr}
 255              	.LCFI3:
 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 4, -8
 258              		.cfi_offset 14, -4
 209:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 259              		.loc 1 209 3 view .LVU56
 209:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 260              		.loc 1 209 18 is_stmt 0 view .LVU57
 261 0002 1148     		ldr	r0, .L14
 262 0004 114B     		ldr	r3, .L14+4
 263 0006 0360     		str	r3, [r0]
 210:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 264              		.loc 1 210 3 is_stmt 1 view .LVU58
 210:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 265              		.loc 1 210 19 is_stmt 0 view .LVU59
ARM GAS  /tmp/cc1Ut7Lh.s 			page 14


 266 0008 8223     		movs	r3, #130
 267 000a 5B00     		lsls	r3, r3, #1
 268 000c 4360     		str	r3, [r0, #4]
 211:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 269              		.loc 1 211 3 is_stmt 1 view .LVU60
 211:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 270              		.loc 1 211 24 is_stmt 0 view .LVU61
 271 000e 0023     		movs	r3, #0
 272 0010 8360     		str	r3, [r0, #8]
 212:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 273              		.loc 1 212 3 is_stmt 1 view .LVU62
 212:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 274              		.loc 1 212 23 is_stmt 0 view .LVU63
 275 0012 E022     		movs	r2, #224
 276 0014 D200     		lsls	r2, r2, #3
 277 0016 C260     		str	r2, [r0, #12]
 213:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 278              		.loc 1 213 3 is_stmt 1 view .LVU64
 213:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 279              		.loc 1 213 26 is_stmt 0 view .LVU65
 280 0018 0361     		str	r3, [r0, #16]
 214:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 281              		.loc 1 214 3 is_stmt 1 view .LVU66
 214:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 282              		.loc 1 214 23 is_stmt 0 view .LVU67
 283 001a 4361     		str	r3, [r0, #20]
 215:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 284              		.loc 1 215 3 is_stmt 1 view .LVU68
 215:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 285              		.loc 1 215 18 is_stmt 0 view .LVU69
 286 001c 8022     		movs	r2, #128
 287 001e 9200     		lsls	r2, r2, #2
 288 0020 8261     		str	r2, [r0, #24]
 216:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 289              		.loc 1 216 3 is_stmt 1 view .LVU70
 216:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 290              		.loc 1 216 32 is_stmt 0 view .LVU71
 291 0022 E93A     		subs	r2, r2, #233
 292 0024 FF3A     		subs	r2, r2, #255
 293 0026 C261     		str	r2, [r0, #28]
 217:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 294              		.loc 1 217 3 is_stmt 1 view .LVU72
 217:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 295              		.loc 1 217 23 is_stmt 0 view .LVU73
 296 0028 0362     		str	r3, [r0, #32]
 218:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 297              		.loc 1 218 3 is_stmt 1 view .LVU74
 218:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 298              		.loc 1 218 21 is_stmt 0 view .LVU75
 299 002a 4362     		str	r3, [r0, #36]
 219:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 300              		.loc 1 219 3 is_stmt 1 view .LVU76
 219:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 301              		.loc 1 219 29 is_stmt 0 view .LVU77
 302 002c 8362     		str	r3, [r0, #40]
 220:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 303              		.loc 1 220 3 is_stmt 1 view .LVU78
ARM GAS  /tmp/cc1Ut7Lh.s 			page 15


 220:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 304              		.loc 1 220 28 is_stmt 0 view .LVU79
 305 002e 113A     		subs	r2, r2, #17
 306 0030 C262     		str	r2, [r0, #44]
 221:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 307              		.loc 1 221 3 is_stmt 1 view .LVU80
 221:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 308              		.loc 1 221 24 is_stmt 0 view .LVU81
 309 0032 0363     		str	r3, [r0, #48]
 222:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 310              		.loc 1 222 3 is_stmt 1 view .LVU82
 222:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 311              		.loc 1 222 23 is_stmt 0 view .LVU83
 312 0034 0833     		adds	r3, r3, #8
 313 0036 4363     		str	r3, [r0, #52]
 223:Core/Src/main.c ****   {
 314              		.loc 1 223 3 is_stmt 1 view .LVU84
 223:Core/Src/main.c ****   {
 315              		.loc 1 223 7 is_stmt 0 view .LVU85
 316 0038 FFF7FEFF 		bl	HAL_SPI_Init
 317              	.LVL11:
 223:Core/Src/main.c ****   {
 318              		.loc 1 223 6 discriminator 1 view .LVU86
 319 003c 0028     		cmp	r0, #0
 320 003e 00D1     		bne	.L13
 231:Core/Src/main.c **** 
 321              		.loc 1 231 1 view .LVU87
 322              		@ sp needed
 323 0040 10BD     		pop	{r4, pc}
 324              	.L13:
 225:Core/Src/main.c ****   }
 325              		.loc 1 225 5 is_stmt 1 view .LVU88
 326 0042 FFF7FEFF 		bl	Error_Handler
 327              	.LVL12:
 328              	.L15:
 329 0046 C046     		.align	2
 330              	.L14:
 331 0048 00000000 		.word	hspi1
 332 004c 00300140 		.word	1073819648
 333              		.cfi_endproc
 334              	.LFE46:
 336              		.section	.text.MX_TIM2_Init,"ax",%progbits
 337              		.align	1
 338              		.syntax unified
 339              		.code	16
 340              		.thumb_func
 342              	MX_TIM2_Init:
 343              	.LFB47:
 239:Core/Src/main.c **** 
 344              		.loc 1 239 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 24
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348 0000 00B5     		push	{lr}
 349              	.LCFI4:
 350              		.cfi_def_cfa_offset 4
 351              		.cfi_offset 14, -4
ARM GAS  /tmp/cc1Ut7Lh.s 			page 16


 352 0002 87B0     		sub	sp, sp, #28
 353              	.LCFI5:
 354              		.cfi_def_cfa_offset 32
 245:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 355              		.loc 1 245 3 view .LVU90
 245:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 356              		.loc 1 245 26 is_stmt 0 view .LVU91
 357 0004 1022     		movs	r2, #16
 358 0006 0021     		movs	r1, #0
 359 0008 02A8     		add	r0, sp, #8
 360 000a FFF7FEFF 		bl	memset
 361              	.LVL13:
 246:Core/Src/main.c **** 
 362              		.loc 1 246 3 is_stmt 1 view .LVU92
 246:Core/Src/main.c **** 
 363              		.loc 1 246 27 is_stmt 0 view .LVU93
 364 000e 0822     		movs	r2, #8
 365 0010 0021     		movs	r1, #0
 366 0012 6846     		mov	r0, sp
 367 0014 FFF7FEFF 		bl	memset
 368              	.LVL14:
 251:Core/Src/main.c ****   htim2.Init.Prescaler = 999;
 369              		.loc 1 251 3 is_stmt 1 view .LVU94
 251:Core/Src/main.c ****   htim2.Init.Prescaler = 999;
 370              		.loc 1 251 18 is_stmt 0 view .LVU95
 371 0018 1448     		ldr	r0, .L23
 372 001a 8023     		movs	r3, #128
 373 001c DB05     		lsls	r3, r3, #23
 374 001e 0360     		str	r3, [r0]
 252:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 375              		.loc 1 252 3 is_stmt 1 view .LVU96
 252:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 376              		.loc 1 252 24 is_stmt 0 view .LVU97
 377 0020 134B     		ldr	r3, .L23+4
 378 0022 4360     		str	r3, [r0, #4]
 253:Core/Src/main.c ****   htim2.Init.Period = 1500;
 379              		.loc 1 253 3 is_stmt 1 view .LVU98
 253:Core/Src/main.c ****   htim2.Init.Period = 1500;
 380              		.loc 1 253 26 is_stmt 0 view .LVU99
 381 0024 0023     		movs	r3, #0
 382 0026 8360     		str	r3, [r0, #8]
 254:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 383              		.loc 1 254 3 is_stmt 1 view .LVU100
 254:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 384              		.loc 1 254 21 is_stmt 0 view .LVU101
 385 0028 124A     		ldr	r2, .L23+8
 386 002a C260     		str	r2, [r0, #12]
 255:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 387              		.loc 1 255 3 is_stmt 1 view .LVU102
 255:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 388              		.loc 1 255 28 is_stmt 0 view .LVU103
 389 002c 0361     		str	r3, [r0, #16]
 256:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 390              		.loc 1 256 3 is_stmt 1 view .LVU104
 256:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 391              		.loc 1 256 32 is_stmt 0 view .LVU105
 392 002e 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cc1Ut7Lh.s 			page 17


 257:Core/Src/main.c ****   {
 393              		.loc 1 257 3 is_stmt 1 view .LVU106
 257:Core/Src/main.c ****   {
 394              		.loc 1 257 7 is_stmt 0 view .LVU107
 395 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
 396              	.LVL15:
 257:Core/Src/main.c ****   {
 397              		.loc 1 257 6 discriminator 1 view .LVU108
 398 0034 0028     		cmp	r0, #0
 399 0036 13D1     		bne	.L20
 261:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 400              		.loc 1 261 3 is_stmt 1 view .LVU109
 261:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 401              		.loc 1 261 34 is_stmt 0 view .LVU110
 402 0038 8023     		movs	r3, #128
 403 003a 5B01     		lsls	r3, r3, #5
 404 003c 0293     		str	r3, [sp, #8]
 262:Core/Src/main.c ****   {
 405              		.loc 1 262 3 is_stmt 1 view .LVU111
 262:Core/Src/main.c ****   {
 406              		.loc 1 262 7 is_stmt 0 view .LVU112
 407 003e 0B48     		ldr	r0, .L23
 408 0040 02A9     		add	r1, sp, #8
 409 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 410              	.LVL16:
 262:Core/Src/main.c ****   {
 411              		.loc 1 262 6 discriminator 1 view .LVU113
 412 0046 0028     		cmp	r0, #0
 413 0048 0CD1     		bne	.L21
 266:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 414              		.loc 1 266 3 is_stmt 1 view .LVU114
 266:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 415              		.loc 1 266 37 is_stmt 0 view .LVU115
 416 004a 6946     		mov	r1, sp
 417 004c 0023     		movs	r3, #0
 418 004e 0093     		str	r3, [sp]
 267:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 419              		.loc 1 267 3 is_stmt 1 view .LVU116
 267:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 420              		.loc 1 267 33 is_stmt 0 view .LVU117
 421 0050 0193     		str	r3, [sp, #4]
 268:Core/Src/main.c ****   {
 422              		.loc 1 268 3 is_stmt 1 view .LVU118
 268:Core/Src/main.c ****   {
 423              		.loc 1 268 7 is_stmt 0 view .LVU119
 424 0052 0648     		ldr	r0, .L23
 425 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 426              	.LVL17:
 268:Core/Src/main.c ****   {
 427              		.loc 1 268 6 discriminator 1 view .LVU120
 428 0058 0028     		cmp	r0, #0
 429 005a 05D1     		bne	.L22
 276:Core/Src/main.c **** 
 430              		.loc 1 276 1 view .LVU121
 431 005c 07B0     		add	sp, sp, #28
 432              		@ sp needed
 433 005e 00BD     		pop	{pc}
ARM GAS  /tmp/cc1Ut7Lh.s 			page 18


 434              	.L20:
 259:Core/Src/main.c ****   }
 435              		.loc 1 259 5 is_stmt 1 view .LVU122
 436 0060 FFF7FEFF 		bl	Error_Handler
 437              	.LVL18:
 438              	.L21:
 264:Core/Src/main.c ****   }
 439              		.loc 1 264 5 view .LVU123
 440 0064 FFF7FEFF 		bl	Error_Handler
 441              	.LVL19:
 442              	.L22:
 270:Core/Src/main.c ****   }
 443              		.loc 1 270 5 view .LVU124
 444 0068 FFF7FEFF 		bl	Error_Handler
 445              	.LVL20:
 446              	.L24:
 447              		.align	2
 448              	.L23:
 449 006c 00000000 		.word	htim2
 450 0070 E7030000 		.word	999
 451 0074 DC050000 		.word	1500
 452              		.cfi_endproc
 453              	.LFE47:
 455              		.section	.text.SystemClock_Config,"ax",%progbits
 456              		.align	1
 457              		.global	SystemClock_Config
 458              		.syntax unified
 459              		.code	16
 460              		.thumb_func
 462              	SystemClock_Config:
 463              	.LFB45:
 156:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 464              		.loc 1 156 1 view -0
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 96
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 468 0000 10B5     		push	{r4, lr}
 469              	.LCFI6:
 470              		.cfi_def_cfa_offset 8
 471              		.cfi_offset 4, -8
 472              		.cfi_offset 14, -4
 473 0002 98B0     		sub	sp, sp, #96
 474              	.LCFI7:
 475              		.cfi_def_cfa_offset 104
 157:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 476              		.loc 1 157 3 view .LVU126
 157:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 477              		.loc 1 157 22 is_stmt 0 view .LVU127
 478 0004 0BAC     		add	r4, sp, #44
 479 0006 3422     		movs	r2, #52
 480 0008 0021     		movs	r1, #0
 481 000a 2000     		movs	r0, r4
 482 000c FFF7FEFF 		bl	memset
 483              	.LVL21:
 158:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 484              		.loc 1 158 3 is_stmt 1 view .LVU128
 158:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
ARM GAS  /tmp/cc1Ut7Lh.s 			page 19


 485              		.loc 1 158 22 is_stmt 0 view .LVU129
 486 0010 1022     		movs	r2, #16
 487 0012 0021     		movs	r1, #0
 488 0014 07A8     		add	r0, sp, #28
 489 0016 FFF7FEFF 		bl	memset
 490              	.LVL22:
 159:Core/Src/main.c **** 
 491              		.loc 1 159 3 is_stmt 1 view .LVU130
 159:Core/Src/main.c **** 
 492              		.loc 1 159 28 is_stmt 0 view .LVU131
 493 001a 1822     		movs	r2, #24
 494 001c 0021     		movs	r1, #0
 495 001e 01A8     		add	r0, sp, #4
 496 0020 FFF7FEFF 		bl	memset
 497              	.LVL23:
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 498              		.loc 1 164 3 is_stmt 1 view .LVU132
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 499              		.loc 1 164 36 is_stmt 0 view .LVU133
 500 0024 2023     		movs	r3, #32
 501 0026 0B93     		str	r3, [sp, #44]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 502              		.loc 1 165 3 is_stmt 1 view .LVU134
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 503              		.loc 1 165 32 is_stmt 0 view .LVU135
 504 0028 1F3B     		subs	r3, r3, #31
 505 002a 1393     		str	r3, [sp, #76]
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 506              		.loc 1 166 3 is_stmt 1 view .LVU136
 167:Core/Src/main.c ****   {
 507              		.loc 1 167 3 view .LVU137
 167:Core/Src/main.c ****   {
 508              		.loc 1 167 7 is_stmt 0 view .LVU138
 509 002c 2000     		movs	r0, r4
 510 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 511              	.LVL24:
 167:Core/Src/main.c ****   {
 512              		.loc 1 167 6 discriminator 1 view .LVU139
 513 0032 0028     		cmp	r0, #0
 514 0034 18D1     		bne	.L29
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 515              		.loc 1 174 3 is_stmt 1 view .LVU140
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 516              		.loc 1 174 31 is_stmt 0 view .LVU141
 517 0036 07A8     		add	r0, sp, #28
 518 0038 0723     		movs	r3, #7
 519 003a 0793     		str	r3, [sp, #28]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 520              		.loc 1 176 3 is_stmt 1 view .LVU142
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 521              		.loc 1 176 34 is_stmt 0 view .LVU143
 522 003c 043B     		subs	r3, r3, #4
 523 003e 4360     		str	r3, [r0, #4]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 524              		.loc 1 177 3 is_stmt 1 view .LVU144
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 525              		.loc 1 177 35 is_stmt 0 view .LVU145
ARM GAS  /tmp/cc1Ut7Lh.s 			page 20


 526 0040 0023     		movs	r3, #0
 527 0042 8360     		str	r3, [r0, #8]
 178:Core/Src/main.c **** 
 528              		.loc 1 178 3 is_stmt 1 view .LVU146
 178:Core/Src/main.c **** 
 529              		.loc 1 178 36 is_stmt 0 view .LVU147
 530 0044 C360     		str	r3, [r0, #12]
 180:Core/Src/main.c ****   {
 531              		.loc 1 180 3 is_stmt 1 view .LVU148
 180:Core/Src/main.c ****   {
 532              		.loc 1 180 7 is_stmt 0 view .LVU149
 533 0046 0121     		movs	r1, #1
 534 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 535              	.LVL25:
 180:Core/Src/main.c ****   {
 536              		.loc 1 180 6 discriminator 1 view .LVU150
 537 004c 0028     		cmp	r0, #0
 538 004e 0DD1     		bne	.L30
 184:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 539              		.loc 1 184 3 is_stmt 1 view .LVU151
 184:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 540              		.loc 1 184 38 is_stmt 0 view .LVU152
 541 0050 01A8     		add	r0, sp, #4
 542 0052 8023     		movs	r3, #128
 543 0054 9B02     		lsls	r3, r3, #10
 544 0056 0193     		str	r3, [sp, #4]
 185:Core/Src/main.c **** 
 545              		.loc 1 185 3 is_stmt 1 view .LVU153
 185:Core/Src/main.c **** 
 546              		.loc 1 185 35 is_stmt 0 view .LVU154
 547 0058 0023     		movs	r3, #0
 548 005a 4361     		str	r3, [r0, #20]
 187:Core/Src/main.c ****   {
 549              		.loc 1 187 3 is_stmt 1 view .LVU155
 187:Core/Src/main.c ****   {
 550              		.loc 1 187 7 is_stmt 0 view .LVU156
 551 005c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 552              	.LVL26:
 187:Core/Src/main.c ****   {
 553              		.loc 1 187 6 discriminator 1 view .LVU157
 554 0060 0028     		cmp	r0, #0
 555 0062 05D1     		bne	.L31
 191:Core/Src/main.c **** 
 556              		.loc 1 191 1 view .LVU158
 557 0064 18B0     		add	sp, sp, #96
 558              		@ sp needed
 559 0066 10BD     		pop	{r4, pc}
 560              	.L29:
 169:Core/Src/main.c ****   }
 561              		.loc 1 169 5 is_stmt 1 view .LVU159
 562 0068 FFF7FEFF 		bl	Error_Handler
 563              	.LVL27:
 564              	.L30:
 182:Core/Src/main.c ****   }
 565              		.loc 1 182 5 view .LVU160
 566 006c FFF7FEFF 		bl	Error_Handler
 567              	.LVL28:
ARM GAS  /tmp/cc1Ut7Lh.s 			page 21


 568              	.L31:
 189:Core/Src/main.c ****   }
 569              		.loc 1 189 5 view .LVU161
 570 0070 FFF7FEFF 		bl	Error_Handler
 571              	.LVL29:
 572              		.cfi_endproc
 573              	.LFE45:
 575              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 576              		.align	2
 577              	.LC5:
 578 0000 48656C6C 		.ascii	"Hello, World!\015\012\000"
 578      6F2C2057 
 578      6F726C64 
 578      210D0A00 
 579              		.section	.text.main,"ax",%progbits
 580              		.align	1
 581              		.global	main
 582              		.syntax unified
 583              		.code	16
 584              		.thumb_func
 586              	main:
 587              	.LFB44:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 588              		.loc 1 93 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 16
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592 0000 70B5     		push	{r4, r5, r6, lr}
 593              	.LCFI8:
 594              		.cfi_def_cfa_offset 16
 595              		.cfi_offset 4, -16
 596              		.cfi_offset 5, -12
 597              		.cfi_offset 6, -8
 598              		.cfi_offset 14, -4
 599 0002 84B0     		sub	sp, sp, #16
 600              	.LCFI9:
 601              		.cfi_def_cfa_offset 32
 101:Core/Src/main.c **** 
 602              		.loc 1 101 3 view .LVU163
 603 0004 FFF7FEFF 		bl	HAL_Init
 604              	.LVL30:
 108:Core/Src/main.c **** 
 605              		.loc 1 108 3 view .LVU164
 606 0008 FFF7FEFF 		bl	SystemClock_Config
 607              	.LVL31:
 115:Core/Src/main.c ****   MX_SPI1_Init();
 608              		.loc 1 115 3 view .LVU165
 609 000c FFF7FEFF 		bl	MX_GPIO_Init
 610              	.LVL32:
 116:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 611              		.loc 1 116 3 view .LVU166
 612 0010 FFF7FEFF 		bl	MX_SPI1_Init
 613              	.LVL33:
 117:Core/Src/main.c ****   MX_TIM2_Init();
 614              		.loc 1 117 3 view .LVU167
 615 0014 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 616              	.LVL34:
ARM GAS  /tmp/cc1Ut7Lh.s 			page 22


 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 617              		.loc 1 118 3 view .LVU168
 618 0018 FFF7FEFF 		bl	MX_TIM2_Init
 619              	.LVL35:
 120:Core/Src/main.c ****   if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 620              		.loc 1 120 2 view .LVU169
 621 001c 0122     		movs	r2, #1
 622 001e 4021     		movs	r1, #64
 623 0020 1C48     		ldr	r0, .L44
 624 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 625              	.LVL36:
 121:Core/Src/main.c ****   {
 626              		.loc 1 121 3 view .LVU170
 121:Core/Src/main.c ****   {
 627              		.loc 1 121 7 is_stmt 0 view .LVU171
 628 0026 1C48     		ldr	r0, .L44+4
 629 0028 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 630              	.LVL37:
 121:Core/Src/main.c ****   {
 631              		.loc 1 121 6 discriminator 1 view .LVU172
 632 002c 0028     		cmp	r0, #0
 633 002e 01D1     		bne	.L41
 634              	.LBB11:
 126:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 635              		.loc 1 126 16 view .LVU173
 636 0030 0025     		movs	r5, #0
 637 0032 15E0     		b	.L33
 638              	.L41:
 639              	.LBE11:
 123:Core/Src/main.c ****   }
 640              		.loc 1 123 5 is_stmt 1 view .LVU174
 641 0034 FFF7FEFF 		bl	Error_Handler
 642              	.LVL38:
 643              	.L43:
 644              	.LBB14:
 645              	.LBB12:
 128:Core/Src/main.c **** 		buff[i][j].blue = 0;
 646              		.loc 1 128 18 is_stmt 0 discriminator 1 view .LVU175
 647 0038 1426     		movs	r6, #20
 648              	.L34:
 128:Core/Src/main.c **** 		buff[i][j].blue = 0;
 649              		.loc 1 128 18 discriminator 4 view .LVU176
 650 003a 184B     		ldr	r3, .L44+8
 651 003c 4A00     		lsls	r2, r1, #1
 652 003e 5218     		adds	r2, r2, r1
 653 0040 6C24     		movs	r4, #108
 654 0042 6C43     		muls	r4, r5
 655 0044 1219     		adds	r2, r2, r4
 656 0046 D654     		strb	r6, [r2, r3]
 129:Core/Src/main.c **** 		buff[i][j].green = 0;
 657              		.loc 1 129 3 is_stmt 1 view .LVU177
 129:Core/Src/main.c **** 		buff[i][j].green = 0;
 658              		.loc 1 129 19 is_stmt 0 view .LVU178
 659 0048 9B18     		adds	r3, r3, r2
 660 004a 0022     		movs	r2, #0
 661 004c 9A70     		strb	r2, [r3, #2]
 130:Core/Src/main.c **** 	}
ARM GAS  /tmp/cc1Ut7Lh.s 			page 23


 662              		.loc 1 130 3 is_stmt 1 view .LVU179
 130:Core/Src/main.c **** 	}
 663              		.loc 1 130 20 is_stmt 0 view .LVU180
 664 004e 5A70     		strb	r2, [r3, #1]
 127:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 665              		.loc 1 127 39 is_stmt 1 discriminator 2 view .LVU181
 666 0050 0131     		adds	r1, r1, #1
 667              	.LVL39:
 668              	.L36:
 127:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 669              		.loc 1 127 24 discriminator 1 view .LVU182
 670 0052 2329     		cmp	r1, #35
 671 0054 03D8     		bhi	.L42
 128:Core/Src/main.c **** 		buff[i][j].blue = 0;
 672              		.loc 1 128 3 view .LVU183
 128:Core/Src/main.c **** 		buff[i][j].blue = 0;
 673              		.loc 1 128 18 is_stmt 0 view .LVU184
 674 0056 002D     		cmp	r5, #0
 675 0058 EED0     		beq	.L43
 128:Core/Src/main.c **** 		buff[i][j].blue = 0;
 676              		.loc 1 128 18 discriminator 2 view .LVU185
 677 005a 0600     		movs	r6, r0
 678 005c EDE7     		b	.L34
 679              	.L42:
 680              	.LBE12:
 126:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 681              		.loc 1 126 45 is_stmt 1 discriminator 2 view .LVU186
 682 005e 0135     		adds	r5, r5, #1
 683              	.LVL40:
 684              	.L33:
 126:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 685              		.loc 1 126 25 discriminator 1 view .LVU187
 686 0060 012D     		cmp	r5, #1
 687 0062 01D8     		bhi	.L37
 688              	.LBB13:
 127:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 689              		.loc 1 127 15 is_stmt 0 view .LVU188
 690 0064 0021     		movs	r1, #0
 691 0066 F4E7     		b	.L36
 692              	.LVL41:
 693              	.L37:
 127:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 694              		.loc 1 127 15 view .LVU189
 695              	.LBE13:
 696              	.LBE14:
 137:Core/Src/main.c ****   {
 697              		.loc 1 137 3 is_stmt 1 view .LVU190
 698              	.LBB15:
 142:Core/Src/main.c **** 	CDC_Transmit_FS(buffer, sizeof(buffer));
 699              		.loc 1 142 2 view .LVU191
 142:Core/Src/main.c **** 	CDC_Transmit_FS(buffer, sizeof(buffer));
 700              		.loc 1 142 10 is_stmt 0 view .LVU192
 701 0068 6846     		mov	r0, sp
 702 006a 0D4B     		ldr	r3, .L44+12
 703 006c 6A46     		mov	r2, sp
 704 006e 32CB     		ldmia	r3!, {r1, r4, r5}
 705 0070 32C2     		stmia	r2!, {r1, r4, r5}
ARM GAS  /tmp/cc1Ut7Lh.s 			page 24


 706 0072 1B68     		ldr	r3, [r3]
 707 0074 1360     		str	r3, [r2]
 143:Core/Src/main.c **** 	HAL_Delay(1000);
 708              		.loc 1 143 2 is_stmt 1 view .LVU193
 709 0076 1021     		movs	r1, #16
 710 0078 FFF7FEFF 		bl	CDC_Transmit_FS
 711              	.LVL42:
 144:Core/Src/main.c ****     ws2811_tx(buff, WS2811_BUFF_LEN);
 712              		.loc 1 144 2 view .LVU194
 713 007c FA20     		movs	r0, #250
 714 007e 8000     		lsls	r0, r0, #2
 715 0080 FFF7FEFF 		bl	HAL_Delay
 716              	.LVL43:
 145:Core/Src/main.c ****     HAL_Delay(200);
 717              		.loc 1 145 5 view .LVU195
 718 0084 0548     		ldr	r0, .L44+8
 719 0086 0221     		movs	r1, #2
 720 0088 FFF7FEFF 		bl	ws2811_tx
 721              	.LVL44:
 146:Core/Src/main.c ****   }
 722              		.loc 1 146 5 view .LVU196
 723 008c C820     		movs	r0, #200
 724 008e FFF7FEFF 		bl	HAL_Delay
 725              	.LVL45:
 726              	.LBE15:
 137:Core/Src/main.c ****   {
 727              		.loc 1 137 9 view .LVU197
 728 0092 E9E7     		b	.L37
 729              	.L45:
 730              		.align	2
 731              	.L44:
 732 0094 00040048 		.word	1207960576
 733 0098 00000000 		.word	htim2
 734 009c 00000000 		.word	buff.0
 735 00a0 00000000 		.word	.LC5
 736              		.cfi_endproc
 737              	.LFE44:
 739              		.section	.bss.buff.0,"aw",%nobits
 740              		.align	2
 743              	buff.0:
 744 0000 00000000 		.space	216
 744      00000000 
 744      00000000 
 744      00000000 
 744      00000000 
 745              		.section	.data.ack_rsp,"aw"
 746              		.align	2
 749              	ack_rsp:
 750 0000 314159   		.ascii	"1AY"
 751              		.global	htim2
 752              		.section	.bss.htim2,"aw",%nobits
 753              		.align	2
 756              	htim2:
 757 0000 00000000 		.space	72
 757      00000000 
 757      00000000 
 757      00000000 
ARM GAS  /tmp/cc1Ut7Lh.s 			page 25


 757      00000000 
 758              		.global	hspi1
 759              		.section	.bss.hspi1,"aw",%nobits
 760              		.align	2
 763              	hspi1:
 764 0000 00000000 		.space	100
 764      00000000 
 764      00000000 
 764      00000000 
 764      00000000 
 765              		.text
 766              	.Letext0:
 767              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 768              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 769              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 770              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 771              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 772              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 773              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 774              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 775              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 776              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 777              		.file 13 "Core/Inc/ws2811.h"
 778              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 779              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 780              		.file 16 "USB_DEVICE/App/usbd_cdc_if.h"
 781              		.file 17 "USB_DEVICE/App/usb_device.h"
 782              		.file 18 "<built-in>"
ARM GAS  /tmp/cc1Ut7Lh.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc1Ut7Lh.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc1Ut7Lh.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc1Ut7Lh.s:133    .text.MX_GPIO_Init:00000070 $d
     /tmp/cc1Ut7Lh.s:139    .text.usb_callback:00000000 $t
     /tmp/cc1Ut7Lh.s:145    .text.usb_callback:00000000 usb_callback
     /tmp/cc1Ut7Lh.s:200    .text.usb_callback:0000001c $d
     /tmp/cc1Ut7Lh.s:749    .data.ack_rsp:00000000 ack_rsp
     /tmp/cc1Ut7Lh.s:205    .text.Error_Handler:00000000 $t
     /tmp/cc1Ut7Lh.s:211    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc1Ut7Lh.s:243    .text.MX_SPI1_Init:00000000 $t
     /tmp/cc1Ut7Lh.s:248    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cc1Ut7Lh.s:331    .text.MX_SPI1_Init:00000048 $d
     /tmp/cc1Ut7Lh.s:763    .bss.hspi1:00000000 hspi1
     /tmp/cc1Ut7Lh.s:337    .text.MX_TIM2_Init:00000000 $t
     /tmp/cc1Ut7Lh.s:342    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cc1Ut7Lh.s:449    .text.MX_TIM2_Init:0000006c $d
     /tmp/cc1Ut7Lh.s:756    .bss.htim2:00000000 htim2
     /tmp/cc1Ut7Lh.s:456    .text.SystemClock_Config:00000000 $t
     /tmp/cc1Ut7Lh.s:462    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc1Ut7Lh.s:576    .rodata.main.str1.4:00000000 $d
     /tmp/cc1Ut7Lh.s:580    .text.main:00000000 $t
     /tmp/cc1Ut7Lh.s:586    .text.main:00000000 main
     /tmp/cc1Ut7Lh.s:732    .text.main:00000094 $d
     /tmp/cc1Ut7Lh.s:743    .bss.buff.0:00000000 buff.0
     /tmp/cc1Ut7Lh.s:740    .bss.buff.0:00000000 $d
     /tmp/cc1Ut7Lh.s:746    .data.ack_rsp:00000000 $d
     /tmp/cc1Ut7Lh.s:753    .bss.htim2:00000000 $d
     /tmp/cc1Ut7Lh.s:760    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
CDC_Transmit_FS
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_TIM_Base_Start_IT
HAL_Delay
ws2811_tx
