|Lab6
LCD_BLON <= wb_NiosProcessor:inst.LCD_BLON_from_the_character_lcd
CLOCK_50 => wb_clkGenerator:inst4.50Mhz_clk
KEY[0] => wb_clkGenerator:inst4.ext_async_nreset
KEY[1] => DeBounce:inst3.button_in
KEY[2] => DeBounce:inst9.button_in
KEY[3] => DeBounce:inst10.button_in
PS2_CLK <> wb_NiosProcessor:inst.PS2_CLK_to_and_from_the_ps2_keyboard
PS2_DAT <> wb_NiosProcessor:inst.PS2_DAT_to_and_from_the_ps2_keyboard
SW[17] => 21mux:inst6.S
SW[17] => LEDR[17].DATAIN
LCD_DATA[0] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[0]
LCD_DATA[1] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[1]
LCD_DATA[2] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[2]
LCD_DATA[3] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[3]
LCD_DATA[4] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[4]
LCD_DATA[5] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[5]
LCD_DATA[6] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[6]
LCD_DATA[7] <> wb_NiosProcessor:inst.LCD_DATA_to_and_from_the_character_lcd[7]
LCD_EN <= wb_NiosProcessor:inst.LCD_EN_from_the_character_lcd
LCD_ON <= wb_NiosProcessor:inst.LCD_ON_from_the_character_lcd
LCD_RS <= wb_NiosProcessor:inst.LCD_RS_from_the_character_lcd
LCD_RW <= wb_NiosProcessor:inst.LCD_RW_from_the_character_lcd
I2C_SCLK <= wb_audio_AdvInterface:inst5.codec_SCLK
AUD_ADCDAT => wb_audio_AdvInterface:inst5.codec_ADCDAT
SW[15] => StudentDesign:inst1.D[7]
SW[15] => LEDR[15].DATAIN
SW[14] => wb_audio_AdvInterface:inst5.line_MIC
SW[14] => StudentDesign:inst1.D[6]
SW[14] => LEDR[14].DATAIN
SW[13] => StudentDesign:inst1.D[5]
SW[13] => LEDR[13].DATAIN
SW[12] => StudentDesign:inst1.D[4]
SW[12] => LEDR[12].DATAIN
SW[11] => StudentDesign:inst1.D[3]
SW[11] => LEDR[11].DATAIN
SW[10] => StudentDesign:inst1.D[2]
SW[10] => LEDR[10].DATAIN
SW[9] => StudentDesign:inst1.D[1]
SW[9] => LEDR[9].DATAIN
SW[8] => StudentDesign:inst1.D[0]
SW[8] => LEDR[8].DATAIN
SW[7] => StudentDesign:inst1.C[7]
SW[7] => wb_audio_AdvInterface:inst5.audioByPass
SW[7] => LEDR[7].DATAIN
SW[6] => StudentDesign:inst1.C[6]
SW[6] => LEDR[6].DATAIN
SW[5] => StudentDesign:inst1.C[5]
SW[5] => LEDR[5].DATAIN
SW[4] => StudentDesign:inst1.C[4]
SW[4] => LEDR[4].DATAIN
SW[3] => StudentDesign:inst1.C[3]
SW[3] => LEDR[3].DATAIN
SW[2] => StudentDesign:inst1.C[2]
SW[2] => LEDR[2].DATAIN
SW[1] => StudentDesign:inst1.C[1]
SW[1] => LEDR[1].DATAIN
SW[0] => StudentDesign:inst1.C[0]
SW[0] => LEDR[0].DATAIN
AUD_XCK <= wb_audio_AdvInterface:inst5.codec_XCK
AUD_ADCLRCK <= wb_audio_AdvInterface:inst5.codec_ADCLRCK
AUD_DACLRCK <= wb_audio_AdvInterface:inst5.codec_DACLRCK
AUD_DACDAT <= wb_audio_AdvInterface:inst5.codec_DACDAT
AUD_BCLK <= wb_audio_AdvInterface:inst5.codec_BCLK
busy <= wb_audio_AdvInterface:inst5.I2C_busy
I2C_SDAT <> wb_audio_AdvInterface:inst5.codec_SDA
HEX0[0] <= wb_hexTo7segAll:inst2.seg0[0]
HEX0[1] <= wb_hexTo7segAll:inst2.seg0[1]
HEX0[2] <= wb_hexTo7segAll:inst2.seg0[2]
HEX0[3] <= wb_hexTo7segAll:inst2.seg0[3]
HEX0[4] <= wb_hexTo7segAll:inst2.seg0[4]
HEX0[5] <= wb_hexTo7segAll:inst2.seg0[5]
HEX0[6] <= wb_hexTo7segAll:inst2.seg0[6]
HEX1[0] <= wb_hexTo7segAll:inst2.seg1[0]
HEX1[1] <= wb_hexTo7segAll:inst2.seg1[1]
HEX1[2] <= wb_hexTo7segAll:inst2.seg1[2]
HEX1[3] <= wb_hexTo7segAll:inst2.seg1[3]
HEX1[4] <= wb_hexTo7segAll:inst2.seg1[4]
HEX1[5] <= wb_hexTo7segAll:inst2.seg1[5]
HEX1[6] <= wb_hexTo7segAll:inst2.seg1[6]
HEX2[0] <= wb_hexTo7segAll:inst2.seg2[0]
HEX2[1] <= wb_hexTo7segAll:inst2.seg2[1]
HEX2[2] <= wb_hexTo7segAll:inst2.seg2[2]
HEX2[3] <= wb_hexTo7segAll:inst2.seg2[3]
HEX2[4] <= wb_hexTo7segAll:inst2.seg2[4]
HEX2[5] <= wb_hexTo7segAll:inst2.seg2[5]
HEX2[6] <= wb_hexTo7segAll:inst2.seg2[6]
HEX3[0] <= wb_hexTo7segAll:inst2.seg3[0]
HEX3[1] <= wb_hexTo7segAll:inst2.seg3[1]
HEX3[2] <= wb_hexTo7segAll:inst2.seg3[2]
HEX3[3] <= wb_hexTo7segAll:inst2.seg3[3]
HEX3[4] <= wb_hexTo7segAll:inst2.seg3[4]
HEX3[5] <= wb_hexTo7segAll:inst2.seg3[5]
HEX3[6] <= wb_hexTo7segAll:inst2.seg3[6]
HEX4[0] <= wb_hexTo7segAll:inst8.seg0[0]
HEX4[1] <= wb_hexTo7segAll:inst8.seg0[1]
HEX4[2] <= wb_hexTo7segAll:inst8.seg0[2]
HEX4[3] <= wb_hexTo7segAll:inst8.seg0[3]
HEX4[4] <= wb_hexTo7segAll:inst8.seg0[4]
HEX4[5] <= wb_hexTo7segAll:inst8.seg0[5]
HEX4[6] <= wb_hexTo7segAll:inst8.seg0[6]
HEX5[0] <= wb_hexTo7segAll:inst8.seg1[0]
HEX5[1] <= wb_hexTo7segAll:inst8.seg1[1]
HEX5[2] <= wb_hexTo7segAll:inst8.seg1[2]
HEX5[3] <= wb_hexTo7segAll:inst8.seg1[3]
HEX5[4] <= wb_hexTo7segAll:inst8.seg1[4]
HEX5[5] <= wb_hexTo7segAll:inst8.seg1[5]
HEX5[6] <= wb_hexTo7segAll:inst8.seg1[6]
HEX6[0] <= wb_hexTo7segAll:inst8.seg2[0]
HEX6[1] <= wb_hexTo7segAll:inst8.seg2[1]
HEX6[2] <= wb_hexTo7segAll:inst8.seg2[2]
HEX6[3] <= wb_hexTo7segAll:inst8.seg2[3]
HEX6[4] <= wb_hexTo7segAll:inst8.seg2[4]
HEX6[5] <= wb_hexTo7segAll:inst8.seg2[5]
HEX6[6] <= wb_hexTo7segAll:inst8.seg2[6]
HEX7[0] <= wb_hexTo7segAll:inst8.seg3[0]
HEX7[1] <= wb_hexTo7segAll:inst8.seg3[1]
HEX7[2] <= wb_hexTo7segAll:inst8.seg3[2]
HEX7[3] <= wb_hexTo7segAll:inst8.seg3[3]
HEX7[4] <= wb_hexTo7segAll:inst8.seg3[4]
HEX7[5] <= wb_hexTo7segAll:inst8.seg3[5]
HEX7[6] <= wb_hexTo7segAll:inst8.seg3[6]
LEDG[0] <= StudentDesign:inst1.STATUS[0]
LEDG[1] <= StudentDesign:inst1.STATUS[1]
LEDG[2] <= StudentDesign:inst1.STATUS[2]
LEDG[3] <= StudentDesign:inst1.STATUS[3]
LEDG[4] <= StudentDesign:inst1.STATUS[4]
LEDG[5] <= StudentDesign:inst1.STATUS[5]
LEDG[6] <= StudentDesign:inst1.STATUS[6]
LEDG[7] <= StudentDesign:inst1.STATUS[7]
LEDG[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= SW[17].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst
clk => A_reg_pio_s1_arbitrator:the_A_reg_pio_s1.clk
clk => A_reg_pio:the_A_reg_pio.clk
clk => B_reg_pio_s1_arbitrator:the_B_reg_pio_s1.clk
clk => B_reg_pio:the_B_reg_pio.clk
clk => Dbg_pc_s1_arbitrator:the_Dbg_pc_s1.clk
clk => Dbg_pc:the_Dbg_pc.clk
clk => Dbg_reg_s1_arbitrator:the_Dbg_reg_s1.clk
clk => Dbg_reg:the_Dbg_reg.clk
clk => Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1.clk
clk => Dbg_reg_set:the_Dbg_reg_set.clk
clk => character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave.clk
clk => wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch.clk
clk => character_lcd:the_character_lcd.clk
clk => cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module.clk
clk => cpu_data_master_arbitrator:the_cpu_data_master.clk
clk => cpu_instruction_master_arbitrator:the_cpu_instruction_master.clk
clk => cpu:the_cpu.clk
clk => cpu:the_cpu.jtag_debug_module_clk
clk => jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave.clk
clk => jtag_uart:the_jtag_uart.clk
clk => onchip_mem_s1_arbitrator:the_onchip_mem_s1.clk
clk => onchip_mem:the_onchip_mem.clk
clk => ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave.clk
clk => ps2_keyboard:the_ps2_keyboard.clk
clk => sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1.clk
clk => sys_clk_timer:the_sys_clk_timer.clk
clk => sysid_control_slave_arbitrator:the_sysid_control_slave.clk
reset_n => reset_n_sources.IN1
out_port_from_the_A_reg_pio[0] <= A_reg_pio:the_A_reg_pio.out_port[0]
out_port_from_the_A_reg_pio[1] <= A_reg_pio:the_A_reg_pio.out_port[1]
out_port_from_the_A_reg_pio[2] <= A_reg_pio:the_A_reg_pio.out_port[2]
out_port_from_the_A_reg_pio[3] <= A_reg_pio:the_A_reg_pio.out_port[3]
out_port_from_the_A_reg_pio[4] <= A_reg_pio:the_A_reg_pio.out_port[4]
out_port_from_the_A_reg_pio[5] <= A_reg_pio:the_A_reg_pio.out_port[5]
out_port_from_the_A_reg_pio[6] <= A_reg_pio:the_A_reg_pio.out_port[6]
out_port_from_the_A_reg_pio[7] <= A_reg_pio:the_A_reg_pio.out_port[7]
out_port_from_the_A_reg_pio[8] <= A_reg_pio:the_A_reg_pio.out_port[8]
out_port_from_the_A_reg_pio[9] <= A_reg_pio:the_A_reg_pio.out_port[9]
out_port_from_the_A_reg_pio[10] <= A_reg_pio:the_A_reg_pio.out_port[10]
out_port_from_the_A_reg_pio[11] <= A_reg_pio:the_A_reg_pio.out_port[11]
out_port_from_the_A_reg_pio[12] <= A_reg_pio:the_A_reg_pio.out_port[12]
out_port_from_the_A_reg_pio[13] <= A_reg_pio:the_A_reg_pio.out_port[13]
out_port_from_the_A_reg_pio[14] <= A_reg_pio:the_A_reg_pio.out_port[14]
out_port_from_the_A_reg_pio[15] <= A_reg_pio:the_A_reg_pio.out_port[15]
out_port_from_the_B_reg_pio[0] <= B_reg_pio:the_B_reg_pio.out_port[0]
out_port_from_the_B_reg_pio[1] <= B_reg_pio:the_B_reg_pio.out_port[1]
out_port_from_the_B_reg_pio[2] <= B_reg_pio:the_B_reg_pio.out_port[2]
out_port_from_the_B_reg_pio[3] <= B_reg_pio:the_B_reg_pio.out_port[3]
out_port_from_the_B_reg_pio[4] <= B_reg_pio:the_B_reg_pio.out_port[4]
out_port_from_the_B_reg_pio[5] <= B_reg_pio:the_B_reg_pio.out_port[5]
out_port_from_the_B_reg_pio[6] <= B_reg_pio:the_B_reg_pio.out_port[6]
out_port_from_the_B_reg_pio[7] <= B_reg_pio:the_B_reg_pio.out_port[7]
out_port_from_the_B_reg_pio[8] <= B_reg_pio:the_B_reg_pio.out_port[8]
out_port_from_the_B_reg_pio[9] <= B_reg_pio:the_B_reg_pio.out_port[9]
out_port_from_the_B_reg_pio[10] <= B_reg_pio:the_B_reg_pio.out_port[10]
out_port_from_the_B_reg_pio[11] <= B_reg_pio:the_B_reg_pio.out_port[11]
out_port_from_the_B_reg_pio[12] <= B_reg_pio:the_B_reg_pio.out_port[12]
out_port_from_the_B_reg_pio[13] <= B_reg_pio:the_B_reg_pio.out_port[13]
out_port_from_the_B_reg_pio[14] <= B_reg_pio:the_B_reg_pio.out_port[14]
out_port_from_the_B_reg_pio[15] <= B_reg_pio:the_B_reg_pio.out_port[15]
in_port_to_the_Dbg_pc[0] => Dbg_pc:the_Dbg_pc.in_port[0]
in_port_to_the_Dbg_pc[1] => Dbg_pc:the_Dbg_pc.in_port[1]
in_port_to_the_Dbg_pc[2] => Dbg_pc:the_Dbg_pc.in_port[2]
in_port_to_the_Dbg_pc[3] => Dbg_pc:the_Dbg_pc.in_port[3]
in_port_to_the_Dbg_pc[4] => Dbg_pc:the_Dbg_pc.in_port[4]
in_port_to_the_Dbg_pc[5] => Dbg_pc:the_Dbg_pc.in_port[5]
in_port_to_the_Dbg_pc[6] => Dbg_pc:the_Dbg_pc.in_port[6]
in_port_to_the_Dbg_pc[7] => Dbg_pc:the_Dbg_pc.in_port[7]
in_port_to_the_Dbg_reg[0] => Dbg_reg:the_Dbg_reg.in_port[0]
in_port_to_the_Dbg_reg[1] => Dbg_reg:the_Dbg_reg.in_port[1]
in_port_to_the_Dbg_reg[2] => Dbg_reg:the_Dbg_reg.in_port[2]
in_port_to_the_Dbg_reg[3] => Dbg_reg:the_Dbg_reg.in_port[3]
in_port_to_the_Dbg_reg[4] => Dbg_reg:the_Dbg_reg.in_port[4]
in_port_to_the_Dbg_reg[5] => Dbg_reg:the_Dbg_reg.in_port[5]
in_port_to_the_Dbg_reg[6] => Dbg_reg:the_Dbg_reg.in_port[6]
in_port_to_the_Dbg_reg[7] => Dbg_reg:the_Dbg_reg.in_port[7]
out_port_from_the_Dbg_reg_set[0] <= Dbg_reg_set:the_Dbg_reg_set.out_port[0]
out_port_from_the_Dbg_reg_set[1] <= Dbg_reg_set:the_Dbg_reg_set.out_port[1]
out_port_from_the_Dbg_reg_set[2] <= Dbg_reg_set:the_Dbg_reg_set.out_port[2]
out_port_from_the_Dbg_reg_set[3] <= Dbg_reg_set:the_Dbg_reg_set.out_port[3]
LCD_BLON_from_the_character_lcd <= character_lcd:the_character_lcd.LCD_BLON
LCD_DATA_to_and_from_the_character_lcd[0] <> character_lcd:the_character_lcd.LCD_DATA[0]
LCD_DATA_to_and_from_the_character_lcd[1] <> character_lcd:the_character_lcd.LCD_DATA[1]
LCD_DATA_to_and_from_the_character_lcd[2] <> character_lcd:the_character_lcd.LCD_DATA[2]
LCD_DATA_to_and_from_the_character_lcd[3] <> character_lcd:the_character_lcd.LCD_DATA[3]
LCD_DATA_to_and_from_the_character_lcd[4] <> character_lcd:the_character_lcd.LCD_DATA[4]
LCD_DATA_to_and_from_the_character_lcd[5] <> character_lcd:the_character_lcd.LCD_DATA[5]
LCD_DATA_to_and_from_the_character_lcd[6] <> character_lcd:the_character_lcd.LCD_DATA[6]
LCD_DATA_to_and_from_the_character_lcd[7] <> character_lcd:the_character_lcd.LCD_DATA[7]
LCD_EN_from_the_character_lcd <= character_lcd:the_character_lcd.LCD_EN
LCD_ON_from_the_character_lcd <= character_lcd:the_character_lcd.LCD_ON
LCD_RS_from_the_character_lcd <= character_lcd:the_character_lcd.LCD_RS
LCD_RW_from_the_character_lcd <= character_lcd:the_character_lcd.LCD_RW
PS2_CLK_to_and_from_the_ps2_keyboard <> ps2_keyboard:the_ps2_keyboard.PS2_CLK
PS2_DAT_to_and_from_the_ps2_keyboard <> ps2_keyboard:the_ps2_keyboard.PS2_DAT


|Lab6|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1
clk => d1_A_reg_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_reg_pio_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => A_reg_pio_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN35
cpu_data_master_address_to_slave[5] => Equal0.IN34
cpu_data_master_address_to_slave[6] => Equal0.IN33
cpu_data_master_address_to_slave[7] => Equal0.IN32
cpu_data_master_address_to_slave[8] => Equal0.IN31
cpu_data_master_address_to_slave[9] => Equal0.IN30
cpu_data_master_address_to_slave[10] => Equal0.IN29
cpu_data_master_address_to_slave[11] => Equal0.IN28
cpu_data_master_address_to_slave[12] => Equal0.IN27
cpu_data_master_address_to_slave[13] => Equal0.IN26
cpu_data_master_address_to_slave[14] => Equal0.IN25
cpu_data_master_address_to_slave[15] => Equal0.IN24
cpu_data_master_address_to_slave[16] => Equal0.IN23
cpu_data_master_address_to_slave[17] => Equal0.IN22
cpu_data_master_read => internal_cpu_data_master_requests_A_reg_pio_s1.IN0
cpu_data_master_read => A_reg_pio_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_A_reg_pio_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_A_reg_pio_s1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_A_reg_pio_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_A_reg_pio_s1.IN1
cpu_data_master_write => A_reg_pio_s1_write_n.IN1
cpu_data_master_writedata[0] => A_reg_pio_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => A_reg_pio_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => A_reg_pio_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => A_reg_pio_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => A_reg_pio_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => A_reg_pio_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => A_reg_pio_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => A_reg_pio_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => A_reg_pio_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => A_reg_pio_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => A_reg_pio_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => A_reg_pio_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => A_reg_pio_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => A_reg_pio_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => A_reg_pio_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => A_reg_pio_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => A_reg_pio_s1_reset_n.DATAIN
reset_n => d1_A_reg_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
A_reg_pio_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_chipselect <= internal_cpu_data_master_qualified_request_A_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_write_n <= A_reg_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
A_reg_pio_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_A_reg_pio_s1 <= internal_cpu_data_master_qualified_request_A_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_A_reg_pio_s1 <= internal_cpu_data_master_qualified_request_A_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_A_reg_pio_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_A_reg_pio_s1 <= internal_cpu_data_master_requests_A_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_A_reg_pio_s1_end_xfer <= d1_A_reg_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1
clk => d1_B_reg_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => B_reg_pio_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => B_reg_pio_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN35
cpu_data_master_address_to_slave[5] => Equal0.IN34
cpu_data_master_address_to_slave[6] => Equal0.IN33
cpu_data_master_address_to_slave[7] => Equal0.IN32
cpu_data_master_address_to_slave[8] => Equal0.IN31
cpu_data_master_address_to_slave[9] => Equal0.IN30
cpu_data_master_address_to_slave[10] => Equal0.IN29
cpu_data_master_address_to_slave[11] => Equal0.IN28
cpu_data_master_address_to_slave[12] => Equal0.IN27
cpu_data_master_address_to_slave[13] => Equal0.IN26
cpu_data_master_address_to_slave[14] => Equal0.IN25
cpu_data_master_address_to_slave[15] => Equal0.IN24
cpu_data_master_address_to_slave[16] => Equal0.IN23
cpu_data_master_address_to_slave[17] => Equal0.IN22
cpu_data_master_read => internal_cpu_data_master_requests_B_reg_pio_s1.IN0
cpu_data_master_read => B_reg_pio_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_B_reg_pio_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_B_reg_pio_s1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_B_reg_pio_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_B_reg_pio_s1.IN1
cpu_data_master_write => B_reg_pio_s1_write_n.IN1
cpu_data_master_writedata[0] => B_reg_pio_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => B_reg_pio_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => B_reg_pio_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => B_reg_pio_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => B_reg_pio_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => B_reg_pio_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => B_reg_pio_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => B_reg_pio_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => B_reg_pio_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => B_reg_pio_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => B_reg_pio_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => B_reg_pio_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => B_reg_pio_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => B_reg_pio_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => B_reg_pio_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => B_reg_pio_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => B_reg_pio_s1_reset_n.DATAIN
reset_n => d1_B_reg_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
B_reg_pio_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_chipselect <= internal_cpu_data_master_qualified_request_B_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_write_n <= B_reg_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
B_reg_pio_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_B_reg_pio_s1 <= internal_cpu_data_master_qualified_request_B_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_B_reg_pio_s1 <= internal_cpu_data_master_qualified_request_B_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_B_reg_pio_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_B_reg_pio_s1 <= internal_cpu_data_master_requests_B_reg_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_B_reg_pio_s1_end_xfer <= d1_B_reg_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|B_reg_pio:the_B_reg_pio
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1
Dbg_pc_s1_readdata[0] => Dbg_pc_s1_readdata_from_sa[0].DATAIN
Dbg_pc_s1_readdata[1] => Dbg_pc_s1_readdata_from_sa[1].DATAIN
Dbg_pc_s1_readdata[2] => Dbg_pc_s1_readdata_from_sa[2].DATAIN
Dbg_pc_s1_readdata[3] => Dbg_pc_s1_readdata_from_sa[3].DATAIN
Dbg_pc_s1_readdata[4] => Dbg_pc_s1_readdata_from_sa[4].DATAIN
Dbg_pc_s1_readdata[5] => Dbg_pc_s1_readdata_from_sa[5].DATAIN
Dbg_pc_s1_readdata[6] => Dbg_pc_s1_readdata_from_sa[6].DATAIN
Dbg_pc_s1_readdata[7] => Dbg_pc_s1_readdata_from_sa[7].DATAIN
clk => d1_Dbg_pc_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => Dbg_pc_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => Dbg_pc_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN35
cpu_data_master_address_to_slave[5] => Equal0.IN34
cpu_data_master_address_to_slave[6] => Equal0.IN33
cpu_data_master_address_to_slave[7] => Equal0.IN32
cpu_data_master_address_to_slave[8] => Equal0.IN31
cpu_data_master_address_to_slave[9] => Equal0.IN30
cpu_data_master_address_to_slave[10] => Equal0.IN29
cpu_data_master_address_to_slave[11] => Equal0.IN28
cpu_data_master_address_to_slave[12] => Equal0.IN27
cpu_data_master_address_to_slave[13] => Equal0.IN26
cpu_data_master_address_to_slave[14] => Equal0.IN25
cpu_data_master_address_to_slave[15] => Equal0.IN24
cpu_data_master_address_to_slave[16] => Equal0.IN23
cpu_data_master_address_to_slave[17] => Equal0.IN22
cpu_data_master_byteenable[0] => Dbg_pc_s1_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => internal_cpu_data_master_requests_Dbg_pc_s1.IN0
cpu_data_master_read => Dbg_pc_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_Dbg_pc_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_Dbg_pc_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_Dbg_pc_s1.IN1
cpu_data_master_write => Dbg_pc_s1_write_n.IN1
cpu_data_master_writedata[0] => Dbg_pc_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => Dbg_pc_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => Dbg_pc_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => Dbg_pc_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => Dbg_pc_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => Dbg_pc_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => Dbg_pc_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => Dbg_pc_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => Dbg_pc_s1_reset_n.DATAIN
reset_n => d1_Dbg_pc_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
Dbg_pc_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_chipselect <= internal_cpu_data_master_qualified_request_Dbg_pc_s1.DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[0] <= Dbg_pc_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[1] <= Dbg_pc_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[2] <= Dbg_pc_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[3] <= Dbg_pc_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[4] <= Dbg_pc_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[5] <= Dbg_pc_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[6] <= Dbg_pc_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_readdata_from_sa[7] <= Dbg_pc_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_write_n <= Dbg_pc_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Dbg_pc_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_Dbg_pc_s1 <= internal_cpu_data_master_qualified_request_Dbg_pc_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_Dbg_pc_s1 <= internal_cpu_data_master_qualified_request_Dbg_pc_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_Dbg_pc_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_Dbg_pc_s1 <= internal_cpu_data_master_requests_Dbg_pc_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_Dbg_pc_s1_end_xfer <= d1_Dbg_pc_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc
address[0] => Equal0.IN63
address[0] => Equal1.IN63
address[1] => Equal0.IN62
address[1] => Equal1.IN62
chipselect => edge_capture_wr_strobe.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d2_data_in[4].CLK
clk => d2_data_in[5].CLK
clk => d2_data_in[6].CLK
clk => d2_data_in[7].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => d1_data_in[4].CLK
clk => d1_data_in[5].CLK
clk => d1_data_in[6].CLK
clk => d1_data_in[7].CLK
clk => edge_capture[7].CLK
clk => edge_capture[6].CLK
clk => edge_capture[5].CLK
clk => edge_capture[4].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
in_port[4] => read_mux_out.IN1
in_port[4] => d1_data_in[4].DATAIN
in_port[5] => read_mux_out.IN1
in_port[5] => d1_data_in[5].DATAIN
in_port[6] => read_mux_out.IN1
in_port[6] => d1_data_in[6].DATAIN
in_port[7] => read_mux_out.IN1
in_port[7] => d1_data_in[7].DATAIN
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d2_data_in[4].ACLR
reset_n => d2_data_in[5].ACLR
reset_n => d2_data_in[6].ACLR
reset_n => d2_data_in[7].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => d1_data_in[4].ACLR
reset_n => d1_data_in[5].ACLR
reset_n => d1_data_in[6].ACLR
reset_n => d1_data_in[7].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
reset_n => edge_capture[4].ACLR
reset_n => edge_capture[5].ACLR
reset_n => edge_capture[6].ACLR
reset_n => edge_capture[7].ACLR
write_n => edge_capture_wr_strobe.IN1
writedata[0] => ~NO_FANOUT~
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1
Dbg_reg_s1_readdata[0] => Dbg_reg_s1_readdata_from_sa[0].DATAIN
Dbg_reg_s1_readdata[1] => Dbg_reg_s1_readdata_from_sa[1].DATAIN
Dbg_reg_s1_readdata[2] => Dbg_reg_s1_readdata_from_sa[2].DATAIN
Dbg_reg_s1_readdata[3] => Dbg_reg_s1_readdata_from_sa[3].DATAIN
Dbg_reg_s1_readdata[4] => Dbg_reg_s1_readdata_from_sa[4].DATAIN
Dbg_reg_s1_readdata[5] => Dbg_reg_s1_readdata_from_sa[5].DATAIN
Dbg_reg_s1_readdata[6] => Dbg_reg_s1_readdata_from_sa[6].DATAIN
Dbg_reg_s1_readdata[7] => Dbg_reg_s1_readdata_from_sa[7].DATAIN
clk => d1_Dbg_reg_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => Dbg_reg_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => Dbg_reg_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN35
cpu_data_master_address_to_slave[5] => Equal0.IN34
cpu_data_master_address_to_slave[6] => Equal0.IN33
cpu_data_master_address_to_slave[7] => Equal0.IN32
cpu_data_master_address_to_slave[8] => Equal0.IN31
cpu_data_master_address_to_slave[9] => Equal0.IN30
cpu_data_master_address_to_slave[10] => Equal0.IN29
cpu_data_master_address_to_slave[11] => Equal0.IN28
cpu_data_master_address_to_slave[12] => Equal0.IN27
cpu_data_master_address_to_slave[13] => Equal0.IN26
cpu_data_master_address_to_slave[14] => Equal0.IN25
cpu_data_master_address_to_slave[15] => Equal0.IN24
cpu_data_master_address_to_slave[16] => Equal0.IN23
cpu_data_master_address_to_slave[17] => Equal0.IN22
cpu_data_master_byteenable[0] => Dbg_reg_s1_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_read => internal_cpu_data_master_requests_Dbg_reg_s1.IN0
cpu_data_master_read => Dbg_reg_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_Dbg_reg_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_Dbg_reg_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_Dbg_reg_s1.IN1
cpu_data_master_write => Dbg_reg_s1_write_n.IN1
cpu_data_master_writedata[0] => Dbg_reg_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => Dbg_reg_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => Dbg_reg_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => Dbg_reg_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => Dbg_reg_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => Dbg_reg_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => Dbg_reg_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => Dbg_reg_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => Dbg_reg_s1_reset_n.DATAIN
reset_n => d1_Dbg_reg_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
Dbg_reg_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_chipselect <= internal_cpu_data_master_qualified_request_Dbg_reg_s1.DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[0] <= Dbg_reg_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[1] <= Dbg_reg_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[2] <= Dbg_reg_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[3] <= Dbg_reg_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[4] <= Dbg_reg_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[5] <= Dbg_reg_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[6] <= Dbg_reg_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_readdata_from_sa[7] <= Dbg_reg_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_write_n <= Dbg_reg_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_Dbg_reg_s1 <= internal_cpu_data_master_qualified_request_Dbg_reg_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_Dbg_reg_s1 <= internal_cpu_data_master_qualified_request_Dbg_reg_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_Dbg_reg_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_Dbg_reg_s1 <= internal_cpu_data_master_requests_Dbg_reg_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_Dbg_reg_s1_end_xfer <= d1_Dbg_reg_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg
address[0] => Equal0.IN63
address[0] => Equal1.IN63
address[1] => Equal0.IN62
address[1] => Equal1.IN62
chipselect => edge_capture_wr_strobe.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d2_data_in[4].CLK
clk => d2_data_in[5].CLK
clk => d2_data_in[6].CLK
clk => d2_data_in[7].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => d1_data_in[4].CLK
clk => d1_data_in[5].CLK
clk => d1_data_in[6].CLK
clk => d1_data_in[7].CLK
clk => edge_capture[7].CLK
clk => edge_capture[6].CLK
clk => edge_capture[5].CLK
clk => edge_capture[4].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
in_port[4] => read_mux_out.IN1
in_port[4] => d1_data_in[4].DATAIN
in_port[5] => read_mux_out.IN1
in_port[5] => d1_data_in[5].DATAIN
in_port[6] => read_mux_out.IN1
in_port[6] => d1_data_in[6].DATAIN
in_port[7] => read_mux_out.IN1
in_port[7] => d1_data_in[7].DATAIN
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d2_data_in[4].ACLR
reset_n => d2_data_in[5].ACLR
reset_n => d2_data_in[6].ACLR
reset_n => d2_data_in[7].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => d1_data_in[4].ACLR
reset_n => d1_data_in[5].ACLR
reset_n => d1_data_in[6].ACLR
reset_n => d1_data_in[7].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
reset_n => edge_capture[4].ACLR
reset_n => edge_capture[5].ACLR
reset_n => edge_capture[6].ACLR
reset_n => edge_capture[7].ACLR
write_n => edge_capture_wr_strobe.IN1
writedata[0] => ~NO_FANOUT~
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1
clk => d1_Dbg_reg_set_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => Dbg_reg_set_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => Dbg_reg_set_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN35
cpu_data_master_address_to_slave[5] => Equal0.IN34
cpu_data_master_address_to_slave[6] => Equal0.IN33
cpu_data_master_address_to_slave[7] => Equal0.IN32
cpu_data_master_address_to_slave[8] => Equal0.IN31
cpu_data_master_address_to_slave[9] => Equal0.IN30
cpu_data_master_address_to_slave[10] => Equal0.IN29
cpu_data_master_address_to_slave[11] => Equal0.IN28
cpu_data_master_address_to_slave[12] => Equal0.IN27
cpu_data_master_address_to_slave[13] => Equal0.IN26
cpu_data_master_address_to_slave[14] => Equal0.IN25
cpu_data_master_address_to_slave[15] => Equal0.IN24
cpu_data_master_address_to_slave[16] => Equal0.IN23
cpu_data_master_address_to_slave[17] => Equal0.IN22
cpu_data_master_read => internal_cpu_data_master_requests_Dbg_reg_set_s1.IN0
cpu_data_master_read => Dbg_reg_set_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_Dbg_reg_set_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_Dbg_reg_set_s1.IN1
cpu_data_master_write => internal_cpu_data_master_requests_Dbg_reg_set_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_Dbg_reg_set_s1.IN1
cpu_data_master_write => Dbg_reg_set_s1_write_n.IN1
cpu_data_master_writedata[0] => Dbg_reg_set_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => Dbg_reg_set_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => Dbg_reg_set_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => Dbg_reg_set_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => ~NO_FANOUT~
cpu_data_master_writedata[5] => ~NO_FANOUT~
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => Dbg_reg_set_s1_reset_n.DATAIN
reset_n => d1_Dbg_reg_set_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
Dbg_reg_set_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_chipselect <= internal_cpu_data_master_qualified_request_Dbg_reg_set_s1.DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_write_n <= Dbg_reg_set_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Dbg_reg_set_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_Dbg_reg_set_s1 <= internal_cpu_data_master_qualified_request_Dbg_reg_set_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_Dbg_reg_set_s1 <= internal_cpu_data_master_qualified_request_Dbg_reg_set_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_Dbg_reg_set_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_Dbg_reg_set_s1 <= internal_cpu_data_master_requests_Dbg_reg_set_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_Dbg_reg_set_s1_end_xfer <= d1_Dbg_reg_set_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|Dbg_reg_set:the_Dbg_reg_set
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave
character_lcd_avalon_lcd_slave_readdata[0] => character_lcd_avalon_lcd_slave_readdata_from_sa[0].DATAIN
character_lcd_avalon_lcd_slave_readdata[1] => character_lcd_avalon_lcd_slave_readdata_from_sa[1].DATAIN
character_lcd_avalon_lcd_slave_readdata[2] => character_lcd_avalon_lcd_slave_readdata_from_sa[2].DATAIN
character_lcd_avalon_lcd_slave_readdata[3] => character_lcd_avalon_lcd_slave_readdata_from_sa[3].DATAIN
character_lcd_avalon_lcd_slave_readdata[4] => character_lcd_avalon_lcd_slave_readdata_from_sa[4].DATAIN
character_lcd_avalon_lcd_slave_readdata[5] => character_lcd_avalon_lcd_slave_readdata_from_sa[5].DATAIN
character_lcd_avalon_lcd_slave_readdata[6] => character_lcd_avalon_lcd_slave_readdata_from_sa[6].DATAIN
character_lcd_avalon_lcd_slave_readdata[7] => character_lcd_avalon_lcd_slave_readdata_from_sa[7].DATAIN
character_lcd_avalon_lcd_slave_readdata[8] => character_lcd_avalon_lcd_slave_readdata_from_sa[8].DATAIN
character_lcd_avalon_lcd_slave_readdata[9] => character_lcd_avalon_lcd_slave_readdata_from_sa[9].DATAIN
character_lcd_avalon_lcd_slave_readdata[10] => character_lcd_avalon_lcd_slave_readdata_from_sa[10].DATAIN
character_lcd_avalon_lcd_slave_readdata[11] => character_lcd_avalon_lcd_slave_readdata_from_sa[11].DATAIN
character_lcd_avalon_lcd_slave_readdata[12] => character_lcd_avalon_lcd_slave_readdata_from_sa[12].DATAIN
character_lcd_avalon_lcd_slave_readdata[13] => character_lcd_avalon_lcd_slave_readdata_from_sa[13].DATAIN
character_lcd_avalon_lcd_slave_readdata[14] => character_lcd_avalon_lcd_slave_readdata_from_sa[14].DATAIN
character_lcd_avalon_lcd_slave_readdata[15] => character_lcd_avalon_lcd_slave_readdata_from_sa[15].DATAIN
character_lcd_avalon_lcd_slave_readdata[16] => character_lcd_avalon_lcd_slave_readdata_from_sa[16].DATAIN
character_lcd_avalon_lcd_slave_readdata[17] => character_lcd_avalon_lcd_slave_readdata_from_sa[17].DATAIN
character_lcd_avalon_lcd_slave_readdata[18] => character_lcd_avalon_lcd_slave_readdata_from_sa[18].DATAIN
character_lcd_avalon_lcd_slave_readdata[19] => character_lcd_avalon_lcd_slave_readdata_from_sa[19].DATAIN
character_lcd_avalon_lcd_slave_readdata[20] => character_lcd_avalon_lcd_slave_readdata_from_sa[20].DATAIN
character_lcd_avalon_lcd_slave_readdata[21] => character_lcd_avalon_lcd_slave_readdata_from_sa[21].DATAIN
character_lcd_avalon_lcd_slave_readdata[22] => character_lcd_avalon_lcd_slave_readdata_from_sa[22].DATAIN
character_lcd_avalon_lcd_slave_readdata[23] => character_lcd_avalon_lcd_slave_readdata_from_sa[23].DATAIN
character_lcd_avalon_lcd_slave_readdata[24] => character_lcd_avalon_lcd_slave_readdata_from_sa[24].DATAIN
character_lcd_avalon_lcd_slave_readdata[25] => character_lcd_avalon_lcd_slave_readdata_from_sa[25].DATAIN
character_lcd_avalon_lcd_slave_readdata[26] => character_lcd_avalon_lcd_slave_readdata_from_sa[26].DATAIN
character_lcd_avalon_lcd_slave_readdata[27] => character_lcd_avalon_lcd_slave_readdata_from_sa[27].DATAIN
character_lcd_avalon_lcd_slave_readdata[28] => character_lcd_avalon_lcd_slave_readdata_from_sa[28].DATAIN
character_lcd_avalon_lcd_slave_readdata[29] => character_lcd_avalon_lcd_slave_readdata_from_sa[29].DATAIN
character_lcd_avalon_lcd_slave_readdata[30] => character_lcd_avalon_lcd_slave_readdata_from_sa[30].DATAIN
character_lcd_avalon_lcd_slave_readdata[31] => character_lcd_avalon_lcd_slave_readdata_from_sa[31].DATAIN
character_lcd_avalon_lcd_slave_waitrequest => character_lcd_avalon_lcd_slave_waits_for_read.IN1
character_lcd_avalon_lcd_slave_waitrequest => character_lcd_avalon_lcd_slave_waits_for_write.IN1
character_lcd_avalon_lcd_slave_waitrequest => character_lcd_avalon_lcd_slave_waitrequest_from_sa.DATAIN
clk => d1_character_lcd_avalon_lcd_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => character_lcd_avalon_lcd_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN35
cpu_data_master_address_to_slave[4] => Equal0.IN34
cpu_data_master_address_to_slave[5] => Equal0.IN33
cpu_data_master_address_to_slave[6] => Equal0.IN32
cpu_data_master_address_to_slave[7] => Equal0.IN31
cpu_data_master_address_to_slave[8] => Equal0.IN30
cpu_data_master_address_to_slave[9] => Equal0.IN29
cpu_data_master_address_to_slave[10] => Equal0.IN28
cpu_data_master_address_to_slave[11] => Equal0.IN27
cpu_data_master_address_to_slave[12] => Equal0.IN26
cpu_data_master_address_to_slave[13] => Equal0.IN25
cpu_data_master_address_to_slave[14] => Equal0.IN24
cpu_data_master_address_to_slave[15] => Equal0.IN23
cpu_data_master_address_to_slave[16] => Equal0.IN22
cpu_data_master_address_to_slave[17] => Equal0.IN21
cpu_data_master_read => internal_cpu_data_master_requests_character_lcd_avalon_lcd_slave.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.IN0
cpu_data_master_read => character_lcd_avalon_lcd_slave_read.IN1
cpu_data_master_read => character_lcd_avalon_lcd_slave_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.IN0
cpu_data_master_write => internal_cpu_data_master_requests_character_lcd_avalon_lcd_slave.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.IN1
cpu_data_master_write => character_lcd_avalon_lcd_slave_write.IN1
cpu_data_master_write => character_lcd_avalon_lcd_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => character_lcd_avalon_lcd_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => character_lcd_avalon_lcd_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => character_lcd_avalon_lcd_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => character_lcd_avalon_lcd_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => character_lcd_avalon_lcd_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => character_lcd_avalon_lcd_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => character_lcd_avalon_lcd_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => character_lcd_avalon_lcd_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => character_lcd_avalon_lcd_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => character_lcd_avalon_lcd_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => character_lcd_avalon_lcd_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => character_lcd_avalon_lcd_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => character_lcd_avalon_lcd_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => character_lcd_avalon_lcd_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => character_lcd_avalon_lcd_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => character_lcd_avalon_lcd_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => character_lcd_avalon_lcd_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => character_lcd_avalon_lcd_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => character_lcd_avalon_lcd_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => character_lcd_avalon_lcd_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => character_lcd_avalon_lcd_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => character_lcd_avalon_lcd_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => character_lcd_avalon_lcd_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => character_lcd_avalon_lcd_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => character_lcd_avalon_lcd_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => character_lcd_avalon_lcd_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => character_lcd_avalon_lcd_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => character_lcd_avalon_lcd_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => character_lcd_avalon_lcd_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => character_lcd_avalon_lcd_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => character_lcd_avalon_lcd_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => character_lcd_avalon_lcd_slave_writedata[31].DATAIN
reset_n => d1_character_lcd_avalon_lcd_slave_end_xfer~reg0.PRESET
character_lcd_avalon_lcd_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_chipselect <= internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_read <= character_lcd_avalon_lcd_slave_read.DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[0] <= character_lcd_avalon_lcd_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[1] <= character_lcd_avalon_lcd_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[2] <= character_lcd_avalon_lcd_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[3] <= character_lcd_avalon_lcd_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[4] <= character_lcd_avalon_lcd_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[5] <= character_lcd_avalon_lcd_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[6] <= character_lcd_avalon_lcd_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[7] <= character_lcd_avalon_lcd_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[8] <= character_lcd_avalon_lcd_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[9] <= character_lcd_avalon_lcd_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[10] <= character_lcd_avalon_lcd_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[11] <= character_lcd_avalon_lcd_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[12] <= character_lcd_avalon_lcd_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[13] <= character_lcd_avalon_lcd_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[14] <= character_lcd_avalon_lcd_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[15] <= character_lcd_avalon_lcd_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[16] <= character_lcd_avalon_lcd_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[17] <= character_lcd_avalon_lcd_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[18] <= character_lcd_avalon_lcd_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[19] <= character_lcd_avalon_lcd_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[20] <= character_lcd_avalon_lcd_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[21] <= character_lcd_avalon_lcd_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[22] <= character_lcd_avalon_lcd_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[23] <= character_lcd_avalon_lcd_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[24] <= character_lcd_avalon_lcd_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[25] <= character_lcd_avalon_lcd_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[26] <= character_lcd_avalon_lcd_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[27] <= character_lcd_avalon_lcd_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[28] <= character_lcd_avalon_lcd_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[29] <= character_lcd_avalon_lcd_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[30] <= character_lcd_avalon_lcd_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_readdata_from_sa[31] <= character_lcd_avalon_lcd_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_waitrequest_from_sa <= character_lcd_avalon_lcd_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_write <= character_lcd_avalon_lcd_slave_write.DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
character_lcd_avalon_lcd_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_character_lcd_avalon_lcd_slave <= internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave <= internal_cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_character_lcd_avalon_lcd_slave <= internal_cpu_data_master_requests_character_lcd_avalon_lcd_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_character_lcd_avalon_lcd_slave_end_xfer <= d1_character_lcd_avalon_lcd_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|character_lcd:the_character_lcd
clk => clk.IN2
reset => reset.IN2
address => rs.DATAB
chipselect => waitrequest.IN0
chipselect => ns_lcd_controller.DATAA
chipselect => ns_lcd_controller.DATAA
read => ~NO_FANOUT~
write => rw.DATAB
writedata[0] => data_to_send.DATAB
writedata[1] => data_to_send.DATAB
writedata[2] => data_to_send.DATAB
writedata[3] => data_to_send.DATAB
writedata[4] => data_to_send.DATAB
writedata[5] => data_to_send.DATAB
writedata[6] => data_to_send.DATAB
writedata[7] => data_to_send.DATAB
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
LCD_DATA[0] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[1] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[2] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[3] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[4] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[5] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[6] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_DATA[7] <> Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_DATA
LCD_ON <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_ON
LCD_BLON <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_BLON
LCD_EN <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_EN
LCD_RS <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_RS
LCD_RW <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.LCD_RW
readdata[0] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[1] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[2] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[3] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[4] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[5] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[6] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[7] <= Altera_UP_Character_LCD_Communication:Char_LCD_Comm.data_out
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm
clk => state_2_counter[1].CLK
clk => state_2_counter[2].CLK
clk => state_2_counter[3].CLK
clk => state_2_counter[4].CLK
clk => state_1_counter[1].CLK
clk => state_1_counter[2].CLK
clk => state_1_counter[3].CLK
clk => state_1_counter[4].CLK
clk => state_0_counter[1].CLK
clk => state_0_counter[2].CLK
clk => state_0_counter[3].CLK
clk => state_0_counter[4].CLK
clk => idle_counter[1].CLK
clk => idle_counter[2].CLK
clk => idle_counter[3].CLK
clk => idle_counter[4].CLK
clk => idle_counter[5].CLK
clk => idle_counter[6].CLK
clk => idle_counter[7].CLK
clk => data_to_lcd[0].CLK
clk => data_to_lcd[1].CLK
clk => data_to_lcd[2].CLK
clk => data_to_lcd[3].CLK
clk => data_to_lcd[4].CLK
clk => data_to_lcd[5].CLK
clk => data_to_lcd[6].CLK
clk => data_to_lcd[7].CLK
clk => transfer_complete~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => LCD_RW~reg0.CLK
clk => LCD_RS~reg0.CLK
clk => LCD_EN~reg0.CLK
clk => LCD_BLON~reg0.CLK
clk => LCD_ON~reg0.CLK
clk => s_lcd~1.DATAIN
reset => s_lcd.OUTPUTSELECT
reset => s_lcd.OUTPUTSELECT
reset => s_lcd.OUTPUTSELECT
reset => s_lcd.OUTPUTSELECT
reset => s_lcd.OUTPUTSELECT
reset => LCD_ON.OUTPUTSELECT
reset => LCD_BLON.OUTPUTSELECT
reset => LCD_EN.OUTPUTSELECT
reset => LCD_RS.OUTPUTSELECT
reset => LCD_RW.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_complete.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => idle_counter.OUTPUTSELECT
reset => state_0_counter.OUTPUTSELECT
reset => state_0_counter.OUTPUTSELECT
reset => state_0_counter.OUTPUTSELECT
reset => state_0_counter.OUTPUTSELECT
reset => state_1_counter.OUTPUTSELECT
reset => state_1_counter.OUTPUTSELECT
reset => state_1_counter.OUTPUTSELECT
reset => state_1_counter.OUTPUTSELECT
reset => state_2_counter.OUTPUTSELECT
reset => state_2_counter.OUTPUTSELECT
reset => state_2_counter.OUTPUTSELECT
reset => state_2_counter.OUTPUTSELECT
reset => data_to_lcd[0].ENA
reset => data_to_lcd[1].ENA
reset => data_to_lcd[2].ENA
reset => data_to_lcd[3].ENA
reset => data_to_lcd[4].ENA
reset => data_to_lcd[5].ENA
reset => data_to_lcd[6].ENA
reset => data_to_lcd[7].ENA
data_in[0] => data_to_lcd.DATAB
data_in[1] => data_to_lcd.DATAB
data_in[2] => data_to_lcd.DATAB
data_in[3] => data_to_lcd.DATAB
data_in[4] => data_to_lcd.DATAB
data_in[5] => data_to_lcd.DATAB
data_in[6] => data_to_lcd.DATAB
data_in[7] => data_to_lcd.DATAB
enable => always1.IN1
enable => Selector3.IN3
enable => Selector4.IN2
rs => LCD_RS.DATAB
rw => LCD_RW.DATAB
on => LCD_ON.DATAA
back_light_on => LCD_BLON.DATAA
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
LCD_ON <= LCD_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_BLON <= LCD_BLON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init
clk => command_counter[0].CLK
clk => command_counter[1].CLK
clk => command_counter[2].CLK
clk => command_counter[3].CLK
clk => waiting_to_send[1].CLK
clk => waiting_to_send[2].CLK
clk => waiting_to_send[3].CLK
clk => waiting_to_send[4].CLK
clk => waiting_to_send[5].CLK
clk => waiting_to_send[6].CLK
clk => waiting_to_send[7].CLK
clk => waiting_to_send[8].CLK
clk => waiting_to_send[9].CLK
clk => waiting_to_send[10].CLK
clk => waiting_to_send[11].CLK
clk => waiting_to_send[12].CLK
clk => waiting_to_send[13].CLK
clk => waiting_to_send[14].CLK
clk => waiting_to_send[15].CLK
clk => waiting_to_send[16].CLK
clk => waiting_to_send[17].CLK
clk => waiting_to_send[18].CLK
clk => waiting_power_up[1].CLK
clk => waiting_power_up[2].CLK
clk => waiting_power_up[3].CLK
clk => waiting_power_up[4].CLK
clk => waiting_power_up[5].CLK
clk => waiting_power_up[6].CLK
clk => waiting_power_up[7].CLK
clk => waiting_power_up[8].CLK
clk => waiting_power_up[9].CLK
clk => waiting_power_up[10].CLK
clk => waiting_power_up[11].CLK
clk => waiting_power_up[12].CLK
clk => waiting_power_up[13].CLK
clk => waiting_power_up[14].CLK
clk => waiting_power_up[15].CLK
clk => waiting_power_up[16].CLK
clk => waiting_power_up[17].CLK
clk => waiting_power_up[18].CLK
clk => waiting_power_up[19].CLK
clk => waiting_power_up[20].CLK
clk => the_command[0]~reg0.CLK
clk => the_command[1]~reg0.CLK
clk => the_command[2]~reg0.CLK
clk => the_command[3]~reg0.CLK
clk => the_command[4]~reg0.CLK
clk => the_command[5]~reg0.CLK
clk => the_command[6]~reg0.CLK
clk => the_command[7]~reg0.CLK
clk => the_command[8]~reg0.CLK
clk => s_lcd_initialize~1.DATAIN
reset => s_lcd_initialize.OUTPUTSELECT
reset => s_lcd_initialize.OUTPUTSELECT
reset => s_lcd_initialize.OUTPUTSELECT
reset => s_lcd_initialize.OUTPUTSELECT
reset => the_command.OUTPUTSELECT
reset => the_command.OUTPUTSELECT
reset => the_command.OUTPUTSELECT
reset => the_command.OUTPUTSELECT
reset => the_command.OUTPUTSELECT
reset => the_command.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_power_up.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => waiting_to_send.OUTPUTSELECT
reset => command_counter.OUTPUTSELECT
reset => command_counter.OUTPUTSELECT
reset => command_counter.OUTPUTSELECT
reset => command_counter.OUTPUTSELECT
initialize_LCD_display => always1.IN1
command_was_sent => command_counter.OUTPUTSELECT
command_was_sent => command_counter.OUTPUTSELECT
command_was_sent => command_counter.OUTPUTSELECT
command_was_sent => command_counter.OUTPUTSELECT
command_was_sent => Selector1.IN3
command_was_sent => Selector0.IN2
done_initialization <= done_initialization.DB_MAX_OUTPUT_PORT_TYPE
send_command <= send_command.DB_MAX_OUTPUT_PORT_TYPE
the_command[0] <= the_command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[1] <= the_command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[2] <= the_command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[3] <= the_command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[4] <= the_command[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[5] <= the_command[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[6] <= the_command[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[7] <= the_command[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
the_command[8] <= the_command[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN35
cpu_data_master_address_to_slave[12] => Equal0.IN34
cpu_data_master_address_to_slave[13] => Equal0.IN33
cpu_data_master_address_to_slave[14] => Equal0.IN32
cpu_data_master_address_to_slave[15] => Equal0.IN31
cpu_data_master_address_to_slave[16] => Equal0.IN30
cpu_data_master_address_to_slave[17] => Equal0.IN29
cpu_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_debugaccess => A_WE_StdLogicVector.DATAB
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN35
cpu_instruction_master_address_to_slave[12] => Equal1.IN34
cpu_instruction_master_address_to_slave[13] => Equal1.IN33
cpu_instruction_master_address_to_slave[14] => Equal1.IN32
cpu_instruction_master_address_to_slave[15] => Equal1.IN31
cpu_instruction_master_address_to_slave[16] => Equal1.IN30
cpu_instruction_master_address_to_slave[17] => Equal1.IN29
cpu_instruction_master_latency_counter => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_cpu_jtag_debug_module.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_data_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cpu_jtag_debug_module <= internal_cpu_data_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= internal_cpu_instruction_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master
Dbg_pc_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
Dbg_pc_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
Dbg_reg_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata.IN0
character_lcd_avalon_lcd_slave_waitrequest_from_sa => r_1.IN1
clk => registered_cpu_data_master_readdata[0].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => internal_cpu_data_master_waitrequest.CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_granted_A_reg_pio_s1 => ~NO_FANOUT~
cpu_data_master_granted_B_reg_pio_s1 => ~NO_FANOUT~
cpu_data_master_granted_Dbg_pc_s1 => ~NO_FANOUT~
cpu_data_master_granted_Dbg_reg_s1 => ~NO_FANOUT~
cpu_data_master_granted_Dbg_reg_set_s1 => ~NO_FANOUT~
cpu_data_master_granted_character_lcd_avalon_lcd_slave => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_onchip_mem_s1 => r_1.IN0
cpu_data_master_granted_ps2_keyboard_avalon_PS2_slave => ~NO_FANOUT~
cpu_data_master_granted_sys_clk_timer_s1 => ~NO_FANOUT~
cpu_data_master_granted_sysid_control_slave => ~NO_FANOUT~
cpu_data_master_qualified_request_A_reg_pio_s1 => r_0.IN0
cpu_data_master_qualified_request_A_reg_pio_s1 => r_0.IN0
cpu_data_master_qualified_request_A_reg_pio_s1 => r_0.IN0
cpu_data_master_qualified_request_B_reg_pio_s1 => r_0.IN0
cpu_data_master_qualified_request_B_reg_pio_s1 => r_0.IN0
cpu_data_master_qualified_request_B_reg_pio_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_pc_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_pc_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_pc_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_reg_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_reg_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_reg_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_reg_set_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_reg_set_s1 => r_0.IN0
cpu_data_master_qualified_request_Dbg_reg_set_s1 => r_0.IN0
cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave => r_1.IN0
cpu_data_master_qualified_request_character_lcd_avalon_lcd_slave => r_1.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN1
cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave => r_1.IN0
cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave => r_2.IN0
cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave => r_2.IN1
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_2.IN0
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_2.IN0
cpu_data_master_qualified_request_sys_clk_timer_s1 => r_2.IN0
cpu_data_master_qualified_request_sysid_control_slave => r_2.IN0
cpu_data_master_qualified_request_sysid_control_slave => r_2.IN0
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read_data_valid_A_reg_pio_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_B_reg_pio_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_Dbg_pc_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_Dbg_reg_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_Dbg_reg_set_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_onchip_mem_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_sys_clk_timer_s1 => ~NO_FANOUT~
cpu_data_master_read_data_valid_sysid_control_slave => ~NO_FANOUT~
cpu_data_master_requests_A_reg_pio_s1 => r_0.IN1
cpu_data_master_requests_B_reg_pio_s1 => r_0.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_pc_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_Dbg_pc_s1 => r_0.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_Dbg_reg_s1 => r_0.IN1
cpu_data_master_requests_Dbg_reg_set_s1 => r_0.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => r_1.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_character_lcd_avalon_lcd_slave => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => r_1.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_1.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => r_1.IN1
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave => r_1.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_sys_clk_timer_s1 => r_2.IN1
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_requests_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_A_reg_pio_s1_end_xfer => ~NO_FANOUT~
d1_B_reg_pio_s1_end_xfer => ~NO_FANOUT~
d1_Dbg_pc_s1_end_xfer => ~NO_FANOUT~
d1_Dbg_reg_s1_end_xfer => ~NO_FANOUT~
d1_Dbg_reg_set_s1_end_xfer => ~NO_FANOUT~
d1_character_lcd_avalon_lcd_slave_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_ps2_keyboard_avalon_PS2_slave_end_xfer => ~NO_FANOUT~
d1_sys_clk_timer_s1_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => ~NO_FANOUT~
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
onchip_mem_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_irq_from_sa => cpu_data_master_irq[8].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
ps2_keyboard_avalon_PS2_slave_waitrequest_from_sa => r_2.IN1
registered_cpu_data_master_read_data_valid_onchip_mem_s1 => r_1.IN1
registered_cpu_data_master_read_data_valid_onchip_mem_s1 => r_1.IN1
registered_cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave => r_1.IN1
registered_cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave => r_2.IN1
reset_n => registered_cpu_data_master_readdata[0].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => internal_cpu_data_master_waitrequest.PRESET
sys_clk_timer_s1_irq_from_sa => cpu_data_master_irq[0].DATAIN
sys_clk_timer_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= sys_clk_timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= <GND>
cpu_data_master_irq[2] <= <GND>
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= ps2_keyboard_avalon_PS2_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_readdata[0] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= internal_cpu_data_master_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => internal_cpu_instruction_master_latency_counter.CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_onchip_mem_s1 => r_1.IN0
cpu_instruction_master_granted_onchip_mem_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1.IN1
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_instruction_master_read => r_1.IN0
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => r_1.IN1
cpu_instruction_master_requests_onchip_mem_s1 => p1_cpu_instruction_master_latency_counter.DATAB
cpu_instruction_master_requests_onchip_mem_s1 => r_1.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_cpu_jtag_debug_module_end_xfer => r_1.IN1
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
onchip_mem_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
reset_n => internal_cpu_instruction_master_latency_counter.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter <= internal_cpu_instruction_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu
clk => cpu_test_bench:the_cpu_test_bench.clk
clk => M_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => M_ctrl_shift_logical.CLK
clk => E_ctrl_shift_logical.CLK
clk => M_ctrl_rot_right.CLK
clk => E_ctrl_rot_right.CLK
clk => M_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot.CLK
clk => M_ctrl_st.CLK
clk => E_ctrl_st.CLK
clk => M_ctrl_ld_non_io.CLK
clk => E_ctrl_ld_non_io.CLK
clk => M_ctrl_ld_signed.CLK
clk => E_ctrl_ld_signed.CLK
clk => M_ctrl_ld.CLK
clk => E_ctrl_ld.CLK
clk => E_ctrl_rdctl_inst.CLK
clk => E_ctrl_wrctl_inst.CLK
clk => E_ctrl_dst_data_sel_pc_plus_one.CLK
clk => E_ctrl_dst_data_sel_logic_result.CLK
clk => E_ctrl_dst_data_sel_cmp.CLK
clk => E_ctrl_alu_subtract.CLK
clk => E_ctrl_alu_signed_cmp.CLK
clk => M_ctrl_invalidate_i.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_break.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_exception.CLK
clk => E_ctrl_jmp_direct.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_src2_choose_imm.CLK
clk => M_shift_rot_stall.CLK
clk => M_shift_rot_cnt[0].CLK
clk => M_shift_rot_cnt[1].CLK
clk => M_shift_rot_cnt[2].CLK
clk => M_shift_rot_cnt[3].CLK
clk => M_shift_rot_cnt[4].CLK
clk => M_shift_rot_result[0].CLK
clk => M_shift_rot_result[1].CLK
clk => M_shift_rot_result[2].CLK
clk => M_shift_rot_result[3].CLK
clk => M_shift_rot_result[4].CLK
clk => M_shift_rot_result[5].CLK
clk => M_shift_rot_result[6].CLK
clk => M_shift_rot_result[7].CLK
clk => M_shift_rot_result[8].CLK
clk => M_shift_rot_result[9].CLK
clk => M_shift_rot_result[10].CLK
clk => M_shift_rot_result[11].CLK
clk => M_shift_rot_result[12].CLK
clk => M_shift_rot_result[13].CLK
clk => M_shift_rot_result[14].CLK
clk => M_shift_rot_result[15].CLK
clk => M_shift_rot_result[16].CLK
clk => M_shift_rot_result[17].CLK
clk => M_shift_rot_result[18].CLK
clk => M_shift_rot_result[19].CLK
clk => M_shift_rot_result[20].CLK
clk => M_shift_rot_result[21].CLK
clk => M_shift_rot_result[22].CLK
clk => M_shift_rot_result[23].CLK
clk => M_shift_rot_result[24].CLK
clk => M_shift_rot_result[25].CLK
clk => M_shift_rot_result[26].CLK
clk => M_shift_rot_result[27].CLK
clk => M_shift_rot_result[28].CLK
clk => M_shift_rot_result[29].CLK
clk => M_shift_rot_result[30].CLK
clk => M_shift_rot_result[31].CLK
clk => av_ld_aligning_data.CLK
clk => d_readdata_d1[0].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[31].CLK
clk => internal_d_read.CLK
clk => internal_d_write.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => hbreak_enabled.CLK
clk => M_ipending_reg[0].CLK
clk => M_ipending_reg[1].CLK
clk => M_ipending_reg[2].CLK
clk => M_ipending_reg[3].CLK
clk => M_ipending_reg[4].CLK
clk => M_ipending_reg[5].CLK
clk => M_ipending_reg[6].CLK
clk => M_ipending_reg[7].CLK
clk => M_ipending_reg[8].CLK
clk => M_ipending_reg[9].CLK
clk => M_ipending_reg[10].CLK
clk => M_ipending_reg[11].CLK
clk => M_ipending_reg[12].CLK
clk => M_ipending_reg[13].CLK
clk => M_ipending_reg[14].CLK
clk => M_ipending_reg[15].CLK
clk => M_ipending_reg[16].CLK
clk => M_ipending_reg[17].CLK
clk => M_ipending_reg[18].CLK
clk => M_ipending_reg[19].CLK
clk => M_ipending_reg[20].CLK
clk => M_ipending_reg[21].CLK
clk => M_ipending_reg[22].CLK
clk => M_ipending_reg[23].CLK
clk => M_ipending_reg[24].CLK
clk => M_ipending_reg[25].CLK
clk => M_ipending_reg[26].CLK
clk => M_ipending_reg[27].CLK
clk => M_ipending_reg[28].CLK
clk => M_ipending_reg[29].CLK
clk => M_ipending_reg[30].CLK
clk => M_ipending_reg[31].CLK
clk => M_ienable_reg[0].CLK
clk => M_ienable_reg[1].CLK
clk => M_ienable_reg[2].CLK
clk => M_ienable_reg[3].CLK
clk => M_ienable_reg[4].CLK
clk => M_ienable_reg[5].CLK
clk => M_ienable_reg[6].CLK
clk => M_ienable_reg[7].CLK
clk => M_ienable_reg[8].CLK
clk => M_ienable_reg[9].CLK
clk => M_ienable_reg[10].CLK
clk => M_ienable_reg[11].CLK
clk => M_ienable_reg[12].CLK
clk => M_ienable_reg[13].CLK
clk => M_ienable_reg[14].CLK
clk => M_ienable_reg[15].CLK
clk => M_ienable_reg[16].CLK
clk => M_ienable_reg[17].CLK
clk => M_ienable_reg[18].CLK
clk => M_ienable_reg[19].CLK
clk => M_ienable_reg[20].CLK
clk => M_ienable_reg[21].CLK
clk => M_ienable_reg[22].CLK
clk => M_ienable_reg[23].CLK
clk => M_ienable_reg[24].CLK
clk => M_ienable_reg[25].CLK
clk => M_ienable_reg[26].CLK
clk => M_ienable_reg[27].CLK
clk => M_ienable_reg[28].CLK
clk => M_ienable_reg[29].CLK
clk => M_ienable_reg[30].CLK
clk => M_ienable_reg[31].CLK
clk => M_bstatus_reg.CLK
clk => M_estatus_reg.CLK
clk => M_status_reg_pie.CLK
clk => E_control_rd_data_base_regs[0].CLK
clk => E_control_rd_data_base_regs[1].CLK
clk => E_control_rd_data_base_regs[2].CLK
clk => E_control_rd_data_base_regs[3].CLK
clk => E_control_rd_data_base_regs[4].CLK
clk => E_control_rd_data_base_regs[5].CLK
clk => E_control_rd_data_base_regs[6].CLK
clk => E_control_rd_data_base_regs[7].CLK
clk => E_control_rd_data_base_regs[8].CLK
clk => E_control_rd_data_base_regs[9].CLK
clk => E_control_rd_data_base_regs[10].CLK
clk => E_control_rd_data_base_regs[11].CLK
clk => E_control_rd_data_base_regs[12].CLK
clk => E_control_rd_data_base_regs[13].CLK
clk => E_control_rd_data_base_regs[14].CLK
clk => E_control_rd_data_base_regs[15].CLK
clk => E_control_rd_data_base_regs[16].CLK
clk => E_compare_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_logic_op[1].CLK
clk => E_src2_imm[0].CLK
clk => E_src2_imm[1].CLK
clk => E_src2_imm[2].CLK
clk => E_src2_imm[3].CLK
clk => E_src2_imm[4].CLK
clk => E_src2_imm[5].CLK
clk => E_src2_imm[6].CLK
clk => E_src2_imm[7].CLK
clk => E_src2_imm[8].CLK
clk => E_src2_imm[9].CLK
clk => E_src2_imm[10].CLK
clk => E_src2_imm[11].CLK
clk => E_src2_imm[12].CLK
clk => E_src2_imm[13].CLK
clk => E_src2_imm[14].CLK
clk => E_src2_imm[15].CLK
clk => E_src2_imm[16].CLK
clk => E_src2_imm[17].CLK
clk => E_src2_imm[18].CLK
clk => E_src2_imm[19].CLK
clk => E_src2_imm[20].CLK
clk => E_src2_imm[21].CLK
clk => E_src2_imm[22].CLK
clk => E_src2_imm[23].CLK
clk => E_src2_imm[24].CLK
clk => E_src2_imm[25].CLK
clk => E_src2_imm[26].CLK
clk => E_src2_imm[27].CLK
clk => E_src2_imm[28].CLK
clk => E_src2_imm[29].CLK
clk => E_src2_imm[30].CLK
clk => E_src2_imm[31].CLK
clk => E_src2_prelim[0].CLK
clk => E_src2_prelim[1].CLK
clk => E_src2_prelim[2].CLK
clk => E_src2_prelim[3].CLK
clk => E_src2_prelim[4].CLK
clk => E_src2_prelim[5].CLK
clk => E_src2_prelim[6].CLK
clk => E_src2_prelim[7].CLK
clk => E_src2_prelim[8].CLK
clk => E_src2_prelim[9].CLK
clk => E_src2_prelim[10].CLK
clk => E_src2_prelim[11].CLK
clk => E_src2_prelim[12].CLK
clk => E_src2_prelim[13].CLK
clk => E_src2_prelim[14].CLK
clk => E_src2_prelim[15].CLK
clk => E_src2_prelim[16].CLK
clk => E_src2_prelim[17].CLK
clk => E_src2_prelim[18].CLK
clk => E_src2_prelim[19].CLK
clk => E_src2_prelim[20].CLK
clk => E_src2_prelim[21].CLK
clk => E_src2_prelim[22].CLK
clk => E_src2_prelim[23].CLK
clk => E_src2_prelim[24].CLK
clk => E_src2_prelim[25].CLK
clk => E_src2_prelim[26].CLK
clk => E_src2_prelim[27].CLK
clk => E_src2_prelim[28].CLK
clk => E_src2_prelim[29].CLK
clk => E_src2_prelim[30].CLK
clk => E_src2_prelim[31].CLK
clk => E_src1_prelim[0].CLK
clk => E_src1_prelim[1].CLK
clk => E_src1_prelim[2].CLK
clk => E_src1_prelim[3].CLK
clk => E_src1_prelim[4].CLK
clk => E_src1_prelim[5].CLK
clk => E_src1_prelim[6].CLK
clk => E_src1_prelim[7].CLK
clk => E_src1_prelim[8].CLK
clk => E_src1_prelim[9].CLK
clk => E_src1_prelim[10].CLK
clk => E_src1_prelim[11].CLK
clk => E_src1_prelim[12].CLK
clk => E_src1_prelim[13].CLK
clk => E_src1_prelim[14].CLK
clk => E_src1_prelim[15].CLK
clk => E_src1_prelim[16].CLK
clk => E_src1_prelim[17].CLK
clk => E_src1_prelim[18].CLK
clk => E_src1_prelim[19].CLK
clk => E_src1_prelim[20].CLK
clk => E_src1_prelim[21].CLK
clk => E_src1_prelim[22].CLK
clk => E_src1_prelim[23].CLK
clk => E_src1_prelim[24].CLK
clk => E_src1_prelim[25].CLK
clk => E_src1_prelim[26].CLK
clk => E_src1_prelim[27].CLK
clk => E_src1_prelim[28].CLK
clk => E_src1_prelim[29].CLK
clk => E_src1_prelim[30].CLK
clk => E_src1_prelim[31].CLK
clk => E_src2_hazard_M.CLK
clk => E_src1_hazard_M.CLK
clk => W_valid.CLK
clk => W_iw[0].CLK
clk => W_iw[1].CLK
clk => W_iw[2].CLK
clk => W_iw[3].CLK
clk => W_iw[4].CLK
clk => W_iw[5].CLK
clk => W_iw[6].CLK
clk => W_iw[7].CLK
clk => W_iw[8].CLK
clk => W_iw[9].CLK
clk => W_iw[10].CLK
clk => W_iw[11].CLK
clk => W_iw[12].CLK
clk => W_iw[13].CLK
clk => W_iw[14].CLK
clk => W_iw[15].CLK
clk => W_iw[16].CLK
clk => W_iw[17].CLK
clk => W_iw[18].CLK
clk => W_iw[19].CLK
clk => W_iw[20].CLK
clk => W_iw[21].CLK
clk => W_iw[22].CLK
clk => W_iw[23].CLK
clk => W_iw[24].CLK
clk => W_iw[25].CLK
clk => W_iw[26].CLK
clk => W_iw[27].CLK
clk => W_iw[28].CLK
clk => W_iw[29].CLK
clk => W_iw[30].CLK
clk => W_iw[31].CLK
clk => W_dst_regnum[0].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[4].CLK
clk => W_wr_dst_reg.CLK
clk => W_wr_data[0].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[31].CLK
clk => av_ld_or_div_done.CLK
clk => av_ld_data_aligned_or_div[0].CLK
clk => av_ld_data_aligned_or_div[1].CLK
clk => av_ld_data_aligned_or_div[2].CLK
clk => av_ld_data_aligned_or_div[3].CLK
clk => av_ld_data_aligned_or_div[4].CLK
clk => av_ld_data_aligned_or_div[5].CLK
clk => av_ld_data_aligned_or_div[6].CLK
clk => av_ld_data_aligned_or_div[7].CLK
clk => av_ld_data_aligned_or_div[8].CLK
clk => av_ld_data_aligned_or_div[9].CLK
clk => av_ld_data_aligned_or_div[10].CLK
clk => av_ld_data_aligned_or_div[11].CLK
clk => av_ld_data_aligned_or_div[12].CLK
clk => av_ld_data_aligned_or_div[13].CLK
clk => av_ld_data_aligned_or_div[14].CLK
clk => av_ld_data_aligned_or_div[15].CLK
clk => av_ld_data_aligned_or_div[16].CLK
clk => av_ld_data_aligned_or_div[17].CLK
clk => av_ld_data_aligned_or_div[18].CLK
clk => av_ld_data_aligned_or_div[19].CLK
clk => av_ld_data_aligned_or_div[20].CLK
clk => av_ld_data_aligned_or_div[21].CLK
clk => av_ld_data_aligned_or_div[22].CLK
clk => av_ld_data_aligned_or_div[23].CLK
clk => av_ld_data_aligned_or_div[24].CLK
clk => av_ld_data_aligned_or_div[25].CLK
clk => av_ld_data_aligned_or_div[26].CLK
clk => av_ld_data_aligned_or_div[27].CLK
clk => av_ld_data_aligned_or_div[28].CLK
clk => av_ld_data_aligned_or_div[29].CLK
clk => av_ld_data_aligned_or_div[30].CLK
clk => av_ld_data_aligned_or_div[31].CLK
clk => M_pipe_flush_waddr[0].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush.CLK
clk => M_wr_dst_reg.CLK
clk => M_cmp_result.CLK
clk => M_dst_regnum[0].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[4].CLK
clk => M_st_data[0].CLK
clk => M_st_data[1].CLK
clk => M_st_data[2].CLK
clk => M_st_data[3].CLK
clk => M_st_data[4].CLK
clk => M_st_data[5].CLK
clk => M_st_data[6].CLK
clk => M_st_data[7].CLK
clk => M_st_data[8].CLK
clk => M_st_data[9].CLK
clk => M_st_data[10].CLK
clk => M_st_data[11].CLK
clk => M_st_data[12].CLK
clk => M_st_data[13].CLK
clk => M_st_data[14].CLK
clk => M_st_data[15].CLK
clk => M_st_data[16].CLK
clk => M_st_data[17].CLK
clk => M_st_data[18].CLK
clk => M_st_data[19].CLK
clk => M_st_data[20].CLK
clk => M_st_data[21].CLK
clk => M_st_data[22].CLK
clk => M_st_data[23].CLK
clk => M_st_data[24].CLK
clk => M_st_data[25].CLK
clk => M_st_data[26].CLK
clk => M_st_data[27].CLK
clk => M_st_data[28].CLK
clk => M_st_data[29].CLK
clk => M_st_data[30].CLK
clk => M_st_data[31].CLK
clk => M_alu_result[0].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[31].CLK
clk => M_mem_byte_en[0].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[3].CLK
clk => M_iw[0].CLK
clk => M_iw[1].CLK
clk => M_iw[2].CLK
clk => M_iw[3].CLK
clk => M_iw[4].CLK
clk => M_iw[5].CLK
clk => M_iw[6].CLK
clk => M_iw[7].CLK
clk => M_iw[8].CLK
clk => M_iw[9].CLK
clk => M_iw[10].CLK
clk => M_iw[11].CLK
clk => M_iw[12].CLK
clk => M_iw[13].CLK
clk => M_iw[14].CLK
clk => M_iw[15].CLK
clk => M_iw[16].CLK
clk => M_iw[17].CLK
clk => M_iw[18].CLK
clk => M_iw[19].CLK
clk => M_iw[20].CLK
clk => M_iw[21].CLK
clk => M_iw[22].CLK
clk => M_iw[23].CLK
clk => M_iw[24].CLK
clk => M_iw[25].CLK
clk => M_iw[26].CLK
clk => M_iw[27].CLK
clk => M_iw[28].CLK
clk => M_iw[29].CLK
clk => M_iw[30].CLK
clk => M_iw[31].CLK
clk => M_valid_from_E.CLK
clk => E_pc[0].CLK
clk => E_pc[1].CLK
clk => E_pc[2].CLK
clk => E_pc[3].CLK
clk => E_pc[4].CLK
clk => E_pc[5].CLK
clk => E_pc[6].CLK
clk => E_pc[7].CLK
clk => E_pc[8].CLK
clk => E_pc[9].CLK
clk => E_pc[10].CLK
clk => E_pc[11].CLK
clk => E_pc[12].CLK
clk => E_pc[13].CLK
clk => E_pc[14].CLK
clk => E_pc[15].CLK
clk => E_extra_pc[0].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[15].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_dst_regnum[0].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[4].CLK
clk => E_iw[0].CLK
clk => E_iw[1].CLK
clk => E_iw[2].CLK
clk => E_iw[3].CLK
clk => E_iw[4].CLK
clk => E_iw[5].CLK
clk => E_iw[6].CLK
clk => E_iw[7].CLK
clk => E_iw[8].CLK
clk => E_iw[9].CLK
clk => E_iw[10].CLK
clk => E_iw[11].CLK
clk => E_iw[12].CLK
clk => E_iw[13].CLK
clk => E_iw[14].CLK
clk => E_iw[15].CLK
clk => E_iw[16].CLK
clk => E_iw[17].CLK
clk => E_iw[18].CLK
clk => E_iw[19].CLK
clk => E_iw[20].CLK
clk => E_iw[21].CLK
clk => E_iw[22].CLK
clk => E_iw[23].CLK
clk => E_iw[24].CLK
clk => E_iw[25].CLK
clk => E_iw[26].CLK
clk => E_iw[27].CLK
clk => E_iw[28].CLK
clk => E_iw[29].CLK
clk => E_iw[30].CLK
clk => E_iw[31].CLK
clk => E_valid_from_D.CLK
clk => D_pc_plus_one[0].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc[0].CLK
clk => D_pc[1].CLK
clk => D_pc[2].CLK
clk => D_pc[3].CLK
clk => D_pc[4].CLK
clk => D_pc[5].CLK
clk => D_pc[6].CLK
clk => D_pc[7].CLK
clk => D_pc[8].CLK
clk => D_pc[9].CLK
clk => D_pc[10].CLK
clk => D_pc[11].CLK
clk => D_pc[12].CLK
clk => D_pc[13].CLK
clk => D_pc[14].CLK
clk => D_pc[15].CLK
clk => D_iw[0].CLK
clk => D_iw[1].CLK
clk => D_iw[2].CLK
clk => D_iw[3].CLK
clk => D_iw[4].CLK
clk => D_iw[5].CLK
clk => D_iw[6].CLK
clk => D_iw[7].CLK
clk => D_iw[8].CLK
clk => D_iw[9].CLK
clk => D_iw[10].CLK
clk => D_iw[11].CLK
clk => D_iw[12].CLK
clk => D_iw[13].CLK
clk => D_iw[14].CLK
clk => D_iw[15].CLK
clk => D_iw[16].CLK
clk => D_iw[17].CLK
clk => D_iw[18].CLK
clk => D_iw[19].CLK
clk => D_iw[20].CLK
clk => D_iw[21].CLK
clk => D_iw[22].CLK
clk => D_iw[23].CLK
clk => D_iw[24].CLK
clk => D_iw[25].CLK
clk => D_iw[26].CLK
clk => D_iw[27].CLK
clk => D_iw[28].CLK
clk => D_iw[29].CLK
clk => D_iw[30].CLK
clk => D_iw[31].CLK
clk => W_pcb[0].CLK
clk => W_pcb[1].CLK
clk => W_pcb[2].CLK
clk => W_pcb[3].CLK
clk => W_pcb[4].CLK
clk => W_pcb[5].CLK
clk => W_pcb[6].CLK
clk => W_pcb[7].CLK
clk => W_pcb[8].CLK
clk => W_pcb[9].CLK
clk => W_pcb[10].CLK
clk => W_pcb[11].CLK
clk => W_pcb[12].CLK
clk => W_pcb[13].CLK
clk => W_pcb[14].CLK
clk => W_pcb[15].CLK
clk => W_pcb[16].CLK
clk => W_pcb[17].CLK
clk => M_pcb[0].CLK
clk => M_pcb[1].CLK
clk => M_pcb[2].CLK
clk => M_pcb[3].CLK
clk => M_pcb[4].CLK
clk => M_pcb[5].CLK
clk => M_pcb[6].CLK
clk => M_pcb[7].CLK
clk => M_pcb[8].CLK
clk => M_pcb[9].CLK
clk => M_pcb[10].CLK
clk => M_pcb[11].CLK
clk => M_pcb[12].CLK
clk => M_pcb[13].CLK
clk => M_pcb[14].CLK
clk => M_pcb[15].CLK
clk => M_pcb[16].CLK
clk => M_pcb[17].CLK
clk => E_pcb[0].CLK
clk => E_pcb[1].CLK
clk => E_pcb[2].CLK
clk => E_pcb[3].CLK
clk => E_pcb[4].CLK
clk => E_pcb[5].CLK
clk => E_pcb[6].CLK
clk => E_pcb[7].CLK
clk => E_pcb[8].CLK
clk => E_pcb[9].CLK
clk => E_pcb[10].CLK
clk => E_pcb[11].CLK
clk => E_pcb[12].CLK
clk => E_pcb[13].CLK
clk => E_pcb[14].CLK
clk => E_pcb[15].CLK
clk => E_pcb[16].CLK
clk => E_pcb[17].CLK
clk => internal_i_read.CLK
clk => i_readdatavalid_d1.CLK
clk => i_readdata_d1[0].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[31].CLK
clk => ic_fill_dp_offset[0].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_tag[6].CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_active.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => D_ic_fill_starting_d1.CLK
clk => ic_fill_ap_cnt[0].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_tag_clr_valid_bits.CLK
clk => reset_d1.CLK
clk => F_pc[0].CLK
clk => F_pc[1].CLK
clk => F_pc[2].CLK
clk => F_pc[3].CLK
clk => F_pc[4].CLK
clk => F_pc[5].CLK
clk => F_pc[6].CLK
clk => F_pc[7].CLK
clk => F_pc[8].CLK
clk => F_pc[9].CLK
clk => F_pc[10].CLK
clk => F_pc[11].CLK
clk => F_pc[12].CLK
clk => F_pc[13].CLK
clk => F_pc[14].CLK
clk => F_pc[15].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_kill.CLK
clk => D_issue.CLK
clk => D_inst_ram_hit.CLK
clk => cpu_ic_data_module:cpu_ic_data.clock
clk => cpu_ic_tag_module:cpu_ic_tag.clock
clk => cpu_register_bank_a_module:cpu_register_bank_a.clock
clk => cpu_register_bank_b_module:cpu_register_bank_b.clock
d_irq[0] => M_ipending_reg_nxt.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => M_ipending_reg_nxt.IN1
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => M_ipending_reg_nxt.IN1
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_waitrequest => d_read_nxt.IN1
d_waitrequest => M_st_stall.IN1
d_waitrequest => av_ld_data_transfer.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => cpu_test_bench:the_cpu_test_bench.i_readdatavalid
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_reset => cpu_nios2_oci:the_cpu_nios2_oci.reset
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => M_alu_result[0].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_write.ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_tag[6].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => internal_i_read.ACLR
reset_n => D_inst_ram_hit.ACLR
reset_n => D_issue.ACLR
reset_n => D_kill.ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => reset_d1.PRESET
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => ic_fill_active.ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => M_valid_from_E.ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_cmp_result.ACLR
reset_n => M_wr_dst_reg.PRESET
reset_n => M_pipe_flush.PRESET
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].ACLR
reset_n => M_pipe_flush_waddr[10].ACLR
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].PRESET
reset_n => M_pipe_flush_waddr[15].ACLR
reset_n => av_ld_data_aligned_or_div[0].ACLR
reset_n => av_ld_data_aligned_or_div[1].ACLR
reset_n => av_ld_data_aligned_or_div[2].ACLR
reset_n => av_ld_data_aligned_or_div[3].ACLR
reset_n => av_ld_data_aligned_or_div[4].ACLR
reset_n => av_ld_data_aligned_or_div[5].ACLR
reset_n => av_ld_data_aligned_or_div[6].ACLR
reset_n => av_ld_data_aligned_or_div[7].ACLR
reset_n => av_ld_data_aligned_or_div[8].ACLR
reset_n => av_ld_data_aligned_or_div[9].ACLR
reset_n => av_ld_data_aligned_or_div[10].ACLR
reset_n => av_ld_data_aligned_or_div[11].ACLR
reset_n => av_ld_data_aligned_or_div[12].ACLR
reset_n => av_ld_data_aligned_or_div[13].ACLR
reset_n => av_ld_data_aligned_or_div[14].ACLR
reset_n => av_ld_data_aligned_or_div[15].ACLR
reset_n => av_ld_data_aligned_or_div[16].ACLR
reset_n => av_ld_data_aligned_or_div[17].ACLR
reset_n => av_ld_data_aligned_or_div[18].ACLR
reset_n => av_ld_data_aligned_or_div[19].ACLR
reset_n => av_ld_data_aligned_or_div[20].ACLR
reset_n => av_ld_data_aligned_or_div[21].ACLR
reset_n => av_ld_data_aligned_or_div[22].ACLR
reset_n => av_ld_data_aligned_or_div[23].ACLR
reset_n => av_ld_data_aligned_or_div[24].ACLR
reset_n => av_ld_data_aligned_or_div[25].ACLR
reset_n => av_ld_data_aligned_or_div[26].ACLR
reset_n => av_ld_data_aligned_or_div[27].ACLR
reset_n => av_ld_data_aligned_or_div[28].ACLR
reset_n => av_ld_data_aligned_or_div[29].ACLR
reset_n => av_ld_data_aligned_or_div[30].ACLR
reset_n => av_ld_data_aligned_or_div[31].ACLR
reset_n => av_ld_or_div_done.ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_valid.ACLR
reset_n => E_src1_hazard_M.ACLR
reset_n => E_src2_hazard_M.ACLR
reset_n => E_src1_prelim[0].ACLR
reset_n => E_src1_prelim[1].ACLR
reset_n => E_src1_prelim[2].ACLR
reset_n => E_src1_prelim[3].ACLR
reset_n => E_src1_prelim[4].ACLR
reset_n => E_src1_prelim[5].ACLR
reset_n => E_src1_prelim[6].ACLR
reset_n => E_src1_prelim[7].ACLR
reset_n => E_src1_prelim[8].ACLR
reset_n => E_src1_prelim[9].ACLR
reset_n => E_src1_prelim[10].ACLR
reset_n => E_src1_prelim[11].ACLR
reset_n => E_src1_prelim[12].ACLR
reset_n => E_src1_prelim[13].ACLR
reset_n => E_src1_prelim[14].ACLR
reset_n => E_src1_prelim[15].ACLR
reset_n => E_src1_prelim[16].ACLR
reset_n => E_src1_prelim[17].ACLR
reset_n => E_src1_prelim[18].ACLR
reset_n => E_src1_prelim[19].ACLR
reset_n => E_src1_prelim[20].ACLR
reset_n => E_src1_prelim[21].ACLR
reset_n => E_src1_prelim[22].ACLR
reset_n => E_src1_prelim[23].ACLR
reset_n => E_src1_prelim[24].ACLR
reset_n => E_src1_prelim[25].ACLR
reset_n => E_src1_prelim[26].ACLR
reset_n => E_src1_prelim[27].ACLR
reset_n => E_src1_prelim[28].ACLR
reset_n => E_src1_prelim[29].ACLR
reset_n => E_src1_prelim[30].ACLR
reset_n => E_src1_prelim[31].ACLR
reset_n => E_src2_prelim[0].ACLR
reset_n => E_src2_prelim[1].ACLR
reset_n => E_src2_prelim[2].ACLR
reset_n => E_src2_prelim[3].ACLR
reset_n => E_src2_prelim[4].ACLR
reset_n => E_src2_prelim[5].ACLR
reset_n => E_src2_prelim[6].ACLR
reset_n => E_src2_prelim[7].ACLR
reset_n => E_src2_prelim[8].ACLR
reset_n => E_src2_prelim[9].ACLR
reset_n => E_src2_prelim[10].ACLR
reset_n => E_src2_prelim[11].ACLR
reset_n => E_src2_prelim[12].ACLR
reset_n => E_src2_prelim[13].ACLR
reset_n => E_src2_prelim[14].ACLR
reset_n => E_src2_prelim[15].ACLR
reset_n => E_src2_prelim[16].ACLR
reset_n => E_src2_prelim[17].ACLR
reset_n => E_src2_prelim[18].ACLR
reset_n => E_src2_prelim[19].ACLR
reset_n => E_src2_prelim[20].ACLR
reset_n => E_src2_prelim[21].ACLR
reset_n => E_src2_prelim[22].ACLR
reset_n => E_src2_prelim[23].ACLR
reset_n => E_src2_prelim[24].ACLR
reset_n => E_src2_prelim[25].ACLR
reset_n => E_src2_prelim[26].ACLR
reset_n => E_src2_prelim[27].ACLR
reset_n => E_src2_prelim[28].ACLR
reset_n => E_src2_prelim[29].ACLR
reset_n => E_src2_prelim[30].ACLR
reset_n => E_src2_prelim[31].ACLR
reset_n => E_src2_imm[0].ACLR
reset_n => E_src2_imm[1].ACLR
reset_n => E_src2_imm[2].ACLR
reset_n => E_src2_imm[3].ACLR
reset_n => E_src2_imm[4].ACLR
reset_n => E_src2_imm[5].ACLR
reset_n => E_src2_imm[6].ACLR
reset_n => E_src2_imm[7].ACLR
reset_n => E_src2_imm[8].ACLR
reset_n => E_src2_imm[9].ACLR
reset_n => E_src2_imm[10].ACLR
reset_n => E_src2_imm[11].ACLR
reset_n => E_src2_imm[12].ACLR
reset_n => E_src2_imm[13].ACLR
reset_n => E_src2_imm[14].ACLR
reset_n => E_src2_imm[15].ACLR
reset_n => E_src2_imm[16].ACLR
reset_n => E_src2_imm[17].ACLR
reset_n => E_src2_imm[18].ACLR
reset_n => E_src2_imm[19].ACLR
reset_n => E_src2_imm[20].ACLR
reset_n => E_src2_imm[21].ACLR
reset_n => E_src2_imm[22].ACLR
reset_n => E_src2_imm[23].ACLR
reset_n => E_src2_imm[24].ACLR
reset_n => E_src2_imm[25].ACLR
reset_n => E_src2_imm[26].ACLR
reset_n => E_src2_imm[27].ACLR
reset_n => E_src2_imm[28].ACLR
reset_n => E_src2_imm[29].ACLR
reset_n => E_src2_imm[30].ACLR
reset_n => E_src2_imm[31].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => E_control_rd_data_base_regs[0].ACLR
reset_n => E_control_rd_data_base_regs[1].ACLR
reset_n => E_control_rd_data_base_regs[2].ACLR
reset_n => E_control_rd_data_base_regs[3].ACLR
reset_n => E_control_rd_data_base_regs[4].ACLR
reset_n => E_control_rd_data_base_regs[5].ACLR
reset_n => E_control_rd_data_base_regs[6].ACLR
reset_n => E_control_rd_data_base_regs[7].ACLR
reset_n => E_control_rd_data_base_regs[8].ACLR
reset_n => E_control_rd_data_base_regs[9].ACLR
reset_n => E_control_rd_data_base_regs[10].ACLR
reset_n => E_control_rd_data_base_regs[11].ACLR
reset_n => E_control_rd_data_base_regs[12].ACLR
reset_n => E_control_rd_data_base_regs[13].ACLR
reset_n => E_control_rd_data_base_regs[14].ACLR
reset_n => E_control_rd_data_base_regs[15].ACLR
reset_n => E_control_rd_data_base_regs[16].ACLR
reset_n => M_status_reg_pie.ACLR
reset_n => M_estatus_reg.ACLR
reset_n => M_bstatus_reg.ACLR
reset_n => M_ienable_reg[0].ACLR
reset_n => M_ienable_reg[1].ACLR
reset_n => M_ienable_reg[2].ACLR
reset_n => M_ienable_reg[3].ACLR
reset_n => M_ienable_reg[4].ACLR
reset_n => M_ienable_reg[5].ACLR
reset_n => M_ienable_reg[6].ACLR
reset_n => M_ienable_reg[7].ACLR
reset_n => M_ienable_reg[8].ACLR
reset_n => M_ienable_reg[9].ACLR
reset_n => M_ienable_reg[10].ACLR
reset_n => M_ienable_reg[11].ACLR
reset_n => M_ienable_reg[12].ACLR
reset_n => M_ienable_reg[13].ACLR
reset_n => M_ienable_reg[14].ACLR
reset_n => M_ienable_reg[15].ACLR
reset_n => M_ienable_reg[16].ACLR
reset_n => M_ienable_reg[17].ACLR
reset_n => M_ienable_reg[18].ACLR
reset_n => M_ienable_reg[19].ACLR
reset_n => M_ienable_reg[20].ACLR
reset_n => M_ienable_reg[21].ACLR
reset_n => M_ienable_reg[22].ACLR
reset_n => M_ienable_reg[23].ACLR
reset_n => M_ienable_reg[24].ACLR
reset_n => M_ienable_reg[25].ACLR
reset_n => M_ienable_reg[26].ACLR
reset_n => M_ienable_reg[27].ACLR
reset_n => M_ienable_reg[28].ACLR
reset_n => M_ienable_reg[29].ACLR
reset_n => M_ienable_reg[30].ACLR
reset_n => M_ienable_reg[31].ACLR
reset_n => M_ipending_reg[0].ACLR
reset_n => M_ipending_reg[1].ACLR
reset_n => M_ipending_reg[2].ACLR
reset_n => M_ipending_reg[3].ACLR
reset_n => M_ipending_reg[4].ACLR
reset_n => M_ipending_reg[5].ACLR
reset_n => M_ipending_reg[6].ACLR
reset_n => M_ipending_reg[7].ACLR
reset_n => M_ipending_reg[8].ACLR
reset_n => M_ipending_reg[9].ACLR
reset_n => M_ipending_reg[10].ACLR
reset_n => M_ipending_reg[11].ACLR
reset_n => M_ipending_reg[12].ACLR
reset_n => M_ipending_reg[13].ACLR
reset_n => M_ipending_reg[14].ACLR
reset_n => M_ipending_reg[15].ACLR
reset_n => M_ipending_reg[16].ACLR
reset_n => M_ipending_reg[17].ACLR
reset_n => M_ipending_reg[18].ACLR
reset_n => M_ipending_reg[19].ACLR
reset_n => M_ipending_reg[20].ACLR
reset_n => M_ipending_reg[21].ACLR
reset_n => M_ipending_reg[22].ACLR
reset_n => M_ipending_reg[23].ACLR
reset_n => M_ipending_reg[24].ACLR
reset_n => M_ipending_reg[25].ACLR
reset_n => M_ipending_reg[26].ACLR
reset_n => M_ipending_reg[27].ACLR
reset_n => M_ipending_reg[28].ACLR
reset_n => M_ipending_reg[29].ACLR
reset_n => M_ipending_reg[30].ACLR
reset_n => M_ipending_reg[31].ACLR
reset_n => hbreak_enabled.PRESET
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => M_shift_rot_result[0].ACLR
reset_n => M_shift_rot_result[1].ACLR
reset_n => M_shift_rot_result[2].ACLR
reset_n => M_shift_rot_result[3].ACLR
reset_n => M_shift_rot_result[4].ACLR
reset_n => M_shift_rot_result[5].ACLR
reset_n => M_shift_rot_result[6].ACLR
reset_n => M_shift_rot_result[7].ACLR
reset_n => M_shift_rot_result[8].ACLR
reset_n => M_shift_rot_result[9].ACLR
reset_n => M_shift_rot_result[10].ACLR
reset_n => M_shift_rot_result[11].ACLR
reset_n => M_shift_rot_result[12].ACLR
reset_n => M_shift_rot_result[13].ACLR
reset_n => M_shift_rot_result[14].ACLR
reset_n => M_shift_rot_result[15].ACLR
reset_n => M_shift_rot_result[16].ACLR
reset_n => M_shift_rot_result[17].ACLR
reset_n => M_shift_rot_result[18].ACLR
reset_n => M_shift_rot_result[19].ACLR
reset_n => M_shift_rot_result[20].ACLR
reset_n => M_shift_rot_result[21].ACLR
reset_n => M_shift_rot_result[22].ACLR
reset_n => M_shift_rot_result[23].ACLR
reset_n => M_shift_rot_result[24].ACLR
reset_n => M_shift_rot_result[25].ACLR
reset_n => M_shift_rot_result[26].ACLR
reset_n => M_shift_rot_result[27].ACLR
reset_n => M_shift_rot_result[28].ACLR
reset_n => M_shift_rot_result[29].ACLR
reset_n => M_shift_rot_result[30].ACLR
reset_n => M_shift_rot_result[31].ACLR
reset_n => M_shift_rot_cnt[0].ACLR
reset_n => M_shift_rot_cnt[1].ACLR
reset_n => M_shift_rot_cnt[2].ACLR
reset_n => M_shift_rot_cnt[3].ACLR
reset_n => M_shift_rot_cnt[4].ACLR
reset_n => M_shift_rot_stall.ACLR
reset_n => E_ctrl_src2_choose_imm.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => E_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => E_ctrl_alu_signed_cmp.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_dst_data_sel_cmp.ACLR
reset_n => E_ctrl_dst_data_sel_logic_result.ACLR
reset_n => E_ctrl_dst_data_sel_pc_plus_one.ACLR
reset_n => E_ctrl_wrctl_inst.ACLR
reset_n => E_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_ld.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => E_ctrl_ld_signed.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => E_ctrl_ld_non_io.ACLR
reset_n => M_ctrl_ld_non_io.ACLR
reset_n => E_ctrl_st.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => M_ctrl_shift_rot.ACLR
reset_n => E_ctrl_rot_right.ACLR
reset_n => M_ctrl_rot_right.ACLR
reset_n => E_ctrl_shift_logical.ACLR
reset_n => M_ctrl_shift_logical.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => M_ctrl_shift_rot_right.ACLR
d_address[0] <= M_alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= M_alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= M_alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= M_alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= M_alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= M_alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= M_alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= M_alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= M_alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= M_alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= M_alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= M_alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= M_alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= M_alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= M_alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= M_alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= M_alu_result[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= M_alu_result[17].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= M_mem_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= M_mem_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= M_mem_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= M_mem_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= ic_fill_ap_offset[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= ic_fill_ap_offset[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= ic_fill_ap_offset[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_tag[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_tag[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_tag[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= ic_fill_tag[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= ic_fill_tag[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= ic_fill_tag[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= ic_fill_tag[6].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
E_src1[0] => E_src1_src2_fast_cmp.IN0
E_src1[1] => E_src1_src2_fast_cmp.IN0
E_src1[2] => E_src1_src2_fast_cmp.IN0
E_src1[3] => E_src1_src2_fast_cmp.IN0
E_src1[4] => E_src1_src2_fast_cmp.IN0
E_src1[5] => E_src1_src2_fast_cmp.IN0
E_src1[6] => E_src1_src2_fast_cmp.IN0
E_src1[7] => E_src1_src2_fast_cmp.IN0
E_src1[8] => E_src1_src2_fast_cmp.IN0
E_src1[9] => E_src1_src2_fast_cmp.IN0
E_src1[10] => E_src1_src2_fast_cmp.IN0
E_src1[11] => E_src1_src2_fast_cmp.IN0
E_src1[12] => E_src1_src2_fast_cmp.IN0
E_src1[13] => E_src1_src2_fast_cmp.IN0
E_src1[14] => E_src1_src2_fast_cmp.IN0
E_src1[15] => E_src1_src2_fast_cmp.IN0
E_src1[16] => E_src1_src2_fast_cmp.IN0
E_src1[17] => E_src1_src2_fast_cmp.IN0
E_src1[18] => E_src1_src2_fast_cmp.IN0
E_src1[19] => E_src1_src2_fast_cmp.IN0
E_src1[20] => E_src1_src2_fast_cmp.IN0
E_src1[21] => E_src1_src2_fast_cmp.IN0
E_src1[22] => E_src1_src2_fast_cmp.IN0
E_src1[23] => E_src1_src2_fast_cmp.IN0
E_src1[24] => E_src1_src2_fast_cmp.IN0
E_src1[25] => E_src1_src2_fast_cmp.IN0
E_src1[26] => E_src1_src2_fast_cmp.IN0
E_src1[27] => E_src1_src2_fast_cmp.IN0
E_src1[28] => E_src1_src2_fast_cmp.IN0
E_src1[29] => E_src1_src2_fast_cmp.IN0
E_src1[30] => E_src1_src2_fast_cmp.IN0
E_src1[31] => E_src1_src2_fast_cmp.IN0
E_src2[0] => E_src1_src2_fast_cmp.IN1
E_src2[1] => E_src1_src2_fast_cmp.IN1
E_src2[2] => E_src1_src2_fast_cmp.IN1
E_src2[3] => E_src1_src2_fast_cmp.IN1
E_src2[4] => E_src1_src2_fast_cmp.IN1
E_src2[5] => E_src1_src2_fast_cmp.IN1
E_src2[6] => E_src1_src2_fast_cmp.IN1
E_src2[7] => E_src1_src2_fast_cmp.IN1
E_src2[8] => E_src1_src2_fast_cmp.IN1
E_src2[9] => E_src1_src2_fast_cmp.IN1
E_src2[10] => E_src1_src2_fast_cmp.IN1
E_src2[11] => E_src1_src2_fast_cmp.IN1
E_src2[12] => E_src1_src2_fast_cmp.IN1
E_src2[13] => E_src1_src2_fast_cmp.IN1
E_src2[14] => E_src1_src2_fast_cmp.IN1
E_src2[15] => E_src1_src2_fast_cmp.IN1
E_src2[16] => E_src1_src2_fast_cmp.IN1
E_src2[17] => E_src1_src2_fast_cmp.IN1
E_src2[18] => E_src1_src2_fast_cmp.IN1
E_src2[19] => E_src1_src2_fast_cmp.IN1
E_src2[20] => E_src1_src2_fast_cmp.IN1
E_src2[21] => E_src1_src2_fast_cmp.IN1
E_src2[22] => E_src1_src2_fast_cmp.IN1
E_src2[23] => E_src1_src2_fast_cmp.IN1
E_src2[24] => E_src1_src2_fast_cmp.IN1
E_src2[25] => E_src1_src2_fast_cmp.IN1
E_src2[26] => E_src1_src2_fast_cmp.IN1
E_src2[27] => E_src1_src2_fast_cmp.IN1
E_src2[28] => E_src1_src2_fast_cmp.IN1
E_src2[29] => E_src1_src2_fast_cmp.IN1
E_src2[30] => E_src1_src2_fast_cmp.IN1
E_src2[31] => E_src1_src2_fast_cmp.IN1
E_valid => ~NO_FANOUT~
M_bstatus_reg => ~NO_FANOUT~
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_ctrl_ld_non_io => ~NO_FANOUT~
M_dst_regnum[0] => ~NO_FANOUT~
M_dst_regnum[1] => ~NO_FANOUT~
M_dst_regnum[2] => ~NO_FANOUT~
M_dst_regnum[3] => ~NO_FANOUT~
M_dst_regnum[4] => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_estatus_reg => ~NO_FANOUT~
M_ienable_reg[0] => ~NO_FANOUT~
M_ienable_reg[1] => ~NO_FANOUT~
M_ienable_reg[2] => ~NO_FANOUT~
M_ienable_reg[3] => ~NO_FANOUT~
M_ienable_reg[4] => ~NO_FANOUT~
M_ienable_reg[5] => ~NO_FANOUT~
M_ienable_reg[6] => ~NO_FANOUT~
M_ienable_reg[7] => ~NO_FANOUT~
M_ienable_reg[8] => ~NO_FANOUT~
M_ienable_reg[9] => ~NO_FANOUT~
M_ienable_reg[10] => ~NO_FANOUT~
M_ienable_reg[11] => ~NO_FANOUT~
M_ienable_reg[12] => ~NO_FANOUT~
M_ienable_reg[13] => ~NO_FANOUT~
M_ienable_reg[14] => ~NO_FANOUT~
M_ienable_reg[15] => ~NO_FANOUT~
M_ienable_reg[16] => ~NO_FANOUT~
M_ienable_reg[17] => ~NO_FANOUT~
M_ienable_reg[18] => ~NO_FANOUT~
M_ienable_reg[19] => ~NO_FANOUT~
M_ienable_reg[20] => ~NO_FANOUT~
M_ienable_reg[21] => ~NO_FANOUT~
M_ienable_reg[22] => ~NO_FANOUT~
M_ienable_reg[23] => ~NO_FANOUT~
M_ienable_reg[24] => ~NO_FANOUT~
M_ienable_reg[25] => ~NO_FANOUT~
M_ienable_reg[26] => ~NO_FANOUT~
M_ienable_reg[27] => ~NO_FANOUT~
M_ienable_reg[28] => ~NO_FANOUT~
M_ienable_reg[29] => ~NO_FANOUT~
M_ienable_reg[30] => ~NO_FANOUT~
M_ienable_reg[31] => ~NO_FANOUT~
M_ipending_reg[0] => ~NO_FANOUT~
M_ipending_reg[1] => ~NO_FANOUT~
M_ipending_reg[2] => ~NO_FANOUT~
M_ipending_reg[3] => ~NO_FANOUT~
M_ipending_reg[4] => ~NO_FANOUT~
M_ipending_reg[5] => ~NO_FANOUT~
M_ipending_reg[6] => ~NO_FANOUT~
M_ipending_reg[7] => ~NO_FANOUT~
M_ipending_reg[8] => ~NO_FANOUT~
M_ipending_reg[9] => ~NO_FANOUT~
M_ipending_reg[10] => ~NO_FANOUT~
M_ipending_reg[11] => ~NO_FANOUT~
M_ipending_reg[12] => ~NO_FANOUT~
M_ipending_reg[13] => ~NO_FANOUT~
M_ipending_reg[14] => ~NO_FANOUT~
M_ipending_reg[15] => ~NO_FANOUT~
M_ipending_reg[16] => ~NO_FANOUT~
M_ipending_reg[17] => ~NO_FANOUT~
M_ipending_reg[18] => ~NO_FANOUT~
M_ipending_reg[19] => ~NO_FANOUT~
M_ipending_reg[20] => ~NO_FANOUT~
M_ipending_reg[21] => ~NO_FANOUT~
M_ipending_reg[22] => ~NO_FANOUT~
M_ipending_reg[23] => ~NO_FANOUT~
M_ipending_reg[24] => ~NO_FANOUT~
M_ipending_reg[25] => ~NO_FANOUT~
M_ipending_reg[26] => ~NO_FANOUT~
M_ipending_reg[27] => ~NO_FANOUT~
M_ipending_reg[28] => ~NO_FANOUT~
M_ipending_reg[29] => ~NO_FANOUT~
M_ipending_reg[30] => ~NO_FANOUT~
M_ipending_reg[31] => ~NO_FANOUT~
M_iw[0] => ~NO_FANOUT~
M_iw[1] => ~NO_FANOUT~
M_iw[2] => ~NO_FANOUT~
M_iw[3] => ~NO_FANOUT~
M_iw[4] => ~NO_FANOUT~
M_iw[5] => ~NO_FANOUT~
M_iw[6] => ~NO_FANOUT~
M_iw[7] => ~NO_FANOUT~
M_iw[8] => ~NO_FANOUT~
M_iw[9] => ~NO_FANOUT~
M_iw[10] => ~NO_FANOUT~
M_iw[11] => ~NO_FANOUT~
M_iw[12] => ~NO_FANOUT~
M_iw[13] => ~NO_FANOUT~
M_iw[14] => ~NO_FANOUT~
M_iw[15] => ~NO_FANOUT~
M_iw[16] => ~NO_FANOUT~
M_iw[17] => ~NO_FANOUT~
M_iw[18] => ~NO_FANOUT~
M_iw[19] => ~NO_FANOUT~
M_iw[20] => ~NO_FANOUT~
M_iw[21] => ~NO_FANOUT~
M_iw[22] => ~NO_FANOUT~
M_iw[23] => ~NO_FANOUT~
M_iw[24] => ~NO_FANOUT~
M_iw[25] => ~NO_FANOUT~
M_iw[26] => ~NO_FANOUT~
M_iw[27] => ~NO_FANOUT~
M_iw[28] => ~NO_FANOUT~
M_iw[29] => ~NO_FANOUT~
M_iw[30] => ~NO_FANOUT~
M_iw[31] => ~NO_FANOUT~
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_byte_en[0] => ~NO_FANOUT~
M_mem_byte_en[1] => ~NO_FANOUT~
M_mem_byte_en[2] => ~NO_FANOUT~
M_mem_byte_en[3] => ~NO_FANOUT~
M_op_hbreak => ~NO_FANOUT~
M_op_intr => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_pcb[14] => ~NO_FANOUT~
M_pcb[15] => ~NO_FANOUT~
M_pcb[16] => ~NO_FANOUT~
M_pcb[17] => ~NO_FANOUT~
M_st_data[0] => ~NO_FANOUT~
M_st_data[1] => ~NO_FANOUT~
M_st_data[2] => ~NO_FANOUT~
M_st_data[3] => ~NO_FANOUT~
M_st_data[4] => ~NO_FANOUT~
M_st_data[5] => ~NO_FANOUT~
M_st_data[6] => ~NO_FANOUT~
M_st_data[7] => ~NO_FANOUT~
M_st_data[8] => ~NO_FANOUT~
M_st_data[9] => ~NO_FANOUT~
M_st_data[10] => ~NO_FANOUT~
M_st_data[11] => ~NO_FANOUT~
M_st_data[12] => ~NO_FANOUT~
M_st_data[13] => ~NO_FANOUT~
M_st_data[14] => ~NO_FANOUT~
M_st_data[15] => ~NO_FANOUT~
M_st_data[16] => ~NO_FANOUT~
M_st_data[17] => ~NO_FANOUT~
M_st_data[18] => ~NO_FANOUT~
M_st_data[19] => ~NO_FANOUT~
M_st_data[20] => ~NO_FANOUT~
M_st_data[21] => ~NO_FANOUT~
M_st_data[22] => ~NO_FANOUT~
M_st_data[23] => ~NO_FANOUT~
M_st_data[24] => ~NO_FANOUT~
M_st_data[25] => ~NO_FANOUT~
M_st_data[26] => ~NO_FANOUT~
M_st_data[27] => ~NO_FANOUT~
M_st_data[28] => ~NO_FANOUT~
M_st_data[29] => ~NO_FANOUT~
M_st_data[30] => ~NO_FANOUT~
M_st_data[31] => ~NO_FANOUT~
M_status_reg => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_unfiltered[0] => M_wr_data_filtered[0].DATAIN
M_wr_data_unfiltered[1] => M_wr_data_filtered[1].DATAIN
M_wr_data_unfiltered[2] => M_wr_data_filtered[2].DATAIN
M_wr_data_unfiltered[3] => M_wr_data_filtered[3].DATAIN
M_wr_data_unfiltered[4] => M_wr_data_filtered[4].DATAIN
M_wr_data_unfiltered[5] => M_wr_data_filtered[5].DATAIN
M_wr_data_unfiltered[6] => M_wr_data_filtered[6].DATAIN
M_wr_data_unfiltered[7] => M_wr_data_filtered[7].DATAIN
M_wr_data_unfiltered[8] => M_wr_data_filtered[8].DATAIN
M_wr_data_unfiltered[9] => M_wr_data_filtered[9].DATAIN
M_wr_data_unfiltered[10] => M_wr_data_filtered[10].DATAIN
M_wr_data_unfiltered[11] => M_wr_data_filtered[11].DATAIN
M_wr_data_unfiltered[12] => M_wr_data_filtered[12].DATAIN
M_wr_data_unfiltered[13] => M_wr_data_filtered[13].DATAIN
M_wr_data_unfiltered[14] => M_wr_data_filtered[14].DATAIN
M_wr_data_unfiltered[15] => M_wr_data_filtered[15].DATAIN
M_wr_data_unfiltered[16] => M_wr_data_filtered[16].DATAIN
M_wr_data_unfiltered[17] => M_wr_data_filtered[17].DATAIN
M_wr_data_unfiltered[18] => M_wr_data_filtered[18].DATAIN
M_wr_data_unfiltered[19] => M_wr_data_filtered[19].DATAIN
M_wr_data_unfiltered[20] => M_wr_data_filtered[20].DATAIN
M_wr_data_unfiltered[21] => M_wr_data_filtered[21].DATAIN
M_wr_data_unfiltered[22] => M_wr_data_filtered[22].DATAIN
M_wr_data_unfiltered[23] => M_wr_data_filtered[23].DATAIN
M_wr_data_unfiltered[24] => M_wr_data_filtered[24].DATAIN
M_wr_data_unfiltered[25] => M_wr_data_filtered[25].DATAIN
M_wr_data_unfiltered[26] => M_wr_data_filtered[26].DATAIN
M_wr_data_unfiltered[27] => M_wr_data_filtered[27].DATAIN
M_wr_data_unfiltered[28] => M_wr_data_filtered[28].DATAIN
M_wr_data_unfiltered[29] => M_wr_data_filtered[29].DATAIN
M_wr_data_unfiltered[30] => M_wr_data_filtered[30].DATAIN
M_wr_data_unfiltered[31] => M_wr_data_filtered[31].DATAIN
M_wr_dst_reg => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
E_src1_eq_src2 <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[0] <= M_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[1] <= M_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[2] <= M_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[3] <= M_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[4] <= M_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[5] <= M_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[6] <= M_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[7] <= M_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[8] <= M_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[9] <= M_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[10] <= M_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[11] <= M_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[12] <= M_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[13] <= M_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[14] <= M_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[15] <= M_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[16] <= M_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[17] <= M_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[18] <= M_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[19] <= M_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[20] <= M_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[21] <= M_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[22] <= M_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[23] <= M_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[24] <= M_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[25] <= M_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[26] <= M_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[27] <= M_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[28] <= M_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[29] <= M_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[30] <= M_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[31] <= M_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_udd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_udd1:auto_generated.rden_b
data_a[0] => altsyncram_udd1:auto_generated.data_a[0]
data_a[1] => altsyncram_udd1:auto_generated.data_a[1]
data_a[2] => altsyncram_udd1:auto_generated.data_a[2]
data_a[3] => altsyncram_udd1:auto_generated.data_a[3]
data_a[4] => altsyncram_udd1:auto_generated.data_a[4]
data_a[5] => altsyncram_udd1:auto_generated.data_a[5]
data_a[6] => altsyncram_udd1:auto_generated.data_a[6]
data_a[7] => altsyncram_udd1:auto_generated.data_a[7]
data_a[8] => altsyncram_udd1:auto_generated.data_a[8]
data_a[9] => altsyncram_udd1:auto_generated.data_a[9]
data_a[10] => altsyncram_udd1:auto_generated.data_a[10]
data_a[11] => altsyncram_udd1:auto_generated.data_a[11]
data_a[12] => altsyncram_udd1:auto_generated.data_a[12]
data_a[13] => altsyncram_udd1:auto_generated.data_a[13]
data_a[14] => altsyncram_udd1:auto_generated.data_a[14]
data_a[15] => altsyncram_udd1:auto_generated.data_a[15]
data_a[16] => altsyncram_udd1:auto_generated.data_a[16]
data_a[17] => altsyncram_udd1:auto_generated.data_a[17]
data_a[18] => altsyncram_udd1:auto_generated.data_a[18]
data_a[19] => altsyncram_udd1:auto_generated.data_a[19]
data_a[20] => altsyncram_udd1:auto_generated.data_a[20]
data_a[21] => altsyncram_udd1:auto_generated.data_a[21]
data_a[22] => altsyncram_udd1:auto_generated.data_a[22]
data_a[23] => altsyncram_udd1:auto_generated.data_a[23]
data_a[24] => altsyncram_udd1:auto_generated.data_a[24]
data_a[25] => altsyncram_udd1:auto_generated.data_a[25]
data_a[26] => altsyncram_udd1:auto_generated.data_a[26]
data_a[27] => altsyncram_udd1:auto_generated.data_a[27]
data_a[28] => altsyncram_udd1:auto_generated.data_a[28]
data_a[29] => altsyncram_udd1:auto_generated.data_a[29]
data_a[30] => altsyncram_udd1:auto_generated.data_a[30]
data_a[31] => altsyncram_udd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_udd1:auto_generated.address_a[0]
address_a[1] => altsyncram_udd1:auto_generated.address_a[1]
address_a[2] => altsyncram_udd1:auto_generated.address_a[2]
address_a[3] => altsyncram_udd1:auto_generated.address_a[3]
address_a[4] => altsyncram_udd1:auto_generated.address_a[4]
address_a[5] => altsyncram_udd1:auto_generated.address_a[5]
address_a[6] => altsyncram_udd1:auto_generated.address_a[6]
address_a[7] => altsyncram_udd1:auto_generated.address_a[7]
address_a[8] => altsyncram_udd1:auto_generated.address_a[8]
address_b[0] => altsyncram_udd1:auto_generated.address_b[0]
address_b[1] => altsyncram_udd1:auto_generated.address_b[1]
address_b[2] => altsyncram_udd1:auto_generated.address_b[2]
address_b[3] => altsyncram_udd1:auto_generated.address_b[3]
address_b[4] => altsyncram_udd1:auto_generated.address_b[4]
address_b[5] => altsyncram_udd1:auto_generated.address_b[5]
address_b[6] => altsyncram_udd1:auto_generated.address_b[6]
address_b[7] => altsyncram_udd1:auto_generated.address_b[7]
address_b[8] => altsyncram_udd1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_udd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_udd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_udd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_udd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_udd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_udd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_udd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_udd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_udd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_udd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_udd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_udd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_udd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_udd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_udd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_udd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_udd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_udd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_udd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_udd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_udd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_udd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_udd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_udd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_udd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_udd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_udd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_udd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_udd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_udd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_udd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_udd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_udd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_i2g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_i2g1:auto_generated.rden_b
data_a[0] => altsyncram_i2g1:auto_generated.data_a[0]
data_a[1] => altsyncram_i2g1:auto_generated.data_a[1]
data_a[2] => altsyncram_i2g1:auto_generated.data_a[2]
data_a[3] => altsyncram_i2g1:auto_generated.data_a[3]
data_a[4] => altsyncram_i2g1:auto_generated.data_a[4]
data_a[5] => altsyncram_i2g1:auto_generated.data_a[5]
data_a[6] => altsyncram_i2g1:auto_generated.data_a[6]
data_a[7] => altsyncram_i2g1:auto_generated.data_a[7]
data_a[8] => altsyncram_i2g1:auto_generated.data_a[8]
data_a[9] => altsyncram_i2g1:auto_generated.data_a[9]
data_a[10] => altsyncram_i2g1:auto_generated.data_a[10]
data_a[11] => altsyncram_i2g1:auto_generated.data_a[11]
data_a[12] => altsyncram_i2g1:auto_generated.data_a[12]
data_a[13] => altsyncram_i2g1:auto_generated.data_a[13]
data_a[14] => altsyncram_i2g1:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
address_a[0] => altsyncram_i2g1:auto_generated.address_a[0]
address_a[1] => altsyncram_i2g1:auto_generated.address_a[1]
address_a[2] => altsyncram_i2g1:auto_generated.address_a[2]
address_a[3] => altsyncram_i2g1:auto_generated.address_a[3]
address_a[4] => altsyncram_i2g1:auto_generated.address_a[4]
address_a[5] => altsyncram_i2g1:auto_generated.address_a[5]
address_b[0] => altsyncram_i2g1:auto_generated.address_b[0]
address_b[1] => altsyncram_i2g1:auto_generated.address_b[1]
address_b[2] => altsyncram_i2g1:auto_generated.address_b[2]
address_b[3] => altsyncram_i2g1:auto_generated.address_b[3]
address_b[4] => altsyncram_i2g1:auto_generated.address_b[4]
address_b[5] => altsyncram_i2g1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_b[0] <= altsyncram_i2g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i2g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i2g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i2g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i2g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i2g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i2g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i2g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i2g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i2g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i2g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i2g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i2g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i2g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i2g1:auto_generated.q_b[14]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_lrf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_lrf1:auto_generated.rden_b
data_a[0] => altsyncram_lrf1:auto_generated.data_a[0]
data_a[1] => altsyncram_lrf1:auto_generated.data_a[1]
data_a[2] => altsyncram_lrf1:auto_generated.data_a[2]
data_a[3] => altsyncram_lrf1:auto_generated.data_a[3]
data_a[4] => altsyncram_lrf1:auto_generated.data_a[4]
data_a[5] => altsyncram_lrf1:auto_generated.data_a[5]
data_a[6] => altsyncram_lrf1:auto_generated.data_a[6]
data_a[7] => altsyncram_lrf1:auto_generated.data_a[7]
data_a[8] => altsyncram_lrf1:auto_generated.data_a[8]
data_a[9] => altsyncram_lrf1:auto_generated.data_a[9]
data_a[10] => altsyncram_lrf1:auto_generated.data_a[10]
data_a[11] => altsyncram_lrf1:auto_generated.data_a[11]
data_a[12] => altsyncram_lrf1:auto_generated.data_a[12]
data_a[13] => altsyncram_lrf1:auto_generated.data_a[13]
data_a[14] => altsyncram_lrf1:auto_generated.data_a[14]
data_a[15] => altsyncram_lrf1:auto_generated.data_a[15]
data_a[16] => altsyncram_lrf1:auto_generated.data_a[16]
data_a[17] => altsyncram_lrf1:auto_generated.data_a[17]
data_a[18] => altsyncram_lrf1:auto_generated.data_a[18]
data_a[19] => altsyncram_lrf1:auto_generated.data_a[19]
data_a[20] => altsyncram_lrf1:auto_generated.data_a[20]
data_a[21] => altsyncram_lrf1:auto_generated.data_a[21]
data_a[22] => altsyncram_lrf1:auto_generated.data_a[22]
data_a[23] => altsyncram_lrf1:auto_generated.data_a[23]
data_a[24] => altsyncram_lrf1:auto_generated.data_a[24]
data_a[25] => altsyncram_lrf1:auto_generated.data_a[25]
data_a[26] => altsyncram_lrf1:auto_generated.data_a[26]
data_a[27] => altsyncram_lrf1:auto_generated.data_a[27]
data_a[28] => altsyncram_lrf1:auto_generated.data_a[28]
data_a[29] => altsyncram_lrf1:auto_generated.data_a[29]
data_a[30] => altsyncram_lrf1:auto_generated.data_a[30]
data_a[31] => altsyncram_lrf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lrf1:auto_generated.address_a[0]
address_a[1] => altsyncram_lrf1:auto_generated.address_a[1]
address_a[2] => altsyncram_lrf1:auto_generated.address_a[2]
address_a[3] => altsyncram_lrf1:auto_generated.address_a[3]
address_a[4] => altsyncram_lrf1:auto_generated.address_a[4]
address_b[0] => altsyncram_lrf1:auto_generated.address_b[0]
address_b[1] => altsyncram_lrf1:auto_generated.address_b[1]
address_b[2] => altsyncram_lrf1:auto_generated.address_b[2]
address_b[3] => altsyncram_lrf1:auto_generated.address_b[3]
address_b[4] => altsyncram_lrf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lrf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_lrf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_lrf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_lrf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_lrf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_lrf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_lrf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_lrf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_lrf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_lrf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_lrf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_lrf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_lrf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_lrf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_lrf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_lrf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_lrf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_lrf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_lrf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_lrf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_lrf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_lrf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_lrf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_lrf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_lrf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_lrf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_lrf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_lrf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_lrf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_lrf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_lrf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_lrf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_lrf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_mrf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_mrf1:auto_generated.rden_b
data_a[0] => altsyncram_mrf1:auto_generated.data_a[0]
data_a[1] => altsyncram_mrf1:auto_generated.data_a[1]
data_a[2] => altsyncram_mrf1:auto_generated.data_a[2]
data_a[3] => altsyncram_mrf1:auto_generated.data_a[3]
data_a[4] => altsyncram_mrf1:auto_generated.data_a[4]
data_a[5] => altsyncram_mrf1:auto_generated.data_a[5]
data_a[6] => altsyncram_mrf1:auto_generated.data_a[6]
data_a[7] => altsyncram_mrf1:auto_generated.data_a[7]
data_a[8] => altsyncram_mrf1:auto_generated.data_a[8]
data_a[9] => altsyncram_mrf1:auto_generated.data_a[9]
data_a[10] => altsyncram_mrf1:auto_generated.data_a[10]
data_a[11] => altsyncram_mrf1:auto_generated.data_a[11]
data_a[12] => altsyncram_mrf1:auto_generated.data_a[12]
data_a[13] => altsyncram_mrf1:auto_generated.data_a[13]
data_a[14] => altsyncram_mrf1:auto_generated.data_a[14]
data_a[15] => altsyncram_mrf1:auto_generated.data_a[15]
data_a[16] => altsyncram_mrf1:auto_generated.data_a[16]
data_a[17] => altsyncram_mrf1:auto_generated.data_a[17]
data_a[18] => altsyncram_mrf1:auto_generated.data_a[18]
data_a[19] => altsyncram_mrf1:auto_generated.data_a[19]
data_a[20] => altsyncram_mrf1:auto_generated.data_a[20]
data_a[21] => altsyncram_mrf1:auto_generated.data_a[21]
data_a[22] => altsyncram_mrf1:auto_generated.data_a[22]
data_a[23] => altsyncram_mrf1:auto_generated.data_a[23]
data_a[24] => altsyncram_mrf1:auto_generated.data_a[24]
data_a[25] => altsyncram_mrf1:auto_generated.data_a[25]
data_a[26] => altsyncram_mrf1:auto_generated.data_a[26]
data_a[27] => altsyncram_mrf1:auto_generated.data_a[27]
data_a[28] => altsyncram_mrf1:auto_generated.data_a[28]
data_a[29] => altsyncram_mrf1:auto_generated.data_a[29]
data_a[30] => altsyncram_mrf1:auto_generated.data_a[30]
data_a[31] => altsyncram_mrf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_mrf1:auto_generated.address_a[0]
address_a[1] => altsyncram_mrf1:auto_generated.address_a[1]
address_a[2] => altsyncram_mrf1:auto_generated.address_a[2]
address_a[3] => altsyncram_mrf1:auto_generated.address_a[3]
address_a[4] => altsyncram_mrf1:auto_generated.address_a[4]
address_b[0] => altsyncram_mrf1:auto_generated.address_b[0]
address_b[1] => altsyncram_mrf1:auto_generated.address_b[1]
address_b[2] => altsyncram_mrf1:auto_generated.address_b[2]
address_b[3] => altsyncram_mrf1:auto_generated.address_b[3]
address_b[4] => altsyncram_mrf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mrf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_mrf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mrf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mrf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mrf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mrf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mrf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mrf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mrf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mrf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mrf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_mrf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_mrf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_mrf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_mrf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_mrf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_mrf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_mrf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_mrf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_mrf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_mrf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_mrf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_mrf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_mrf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_mrf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_mrf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_mrf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_mrf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_mrf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_mrf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_mrf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_mrf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_mrf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_en
E_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_en
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[15]
M_cmp_result => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_cmp_result
M_ctrl_exception => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_ctrl_exception
M_ctrl_ld => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_ctrl_ld
M_ctrl_st => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_ctrl_st
M_en => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_en
M_en => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_en
M_mem_baddr[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[0]
M_mem_baddr[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[1]
M_mem_baddr[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[2]
M_mem_baddr[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[3]
M_mem_baddr[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[4]
M_mem_baddr[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[5]
M_mem_baddr[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[6]
M_mem_baddr[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[7]
M_mem_baddr[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[8]
M_mem_baddr[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[9]
M_mem_baddr[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[10]
M_mem_baddr[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[11]
M_mem_baddr[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[12]
M_mem_baddr[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[13]
M_mem_baddr[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[14]
M_mem_baddr[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[15]
M_mem_baddr[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[16]
M_mem_baddr[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_mem_baddr[17]
M_op_beq => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_beq
M_op_bge => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bge
M_op_bgeu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bgeu
M_op_blt => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_blt
M_op_bltu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bltu
M_op_bne => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bne
M_op_br => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_br
M_op_bret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_bret
M_op_call => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_call
M_op_callr => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_callr
M_op_eret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_eret
M_op_jmp => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_jmp
M_op_ret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_op_ret
M_pcb[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[0]
M_pcb[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[1]
M_pcb[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[2]
M_pcb[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[3]
M_pcb[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[4]
M_pcb[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[5]
M_pcb[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[6]
M_pcb[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[7]
M_pcb[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[8]
M_pcb[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[9]
M_pcb[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[10]
M_pcb[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[11]
M_pcb[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[12]
M_pcb[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[13]
M_pcb[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[14]
M_pcb[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[15]
M_pcb[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[16]
M_pcb[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_pcb[17]
M_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[0]
M_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[1]
M_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[2]
M_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[3]
M_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[4]
M_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[5]
M_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[6]
M_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[7]
M_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[8]
M_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[9]
M_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[10]
M_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[11]
M_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[12]
M_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[13]
M_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[14]
M_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[15]
M_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[16]
M_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[17]
M_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[18]
M_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[19]
M_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[20]
M_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[21]
M_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[22]
M_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[23]
M_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[24]
M_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[25]
M_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[26]
M_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[27]
M_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[28]
M_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[29]
M_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[30]
M_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_st_data[31]
M_valid => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_valid
M_valid => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_valid
M_wr_data_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[0]
M_wr_data_filtered[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[0]
M_wr_data_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[1]
M_wr_data_filtered[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[1]
M_wr_data_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[2]
M_wr_data_filtered[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[2]
M_wr_data_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[3]
M_wr_data_filtered[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[3]
M_wr_data_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[4]
M_wr_data_filtered[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[4]
M_wr_data_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[5]
M_wr_data_filtered[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[5]
M_wr_data_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[6]
M_wr_data_filtered[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[6]
M_wr_data_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[7]
M_wr_data_filtered[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[7]
M_wr_data_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[8]
M_wr_data_filtered[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[8]
M_wr_data_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[9]
M_wr_data_filtered[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[9]
M_wr_data_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[10]
M_wr_data_filtered[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[10]
M_wr_data_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[11]
M_wr_data_filtered[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[11]
M_wr_data_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[12]
M_wr_data_filtered[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[12]
M_wr_data_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[13]
M_wr_data_filtered[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[13]
M_wr_data_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[14]
M_wr_data_filtered[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[14]
M_wr_data_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[15]
M_wr_data_filtered[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[15]
M_wr_data_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[16]
M_wr_data_filtered[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[16]
M_wr_data_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[17]
M_wr_data_filtered[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[17]
M_wr_data_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[18]
M_wr_data_filtered[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[18]
M_wr_data_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[19]
M_wr_data_filtered[19] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[19]
M_wr_data_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[20]
M_wr_data_filtered[20] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[20]
M_wr_data_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[21]
M_wr_data_filtered[21] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[21]
M_wr_data_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[22]
M_wr_data_filtered[22] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[22]
M_wr_data_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[23]
M_wr_data_filtered[23] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[23]
M_wr_data_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[24]
M_wr_data_filtered[24] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[24]
M_wr_data_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[25]
M_wr_data_filtered[25] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[25]
M_wr_data_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[26]
M_wr_data_filtered[26] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[26]
M_wr_data_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[27]
M_wr_data_filtered[27] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[27]
M_wr_data_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[28]
M_wr_data_filtered[28] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[28]
M_wr_data_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[29]
M_wr_data_filtered[29] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[29]
M_wr_data_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[30]
M_wr_data_filtered[30] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[30]
M_wr_data_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.M_wr_data_filtered[31]
M_wr_data_filtered[31] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.M_wr_data_filtered[31]
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.resetrequest


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => internal_resetlatch.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => process_0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => process_0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1.IN0
jdo[24] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[25] => process_1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1.IN0
ocireg_mrs => process_1.IN0
reset => jtag_break.OUTPUTSELECT
reset => internal_resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch.OUTPUTSELECT
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1.IN1
take_action_ocireg => process_1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN0
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
clk => internal_MonDReg[0].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[31].CLK
clk => MonAReg[2].CLK
clk => MonAReg[3].CLK
clk => MonAReg[4].CLK
clk => MonAReg[5].CLK
clk => MonAReg[6].CLK
clk => MonAReg[7].CLK
clk => MonAReg[8].CLK
clk => MonAReg[9].CLK
clk => MonAReg[10].CLK
clk => MonRd1.CLK
clk => MonRd.CLK
clk => MonWr.CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
debugaccess => module_input6.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg.DATAB
jdo[4] => internal_MonDReg.DATAB
jdo[5] => internal_MonDReg.DATAB
jdo[6] => internal_MonDReg.DATAB
jdo[7] => internal_MonDReg.DATAB
jdo[8] => internal_MonDReg.DATAB
jdo[9] => internal_MonDReg.DATAB
jdo[10] => internal_MonDReg.DATAB
jdo[11] => internal_MonDReg.DATAB
jdo[12] => internal_MonDReg.DATAB
jdo[13] => internal_MonDReg.DATAB
jdo[14] => internal_MonDReg.DATAB
jdo[15] => internal_MonDReg.DATAB
jdo[16] => internal_MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => internal_MonDReg.DATAB
jdo[18] => internal_MonDReg.DATAB
jdo[19] => internal_MonDReg.DATAB
jdo[20] => internal_MonDReg.DATAB
jdo[21] => internal_MonDReg.DATAB
jdo[22] => internal_MonDReg.DATAB
jdo[23] => internal_MonDReg.DATAB
jdo[24] => internal_MonDReg.DATAB
jdo[25] => internal_MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[26] => internal_MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[27] => internal_MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[28] => internal_MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[29] => internal_MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[30] => internal_MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[31] => internal_MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[32] => internal_MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[33] => internal_MonDReg.DATAB
jdo[34] => internal_MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_MonDReg[0].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a[31]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_f572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_f572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f572:auto_generated.data_a[0]
data_a[1] => altsyncram_f572:auto_generated.data_a[1]
data_a[2] => altsyncram_f572:auto_generated.data_a[2]
data_a[3] => altsyncram_f572:auto_generated.data_a[3]
data_a[4] => altsyncram_f572:auto_generated.data_a[4]
data_a[5] => altsyncram_f572:auto_generated.data_a[5]
data_a[6] => altsyncram_f572:auto_generated.data_a[6]
data_a[7] => altsyncram_f572:auto_generated.data_a[7]
data_a[8] => altsyncram_f572:auto_generated.data_a[8]
data_a[9] => altsyncram_f572:auto_generated.data_a[9]
data_a[10] => altsyncram_f572:auto_generated.data_a[10]
data_a[11] => altsyncram_f572:auto_generated.data_a[11]
data_a[12] => altsyncram_f572:auto_generated.data_a[12]
data_a[13] => altsyncram_f572:auto_generated.data_a[13]
data_a[14] => altsyncram_f572:auto_generated.data_a[14]
data_a[15] => altsyncram_f572:auto_generated.data_a[15]
data_a[16] => altsyncram_f572:auto_generated.data_a[16]
data_a[17] => altsyncram_f572:auto_generated.data_a[17]
data_a[18] => altsyncram_f572:auto_generated.data_a[18]
data_a[19] => altsyncram_f572:auto_generated.data_a[19]
data_a[20] => altsyncram_f572:auto_generated.data_a[20]
data_a[21] => altsyncram_f572:auto_generated.data_a[21]
data_a[22] => altsyncram_f572:auto_generated.data_a[22]
data_a[23] => altsyncram_f572:auto_generated.data_a[23]
data_a[24] => altsyncram_f572:auto_generated.data_a[24]
data_a[25] => altsyncram_f572:auto_generated.data_a[25]
data_a[26] => altsyncram_f572:auto_generated.data_a[26]
data_a[27] => altsyncram_f572:auto_generated.data_a[27]
data_a[28] => altsyncram_f572:auto_generated.data_a[28]
data_a[29] => altsyncram_f572:auto_generated.data_a[29]
data_a[30] => altsyncram_f572:auto_generated.data_a[30]
data_a[31] => altsyncram_f572:auto_generated.data_a[31]
data_b[0] => altsyncram_f572:auto_generated.data_b[0]
data_b[1] => altsyncram_f572:auto_generated.data_b[1]
data_b[2] => altsyncram_f572:auto_generated.data_b[2]
data_b[3] => altsyncram_f572:auto_generated.data_b[3]
data_b[4] => altsyncram_f572:auto_generated.data_b[4]
data_b[5] => altsyncram_f572:auto_generated.data_b[5]
data_b[6] => altsyncram_f572:auto_generated.data_b[6]
data_b[7] => altsyncram_f572:auto_generated.data_b[7]
data_b[8] => altsyncram_f572:auto_generated.data_b[8]
data_b[9] => altsyncram_f572:auto_generated.data_b[9]
data_b[10] => altsyncram_f572:auto_generated.data_b[10]
data_b[11] => altsyncram_f572:auto_generated.data_b[11]
data_b[12] => altsyncram_f572:auto_generated.data_b[12]
data_b[13] => altsyncram_f572:auto_generated.data_b[13]
data_b[14] => altsyncram_f572:auto_generated.data_b[14]
data_b[15] => altsyncram_f572:auto_generated.data_b[15]
data_b[16] => altsyncram_f572:auto_generated.data_b[16]
data_b[17] => altsyncram_f572:auto_generated.data_b[17]
data_b[18] => altsyncram_f572:auto_generated.data_b[18]
data_b[19] => altsyncram_f572:auto_generated.data_b[19]
data_b[20] => altsyncram_f572:auto_generated.data_b[20]
data_b[21] => altsyncram_f572:auto_generated.data_b[21]
data_b[22] => altsyncram_f572:auto_generated.data_b[22]
data_b[23] => altsyncram_f572:auto_generated.data_b[23]
data_b[24] => altsyncram_f572:auto_generated.data_b[24]
data_b[25] => altsyncram_f572:auto_generated.data_b[25]
data_b[26] => altsyncram_f572:auto_generated.data_b[26]
data_b[27] => altsyncram_f572:auto_generated.data_b[27]
data_b[28] => altsyncram_f572:auto_generated.data_b[28]
data_b[29] => altsyncram_f572:auto_generated.data_b[29]
data_b[30] => altsyncram_f572:auto_generated.data_b[30]
data_b[31] => altsyncram_f572:auto_generated.data_b[31]
address_a[0] => altsyncram_f572:auto_generated.address_a[0]
address_a[1] => altsyncram_f572:auto_generated.address_a[1]
address_a[2] => altsyncram_f572:auto_generated.address_a[2]
address_a[3] => altsyncram_f572:auto_generated.address_a[3]
address_a[4] => altsyncram_f572:auto_generated.address_a[4]
address_a[5] => altsyncram_f572:auto_generated.address_a[5]
address_a[6] => altsyncram_f572:auto_generated.address_a[6]
address_a[7] => altsyncram_f572:auto_generated.address_a[7]
address_b[0] => altsyncram_f572:auto_generated.address_b[0]
address_b[1] => altsyncram_f572:auto_generated.address_b[1]
address_b[2] => altsyncram_f572:auto_generated.address_b[2]
address_b[3] => altsyncram_f572:auto_generated.address_b[3]
address_b[4] => altsyncram_f572:auto_generated.address_b[4]
address_b[5] => altsyncram_f572:auto_generated.address_b[5]
address_b[6] => altsyncram_f572:auto_generated.address_b[6]
address_b[7] => altsyncram_f572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f572:auto_generated.clock0
clock1 => altsyncram_f572:auto_generated.clock1
clocken0 => altsyncram_f572:auto_generated.clocken0
clocken1 => altsyncram_f572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_f572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_f572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_f572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_f572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f572:auto_generated.q_a[0]
q_a[1] <= altsyncram_f572:auto_generated.q_a[1]
q_a[2] <= altsyncram_f572:auto_generated.q_a[2]
q_a[3] <= altsyncram_f572:auto_generated.q_a[3]
q_a[4] <= altsyncram_f572:auto_generated.q_a[4]
q_a[5] <= altsyncram_f572:auto_generated.q_a[5]
q_a[6] <= altsyncram_f572:auto_generated.q_a[6]
q_a[7] <= altsyncram_f572:auto_generated.q_a[7]
q_a[8] <= altsyncram_f572:auto_generated.q_a[8]
q_a[9] <= altsyncram_f572:auto_generated.q_a[9]
q_a[10] <= altsyncram_f572:auto_generated.q_a[10]
q_a[11] <= altsyncram_f572:auto_generated.q_a[11]
q_a[12] <= altsyncram_f572:auto_generated.q_a[12]
q_a[13] <= altsyncram_f572:auto_generated.q_a[13]
q_a[14] <= altsyncram_f572:auto_generated.q_a[14]
q_a[15] <= altsyncram_f572:auto_generated.q_a[15]
q_a[16] <= altsyncram_f572:auto_generated.q_a[16]
q_a[17] <= altsyncram_f572:auto_generated.q_a[17]
q_a[18] <= altsyncram_f572:auto_generated.q_a[18]
q_a[19] <= altsyncram_f572:auto_generated.q_a[19]
q_a[20] <= altsyncram_f572:auto_generated.q_a[20]
q_a[21] <= altsyncram_f572:auto_generated.q_a[21]
q_a[22] <= altsyncram_f572:auto_generated.q_a[22]
q_a[23] <= altsyncram_f572:auto_generated.q_a[23]
q_a[24] <= altsyncram_f572:auto_generated.q_a[24]
q_a[25] <= altsyncram_f572:auto_generated.q_a[25]
q_a[26] <= altsyncram_f572:auto_generated.q_a[26]
q_a[27] <= altsyncram_f572:auto_generated.q_a[27]
q_a[28] <= altsyncram_f572:auto_generated.q_a[28]
q_a[29] <= altsyncram_f572:auto_generated.q_a[29]
q_a[30] <= altsyncram_f572:auto_generated.q_a[30]
q_a[31] <= altsyncram_f572:auto_generated.q_a[31]
q_b[0] <= altsyncram_f572:auto_generated.q_b[0]
q_b[1] <= altsyncram_f572:auto_generated.q_b[1]
q_b[2] <= altsyncram_f572:auto_generated.q_b[2]
q_b[3] <= altsyncram_f572:auto_generated.q_b[3]
q_b[4] <= altsyncram_f572:auto_generated.q_b[4]
q_b[5] <= altsyncram_f572:auto_generated.q_b[5]
q_b[6] <= altsyncram_f572:auto_generated.q_b[6]
q_b[7] <= altsyncram_f572:auto_generated.q_b[7]
q_b[8] <= altsyncram_f572:auto_generated.q_b[8]
q_b[9] <= altsyncram_f572:auto_generated.q_b[9]
q_b[10] <= altsyncram_f572:auto_generated.q_b[10]
q_b[11] <= altsyncram_f572:auto_generated.q_b[11]
q_b[12] <= altsyncram_f572:auto_generated.q_b[12]
q_b[13] <= altsyncram_f572:auto_generated.q_b[13]
q_b[14] <= altsyncram_f572:auto_generated.q_b[14]
q_b[15] <= altsyncram_f572:auto_generated.q_b[15]
q_b[16] <= altsyncram_f572:auto_generated.q_b[16]
q_b[17] <= altsyncram_f572:auto_generated.q_b[17]
q_b[18] <= altsyncram_f572:auto_generated.q_b[18]
q_b[19] <= altsyncram_f572:auto_generated.q_b[19]
q_b[20] <= altsyncram_f572:auto_generated.q_b[20]
q_b[21] <= altsyncram_f572:auto_generated.q_b[21]
q_b[22] <= altsyncram_f572:auto_generated.q_b[22]
q_b[23] <= altsyncram_f572:auto_generated.q_b[23]
q_b[24] <= altsyncram_f572:auto_generated.q_b[24]
q_b[25] <= altsyncram_f572:auto_generated.q_b[25]
q_b[26] <= altsyncram_f572:auto_generated.q_b[26]
q_b[27] <= altsyncram_f572:auto_generated.q_b[27]
q_b[28] <= altsyncram_f572:auto_generated.q_b[28]
q_b[29] <= altsyncram_f572:auto_generated.q_b[29]
q_b[30] <= altsyncram_f572:auto_generated.q_b[30]
q_b[31] <= altsyncram_f572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN17
address[0] => Equal1.IN17
address[1] => Equal0.IN16
address[1] => Equal1.IN16
address[2] => Equal0.IN15
address[2] => Equal1.IN15
address[3] => Equal0.IN14
address[3] => Equal1.IN14
address[4] => Equal0.IN13
address[4] => Equal1.IN13
address[5] => Equal0.IN12
address[5] => Equal1.IN12
address[6] => Equal0.IN11
address[6] => Equal1.IN11
address[7] => Equal0.IN10
address[7] => Equal1.IN10
address[8] => Equal0.IN9
address[8] => Equal1.IN9
chipselect => write_strobe.IN0
clk => internal_oci_ienable1[0].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_single_step_mode1.CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector.DATAB
monitor_go => A_WE_StdLogicVector.DATAB
monitor_ready => A_WE_StdLogicVector.DATAB
reset_n => internal_oci_ienable1[0].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[6].PRESET
reset_n => internal_oci_ienable1[7].PRESET
reset_n => internal_oci_ienable1[8].PRESET
reset_n => internal_oci_ienable1[9].PRESET
reset_n => internal_oci_ienable1[10].PRESET
reset_n => internal_oci_ienable1[11].PRESET
reset_n => internal_oci_ienable1[12].PRESET
reset_n => internal_oci_ienable1[13].PRESET
reset_n => internal_oci_ienable1[14].PRESET
reset_n => internal_oci_ienable1[15].PRESET
reset_n => internal_oci_ienable1[16].PRESET
reset_n => internal_oci_ienable1[17].PRESET
reset_n => internal_oci_ienable1[18].PRESET
reset_n => internal_oci_ienable1[19].PRESET
reset_n => internal_oci_ienable1[20].PRESET
reset_n => internal_oci_ienable1[21].PRESET
reset_n => internal_oci_ienable1[22].PRESET
reset_n => internal_oci_ienable1[23].PRESET
reset_n => internal_oci_ienable1[24].PRESET
reset_n => internal_oci_ienable1[25].PRESET
reset_n => internal_oci_ienable1[26].PRESET
reset_n => internal_oci_ienable1[27].PRESET
reset_n => internal_oci_ienable1[28].PRESET
reset_n => internal_oci_ienable1[29].PRESET
reset_n => internal_oci_ienable1[30].PRESET
reset_n => internal_oci_ienable1[31].PRESET
reset_n => internal_oci_single_step_mode1.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => internal_oci_ienable1[8].DATAIN
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => internal_oci_ienable1[16].DATAIN
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => dbrk_hit3_latch~reg0.CLK
clk => dbrk_hit2_latch~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => process_3.IN0
dbrk_goto1 => process_3.IN0
dbrk_hit0 => ~NO_FANOUT~
dbrk_hit1 => ~NO_FANOUT~
dbrk_hit2 => ~NO_FANOUT~
dbrk_hit3 => ~NO_FANOUT~
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => process_3.IN1
xbrk_goto1 => process_3.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= dbrk0[0].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[1] <= dbrk0[1].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[2] <= dbrk0[2].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[3] <= dbrk0[3].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[4] <= dbrk0[4].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[5] <= dbrk0[5].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[6] <= dbrk0[6].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[7] <= dbrk0[7].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[8] <= dbrk0[8].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[9] <= dbrk0[9].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[10] <= dbrk0[10].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[11] <= dbrk0[11].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[12] <= dbrk0[12].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[13] <= dbrk0[13].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[14] <= dbrk0[14].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[15] <= dbrk0[15].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[16] <= dbrk0[16].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[17] <= dbrk0[17].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[18] <= dbrk0[18].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[19] <= dbrk0[19].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[20] <= dbrk0[20].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[21] <= dbrk0[21].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[22] <= dbrk0[22].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[23] <= dbrk0[23].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[24] <= dbrk0[24].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[25] <= dbrk0[25].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[26] <= dbrk0[26].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[27] <= dbrk0[27].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[28] <= dbrk0[28].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[29] <= dbrk0[29].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[30] <= dbrk0[30].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[31] <= dbrk0[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[32] <= dbrk0[32].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[33] <= dbrk0[33].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[34] <= dbrk0[34].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[35] <= dbrk0[35].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[36] <= dbrk0[36].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[37] <= dbrk0[37].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[38] <= dbrk0[38].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[39] <= dbrk0[39].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[40] <= dbrk0[40].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[41] <= dbrk0[41].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[42] <= dbrk0[42].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[43] <= dbrk0[43].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[44] <= dbrk0[44].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[45] <= dbrk0[45].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[46] <= dbrk0[46].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[47] <= dbrk0[47].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[48] <= dbrk0[48].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[49] <= dbrk0[49].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[50] <= dbrk0[50].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[51] <= dbrk0[51].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[52] <= dbrk0[52].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[53] <= dbrk0[53].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[54] <= dbrk0[54].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[55] <= dbrk0[55].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[56] <= dbrk0[56].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[57] <= dbrk0[57].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[58] <= dbrk0[58].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[59] <= dbrk0[59].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[60] <= dbrk0[60].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[61] <= dbrk0[61].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[62] <= dbrk0[62].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[63] <= dbrk0[63].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[64] <= dbrk0[64].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[65] <= dbrk0[65].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[66] <= dbrk0[66].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[67] <= dbrk0[67].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[68] <= dbrk0[68].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[69] <= dbrk0[69].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[70] <= dbrk0[70].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[71] <= dbrk0[71].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[72] <= dbrk0[72].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[73] <= dbrk0[73].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[74] <= dbrk0[74].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[75] <= dbrk0[75].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[76] <= dbrk0[76].DB_MAX_OUTPUT_PORT_TYPE
dbrk0[77] <= dbrk0[77].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[0] <= dbrk1[0].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[1] <= dbrk1[1].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[2] <= dbrk1[2].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[3] <= dbrk1[3].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[4] <= dbrk1[4].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[5] <= dbrk1[5].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[6] <= dbrk1[6].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[7] <= dbrk1[7].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[8] <= dbrk1[8].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[9] <= dbrk1[9].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[10] <= dbrk1[10].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[11] <= dbrk1[11].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[12] <= dbrk1[12].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[13] <= dbrk1[13].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[14] <= dbrk1[14].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[15] <= dbrk1[15].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[16] <= dbrk1[16].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[17] <= dbrk1[17].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[18] <= dbrk1[18].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[19] <= dbrk1[19].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[20] <= dbrk1[20].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[21] <= dbrk1[21].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[22] <= dbrk1[22].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[23] <= dbrk1[23].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[24] <= dbrk1[24].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[25] <= dbrk1[25].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[26] <= dbrk1[26].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[27] <= dbrk1[27].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[28] <= dbrk1[28].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[29] <= dbrk1[29].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[30] <= dbrk1[30].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[31] <= dbrk1[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[32] <= dbrk1[32].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[33] <= dbrk1[33].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[34] <= dbrk1[34].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[35] <= dbrk1[35].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[36] <= dbrk1[36].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[37] <= dbrk1[37].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[38] <= dbrk1[38].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[39] <= dbrk1[39].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[40] <= dbrk1[40].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[41] <= dbrk1[41].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[42] <= dbrk1[42].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[43] <= dbrk1[43].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[44] <= dbrk1[44].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[45] <= dbrk1[45].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[46] <= dbrk1[46].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[47] <= dbrk1[47].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[48] <= dbrk1[48].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[49] <= dbrk1[49].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[50] <= dbrk1[50].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[51] <= dbrk1[51].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[52] <= dbrk1[52].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[53] <= dbrk1[53].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[54] <= dbrk1[54].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[55] <= dbrk1[55].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[56] <= dbrk1[56].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[57] <= dbrk1[57].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[58] <= dbrk1[58].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[59] <= dbrk1[59].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[60] <= dbrk1[60].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[61] <= dbrk1[61].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[62] <= dbrk1[62].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[63] <= dbrk1[63].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[64] <= dbrk1[64].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[65] <= dbrk1[65].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[66] <= dbrk1[66].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[67] <= dbrk1[67].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[68] <= dbrk1[68].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[69] <= dbrk1[69].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[70] <= dbrk1[70].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[71] <= dbrk1[71].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[72] <= dbrk1[72].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[73] <= dbrk1[73].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[74] <= dbrk1[74].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[75] <= dbrk1[75].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[76] <= dbrk1[76].DB_MAX_OUTPUT_PORT_TYPE
dbrk1[77] <= dbrk1[77].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[0] <= dbrk2[0].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[1] <= dbrk2[1].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[2] <= dbrk2[2].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[3] <= dbrk2[3].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[4] <= dbrk2[4].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[5] <= dbrk2[5].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[6] <= dbrk2[6].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[7] <= dbrk2[7].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[8] <= dbrk2[8].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[9] <= dbrk2[9].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[10] <= dbrk2[10].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[11] <= dbrk2[11].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[12] <= dbrk2[12].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[13] <= dbrk2[13].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[14] <= dbrk2[14].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[15] <= dbrk2[15].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[16] <= dbrk2[16].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[17] <= dbrk2[17].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[18] <= dbrk2[18].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[19] <= dbrk2[19].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[20] <= dbrk2[20].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[21] <= dbrk2[21].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[22] <= dbrk2[22].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[23] <= dbrk2[23].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[24] <= dbrk2[24].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[25] <= dbrk2[25].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[26] <= dbrk2[26].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[27] <= dbrk2[27].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[28] <= dbrk2[28].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[29] <= dbrk2[29].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[30] <= dbrk2[30].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[31] <= dbrk2[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[32] <= dbrk2[32].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[33] <= dbrk2[33].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[34] <= dbrk2[34].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[35] <= dbrk2[35].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[36] <= dbrk2[36].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[37] <= dbrk2[37].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[38] <= dbrk2[38].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[39] <= dbrk2[39].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[40] <= dbrk2[40].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[41] <= dbrk2[41].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[42] <= dbrk2[42].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[43] <= dbrk2[43].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[44] <= dbrk2[44].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[45] <= dbrk2[45].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[46] <= dbrk2[46].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[47] <= dbrk2[47].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[48] <= dbrk2[48].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[49] <= dbrk2[49].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[50] <= dbrk2[50].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[51] <= dbrk2[51].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[52] <= dbrk2[52].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[53] <= dbrk2[53].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[54] <= dbrk2[54].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[55] <= dbrk2[55].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[56] <= dbrk2[56].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[57] <= dbrk2[57].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[58] <= dbrk2[58].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[59] <= dbrk2[59].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[60] <= dbrk2[60].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[61] <= dbrk2[61].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[62] <= dbrk2[62].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[63] <= dbrk2[63].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[64] <= dbrk2[64].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[65] <= dbrk2[65].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[66] <= dbrk2[66].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[67] <= dbrk2[67].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[68] <= dbrk2[68].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[69] <= dbrk2[69].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[70] <= dbrk2[70].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[71] <= dbrk2[71].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[72] <= dbrk2[72].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[73] <= dbrk2[73].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[74] <= dbrk2[74].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[75] <= dbrk2[75].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[76] <= dbrk2[76].DB_MAX_OUTPUT_PORT_TYPE
dbrk2[77] <= dbrk2[77].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[0] <= dbrk3[0].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[1] <= dbrk3[1].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[2] <= dbrk3[2].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[3] <= dbrk3[3].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[4] <= dbrk3[4].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[5] <= dbrk3[5].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[6] <= dbrk3[6].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[7] <= dbrk3[7].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[8] <= dbrk3[8].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[9] <= dbrk3[9].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[10] <= dbrk3[10].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[11] <= dbrk3[11].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[12] <= dbrk3[12].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[13] <= dbrk3[13].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[14] <= dbrk3[14].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[15] <= dbrk3[15].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[16] <= dbrk3[16].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[17] <= dbrk3[17].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[18] <= dbrk3[18].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[19] <= dbrk3[19].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[20] <= dbrk3[20].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[21] <= dbrk3[21].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[22] <= dbrk3[22].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[23] <= dbrk3[23].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[24] <= dbrk3[24].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[25] <= dbrk3[25].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[26] <= dbrk3[26].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[27] <= dbrk3[27].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[28] <= dbrk3[28].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[29] <= dbrk3[29].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[30] <= dbrk3[30].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[31] <= dbrk3[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[32] <= dbrk3[32].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[33] <= dbrk3[33].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[34] <= dbrk3[34].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[35] <= dbrk3[35].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[36] <= dbrk3[36].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[37] <= dbrk3[37].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[38] <= dbrk3[38].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[39] <= dbrk3[39].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[40] <= dbrk3[40].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[41] <= dbrk3[41].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[42] <= dbrk3[42].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[43] <= dbrk3[43].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[44] <= dbrk3[44].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[45] <= dbrk3[45].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[46] <= dbrk3[46].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[47] <= dbrk3[47].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[48] <= dbrk3[48].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[49] <= dbrk3[49].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[50] <= dbrk3[50].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[51] <= dbrk3[51].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[52] <= dbrk3[52].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[53] <= dbrk3[53].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[54] <= dbrk3[54].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[55] <= dbrk3[55].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[56] <= dbrk3[56].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[57] <= dbrk3[57].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[58] <= dbrk3[58].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[59] <= dbrk3[59].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[60] <= dbrk3[60].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[61] <= dbrk3[61].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[62] <= dbrk3[62].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[63] <= dbrk3[63].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[64] <= dbrk3[64].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[65] <= dbrk3[65].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[66] <= dbrk3[66].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[67] <= dbrk3[67].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[68] <= dbrk3[68].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[69] <= dbrk3[69].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[70] <= dbrk3[70].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[71] <= dbrk3[71].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[72] <= dbrk3[72].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[73] <= dbrk3[73].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[74] <= dbrk3[74].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[75] <= dbrk3[75].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[76] <= dbrk3[76].DB_MAX_OUTPUT_PORT_TYPE
dbrk3[77] <= dbrk3[77].DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= dbrk_hit2_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3_latch <= dbrk_hit3_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= xbrk0[0].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[1] <= xbrk0[1].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[2] <= xbrk0[2].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[3] <= xbrk0[3].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[4] <= xbrk0[4].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[5] <= xbrk0[5].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[6] <= xbrk0[6].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[7] <= xbrk0[7].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[8] <= xbrk0[8].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[9] <= xbrk0[9].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[10] <= xbrk0[10].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[11] <= xbrk0[11].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[12] <= xbrk0[12].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[13] <= xbrk0[13].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[14] <= xbrk0[14].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[15] <= xbrk0[15].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[16] <= xbrk0[16].DB_MAX_OUTPUT_PORT_TYPE
xbrk0[17] <= xbrk0[17].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[0] <= xbrk1[0].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[1] <= xbrk1[1].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[2] <= xbrk1[2].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[3] <= xbrk1[3].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[4] <= xbrk1[4].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[5] <= xbrk1[5].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[6] <= xbrk1[6].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[7] <= xbrk1[7].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[8] <= xbrk1[8].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[9] <= xbrk1[9].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[10] <= xbrk1[10].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[11] <= xbrk1[11].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[12] <= xbrk1[12].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[13] <= xbrk1[13].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[14] <= xbrk1[14].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[15] <= xbrk1[15].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[16] <= xbrk1[16].DB_MAX_OUTPUT_PORT_TYPE
xbrk1[17] <= xbrk1[17].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[0] <= xbrk2[0].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[1] <= xbrk2[1].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[2] <= xbrk2[2].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[3] <= xbrk2[3].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[4] <= xbrk2[4].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[5] <= xbrk2[5].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[6] <= xbrk2[6].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[7] <= xbrk2[7].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[8] <= xbrk2[8].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[9] <= xbrk2[9].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[10] <= xbrk2[10].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[11] <= xbrk2[11].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[12] <= xbrk2[12].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[13] <= xbrk2[13].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[14] <= xbrk2[14].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[15] <= xbrk2[15].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[16] <= xbrk2[16].DB_MAX_OUTPUT_PORT_TYPE
xbrk2[17] <= xbrk2[17].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[0] <= xbrk3[0].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[1] <= xbrk3[1].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[2] <= xbrk3[2].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[3] <= xbrk3[3].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[4] <= xbrk3[4].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[5] <= xbrk3[5].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[6] <= xbrk3[6].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[7] <= xbrk3[7].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[8] <= xbrk3[8].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[9] <= xbrk3[9].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[10] <= xbrk3[10].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[11] <= xbrk3[11].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[12] <= xbrk3[12].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[13] <= xbrk3[13].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[14] <= xbrk3[14].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[15] <= xbrk3[15].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[16] <= xbrk3[16].DB_MAX_OUTPUT_PORT_TYPE
xbrk3[17] <= xbrk3[17].DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => xbrk_hit0.ENA
D_en => xbrk_hit1.ENA
D_en => xbrk_hit2.ENA
D_en => xbrk_hit3.ENA
E_en => E_xbrk_goto1.ENA
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_valid => xbrk_traceon.IN1
E_valid => xbrk_traceoff.IN1
E_valid => xbrk_trigout.IN1
E_valid => xbrk_goto0.IN1
E_valid => xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
clk => xbrk_hit3.CLK
clk => xbrk_hit2.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => E_xbrk_goto1.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => xbrk_hit2.ACLR
reset_n => xbrk_hit3.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
trigger_state_0 => xbrk0_armed.IN0
trigger_state_0 => xbrk1_armed.IN0
trigger_state_0 => xbrk2_armed.IN0
trigger_state_0 => xbrk3_armed.IN0
trigger_state_1 => xbrk0_armed.IN0
trigger_state_1 => xbrk1_armed.IN0
trigger_state_1 => xbrk2_armed.IN0
trigger_state_1 => xbrk3_armed.IN0
xbrk0[0] => ~NO_FANOUT~
xbrk0[1] => ~NO_FANOUT~
xbrk0[2] => ~NO_FANOUT~
xbrk0[3] => ~NO_FANOUT~
xbrk0[4] => ~NO_FANOUT~
xbrk0[5] => ~NO_FANOUT~
xbrk0[6] => ~NO_FANOUT~
xbrk0[7] => ~NO_FANOUT~
xbrk0[8] => ~NO_FANOUT~
xbrk0[9] => ~NO_FANOUT~
xbrk0[10] => ~NO_FANOUT~
xbrk0[11] => ~NO_FANOUT~
xbrk0[12] => ~NO_FANOUT~
xbrk0[13] => ~NO_FANOUT~
xbrk0[14] => ~NO_FANOUT~
xbrk0[15] => ~NO_FANOUT~
xbrk0[16] => ~NO_FANOUT~
xbrk0[17] => ~NO_FANOUT~
xbrk1[0] => ~NO_FANOUT~
xbrk1[1] => ~NO_FANOUT~
xbrk1[2] => ~NO_FANOUT~
xbrk1[3] => ~NO_FANOUT~
xbrk1[4] => ~NO_FANOUT~
xbrk1[5] => ~NO_FANOUT~
xbrk1[6] => ~NO_FANOUT~
xbrk1[7] => ~NO_FANOUT~
xbrk1[8] => ~NO_FANOUT~
xbrk1[9] => ~NO_FANOUT~
xbrk1[10] => ~NO_FANOUT~
xbrk1[11] => ~NO_FANOUT~
xbrk1[12] => ~NO_FANOUT~
xbrk1[13] => ~NO_FANOUT~
xbrk1[14] => ~NO_FANOUT~
xbrk1[15] => ~NO_FANOUT~
xbrk1[16] => ~NO_FANOUT~
xbrk1[17] => ~NO_FANOUT~
xbrk2[0] => ~NO_FANOUT~
xbrk2[1] => ~NO_FANOUT~
xbrk2[2] => ~NO_FANOUT~
xbrk2[3] => ~NO_FANOUT~
xbrk2[4] => ~NO_FANOUT~
xbrk2[5] => ~NO_FANOUT~
xbrk2[6] => ~NO_FANOUT~
xbrk2[7] => ~NO_FANOUT~
xbrk2[8] => ~NO_FANOUT~
xbrk2[9] => ~NO_FANOUT~
xbrk2[10] => ~NO_FANOUT~
xbrk2[11] => ~NO_FANOUT~
xbrk2[12] => ~NO_FANOUT~
xbrk2[13] => ~NO_FANOUT~
xbrk2[14] => ~NO_FANOUT~
xbrk2[15] => ~NO_FANOUT~
xbrk2[16] => ~NO_FANOUT~
xbrk2[17] => ~NO_FANOUT~
xbrk3[0] => ~NO_FANOUT~
xbrk3[1] => ~NO_FANOUT~
xbrk3[2] => ~NO_FANOUT~
xbrk3[3] => ~NO_FANOUT~
xbrk3[4] => ~NO_FANOUT~
xbrk3[5] => ~NO_FANOUT~
xbrk3[6] => ~NO_FANOUT~
xbrk3[7] => ~NO_FANOUT~
xbrk3[8] => ~NO_FANOUT~
xbrk3[9] => ~NO_FANOUT~
xbrk3[10] => ~NO_FANOUT~
xbrk3[11] => ~NO_FANOUT~
xbrk3[12] => ~NO_FANOUT~
xbrk3[13] => ~NO_FANOUT~
xbrk3[14] => ~NO_FANOUT~
xbrk3[15] => ~NO_FANOUT~
xbrk3[16] => ~NO_FANOUT~
xbrk3[17] => ~NO_FANOUT~
xbrk_ctrl0[0] => xbrk_break_hit.IN1
xbrk_ctrl0[1] => xbrk_tout_hit.IN1
xbrk_ctrl0[2] => xbrk_toff_hit.IN1
xbrk_ctrl0[3] => xbrk_ton_hit.IN1
xbrk_ctrl0[4] => xbrk0_armed.IN1
xbrk_ctrl0[5] => xbrk0_armed.IN1
xbrk_ctrl0[6] => xbrk_goto0_hit.IN1
xbrk_ctrl0[7] => xbrk_goto1_hit.IN1
xbrk_ctrl1[0] => xbrk_break_hit.IN1
xbrk_ctrl1[1] => xbrk_tout_hit.IN1
xbrk_ctrl1[2] => xbrk_toff_hit.IN1
xbrk_ctrl1[3] => xbrk_ton_hit.IN1
xbrk_ctrl1[4] => xbrk1_armed.IN1
xbrk_ctrl1[5] => xbrk1_armed.IN1
xbrk_ctrl1[6] => xbrk_goto0_hit.IN1
xbrk_ctrl1[7] => xbrk_goto1_hit.IN1
xbrk_ctrl2[0] => xbrk_break_hit.IN1
xbrk_ctrl2[1] => xbrk_tout_hit.IN1
xbrk_ctrl2[2] => xbrk_toff_hit.IN1
xbrk_ctrl2[3] => xbrk_ton_hit.IN1
xbrk_ctrl2[4] => xbrk2_armed.IN1
xbrk_ctrl2[5] => xbrk2_armed.IN1
xbrk_ctrl2[6] => xbrk_goto0_hit.IN1
xbrk_ctrl2[7] => xbrk_goto1_hit.IN1
xbrk_ctrl3[0] => xbrk_break_hit.IN1
xbrk_ctrl3[1] => xbrk_tout_hit.IN1
xbrk_ctrl3[2] => xbrk_toff_hit.IN1
xbrk_ctrl3[3] => xbrk_ton_hit.IN1
xbrk_ctrl3[4] => xbrk3_armed.IN1
xbrk_ctrl3[5] => xbrk3_armed.IN1
xbrk_ctrl3[6] => xbrk_goto0_hit.IN1
xbrk_ctrl3[7] => xbrk_goto1_hit.IN1
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
M_ctrl_ld => internal_cpu_d_read.IN0
M_ctrl_st => internal_cpu_d_write.IN0
M_en => cpu_d_read_valid.IN1
M_en => cpu_d_wait.DATAIN
M_mem_baddr[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[0]
M_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[0]
M_mem_baddr[0] => cpu_d_address[0].DATAIN
M_mem_baddr[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[1]
M_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[1]
M_mem_baddr[1] => cpu_d_address[1].DATAIN
M_mem_baddr[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[2]
M_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[2]
M_mem_baddr[2] => cpu_d_address[2].DATAIN
M_mem_baddr[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[3]
M_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[3]
M_mem_baddr[3] => cpu_d_address[3].DATAIN
M_mem_baddr[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[4]
M_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[4]
M_mem_baddr[4] => cpu_d_address[4].DATAIN
M_mem_baddr[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[5]
M_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[5]
M_mem_baddr[5] => cpu_d_address[5].DATAIN
M_mem_baddr[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[6]
M_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[6]
M_mem_baddr[6] => cpu_d_address[6].DATAIN
M_mem_baddr[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[7]
M_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[7]
M_mem_baddr[7] => cpu_d_address[7].DATAIN
M_mem_baddr[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[8]
M_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[8]
M_mem_baddr[8] => cpu_d_address[8].DATAIN
M_mem_baddr[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[9]
M_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[9]
M_mem_baddr[9] => cpu_d_address[9].DATAIN
M_mem_baddr[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[10]
M_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[10]
M_mem_baddr[10] => cpu_d_address[10].DATAIN
M_mem_baddr[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[11]
M_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[11]
M_mem_baddr[11] => cpu_d_address[11].DATAIN
M_mem_baddr[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[12]
M_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[12]
M_mem_baddr[12] => cpu_d_address[12].DATAIN
M_mem_baddr[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[13]
M_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[13]
M_mem_baddr[13] => cpu_d_address[13].DATAIN
M_mem_baddr[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[14]
M_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[14]
M_mem_baddr[14] => cpu_d_address[14].DATAIN
M_mem_baddr[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[15]
M_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[15]
M_mem_baddr[15] => cpu_d_address[15].DATAIN
M_mem_baddr[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[16]
M_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[16]
M_mem_baddr[16] => cpu_d_address[16].DATAIN
M_mem_baddr[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.addr[17]
M_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.addr[17]
M_mem_baddr[17] => cpu_d_address[17].DATAIN
M_st_data[0] => dbrk_data[0].DATAB
M_st_data[0] => cpu_d_writedata[0].DATAIN
M_st_data[1] => dbrk_data[1].DATAB
M_st_data[1] => cpu_d_writedata[1].DATAIN
M_st_data[2] => dbrk_data[2].DATAB
M_st_data[2] => cpu_d_writedata[2].DATAIN
M_st_data[3] => dbrk_data[3].DATAB
M_st_data[3] => cpu_d_writedata[3].DATAIN
M_st_data[4] => dbrk_data[4].DATAB
M_st_data[4] => cpu_d_writedata[4].DATAIN
M_st_data[5] => dbrk_data[5].DATAB
M_st_data[5] => cpu_d_writedata[5].DATAIN
M_st_data[6] => dbrk_data[6].DATAB
M_st_data[6] => cpu_d_writedata[6].DATAIN
M_st_data[7] => dbrk_data[7].DATAB
M_st_data[7] => cpu_d_writedata[7].DATAIN
M_st_data[8] => dbrk_data[8].DATAB
M_st_data[8] => cpu_d_writedata[8].DATAIN
M_st_data[9] => dbrk_data[9].DATAB
M_st_data[9] => cpu_d_writedata[9].DATAIN
M_st_data[10] => dbrk_data[10].DATAB
M_st_data[10] => cpu_d_writedata[10].DATAIN
M_st_data[11] => dbrk_data[11].DATAB
M_st_data[11] => cpu_d_writedata[11].DATAIN
M_st_data[12] => dbrk_data[12].DATAB
M_st_data[12] => cpu_d_writedata[12].DATAIN
M_st_data[13] => dbrk_data[13].DATAB
M_st_data[13] => cpu_d_writedata[13].DATAIN
M_st_data[14] => dbrk_data[14].DATAB
M_st_data[14] => cpu_d_writedata[14].DATAIN
M_st_data[15] => dbrk_data[15].DATAB
M_st_data[15] => cpu_d_writedata[15].DATAIN
M_st_data[16] => dbrk_data[16].DATAB
M_st_data[16] => cpu_d_writedata[16].DATAIN
M_st_data[17] => dbrk_data[17].DATAB
M_st_data[17] => cpu_d_writedata[17].DATAIN
M_st_data[18] => dbrk_data[18].DATAB
M_st_data[18] => cpu_d_writedata[18].DATAIN
M_st_data[19] => dbrk_data[19].DATAB
M_st_data[19] => cpu_d_writedata[19].DATAIN
M_st_data[20] => dbrk_data[20].DATAB
M_st_data[20] => cpu_d_writedata[20].DATAIN
M_st_data[21] => dbrk_data[21].DATAB
M_st_data[21] => cpu_d_writedata[21].DATAIN
M_st_data[22] => dbrk_data[22].DATAB
M_st_data[22] => cpu_d_writedata[22].DATAIN
M_st_data[23] => dbrk_data[23].DATAB
M_st_data[23] => cpu_d_writedata[23].DATAIN
M_st_data[24] => dbrk_data[24].DATAB
M_st_data[24] => cpu_d_writedata[24].DATAIN
M_st_data[25] => dbrk_data[25].DATAB
M_st_data[25] => cpu_d_writedata[25].DATAIN
M_st_data[26] => dbrk_data[26].DATAB
M_st_data[26] => cpu_d_writedata[26].DATAIN
M_st_data[27] => dbrk_data[27].DATAB
M_st_data[27] => cpu_d_writedata[27].DATAIN
M_st_data[28] => dbrk_data[28].DATAB
M_st_data[28] => cpu_d_writedata[28].DATAIN
M_st_data[29] => dbrk_data[29].DATAB
M_st_data[29] => cpu_d_writedata[29].DATAIN
M_st_data[30] => dbrk_data[30].DATAB
M_st_data[30] => cpu_d_writedata[30].DATAIN
M_st_data[31] => dbrk_data[31].DATAB
M_st_data[31] => cpu_d_writedata[31].DATAIN
M_valid => internal_cpu_d_read.IN1
M_valid => internal_cpu_d_write.IN1
M_wr_data_filtered[0] => dbrk_data[0].DATAA
M_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
M_wr_data_filtered[1] => dbrk_data[1].DATAA
M_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
M_wr_data_filtered[2] => dbrk_data[2].DATAA
M_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
M_wr_data_filtered[3] => dbrk_data[3].DATAA
M_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
M_wr_data_filtered[4] => dbrk_data[4].DATAA
M_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
M_wr_data_filtered[5] => dbrk_data[5].DATAA
M_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
M_wr_data_filtered[6] => dbrk_data[6].DATAA
M_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
M_wr_data_filtered[7] => dbrk_data[7].DATAA
M_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
M_wr_data_filtered[8] => dbrk_data[8].DATAA
M_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
M_wr_data_filtered[9] => dbrk_data[9].DATAA
M_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
M_wr_data_filtered[10] => dbrk_data[10].DATAA
M_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
M_wr_data_filtered[11] => dbrk_data[11].DATAA
M_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
M_wr_data_filtered[12] => dbrk_data[12].DATAA
M_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
M_wr_data_filtered[13] => dbrk_data[13].DATAA
M_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
M_wr_data_filtered[14] => dbrk_data[14].DATAA
M_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
M_wr_data_filtered[15] => dbrk_data[15].DATAA
M_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
M_wr_data_filtered[16] => dbrk_data[16].DATAA
M_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
M_wr_data_filtered[17] => dbrk_data[17].DATAA
M_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
M_wr_data_filtered[18] => dbrk_data[18].DATAA
M_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
M_wr_data_filtered[19] => dbrk_data[19].DATAA
M_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
M_wr_data_filtered[20] => dbrk_data[20].DATAA
M_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
M_wr_data_filtered[21] => dbrk_data[21].DATAA
M_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
M_wr_data_filtered[22] => dbrk_data[22].DATAA
M_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
M_wr_data_filtered[23] => dbrk_data[23].DATAA
M_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
M_wr_data_filtered[24] => dbrk_data[24].DATAA
M_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
M_wr_data_filtered[25] => dbrk_data[25].DATAA
M_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
M_wr_data_filtered[26] => dbrk_data[26].DATAA
M_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
M_wr_data_filtered[27] => dbrk_data[27].DATAA
M_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
M_wr_data_filtered[28] => dbrk_data[28].DATAA
M_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
M_wr_data_filtered[29] => dbrk_data[29].DATAA
M_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
M_wr_data_filtered[30] => dbrk_data[30].DATAA
M_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
M_wr_data_filtered[31] => dbrk_data[31].DATAA
M_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => internal_dbrk_break.CLK
dbrk0[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[0]
dbrk0[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[0]
dbrk0[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[1]
dbrk0[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[1]
dbrk0[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[2]
dbrk0[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[2]
dbrk0[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[3]
dbrk0[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[3]
dbrk0[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[4]
dbrk0[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[4]
dbrk0[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[5]
dbrk0[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[5]
dbrk0[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[6]
dbrk0[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[6]
dbrk0[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[7]
dbrk0[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[7]
dbrk0[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[8]
dbrk0[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[8]
dbrk0[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[9]
dbrk0[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[9]
dbrk0[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[10]
dbrk0[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[10]
dbrk0[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[11]
dbrk0[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[11]
dbrk0[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[12]
dbrk0[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[12]
dbrk0[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[13]
dbrk0[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[13]
dbrk0[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[14]
dbrk0[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[14]
dbrk0[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[15]
dbrk0[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[15]
dbrk0[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[16]
dbrk0[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[16]
dbrk0[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[17]
dbrk0[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[17]
dbrk0[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[18]
dbrk0[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[18]
dbrk0[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[19]
dbrk0[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[19]
dbrk0[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[20]
dbrk0[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[20]
dbrk0[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[21]
dbrk0[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[21]
dbrk0[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[22]
dbrk0[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[22]
dbrk0[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[23]
dbrk0[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[23]
dbrk0[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[24]
dbrk0[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[24]
dbrk0[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[25]
dbrk0[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[25]
dbrk0[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[26]
dbrk0[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[26]
dbrk0[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[27]
dbrk0[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[27]
dbrk0[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[28]
dbrk0[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[28]
dbrk0[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[29]
dbrk0[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[29]
dbrk0[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[30]
dbrk0[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[30]
dbrk0[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[31]
dbrk0[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[31]
dbrk0[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[32]
dbrk0[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[32]
dbrk0[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[33]
dbrk0[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[33]
dbrk0[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[34]
dbrk0[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[34]
dbrk0[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[35]
dbrk0[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[35]
dbrk0[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[36]
dbrk0[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[36]
dbrk0[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[37]
dbrk0[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[37]
dbrk0[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[38]
dbrk0[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[38]
dbrk0[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[39]
dbrk0[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[39]
dbrk0[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[40]
dbrk0[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[40]
dbrk0[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[41]
dbrk0[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[41]
dbrk0[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[42]
dbrk0[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[42]
dbrk0[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[43]
dbrk0[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[43]
dbrk0[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[44]
dbrk0[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[44]
dbrk0[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[45]
dbrk0[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[45]
dbrk0[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[46]
dbrk0[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[46]
dbrk0[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[47]
dbrk0[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[47]
dbrk0[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[48]
dbrk0[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[48]
dbrk0[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[49]
dbrk0[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[49]
dbrk0[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[50]
dbrk0[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[50]
dbrk0[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[51]
dbrk0[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[51]
dbrk0[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[52]
dbrk0[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[52]
dbrk0[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[53]
dbrk0[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[53]
dbrk0[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[54]
dbrk0[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[54]
dbrk0[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[55]
dbrk0[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[55]
dbrk0[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[56]
dbrk0[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[56]
dbrk0[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[57]
dbrk0[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[57]
dbrk0[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[58]
dbrk0[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[58]
dbrk0[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[59]
dbrk0[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[59]
dbrk0[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[60]
dbrk0[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[60]
dbrk0[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[61]
dbrk0[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[61]
dbrk0[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[62]
dbrk0[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[62]
dbrk0[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[63]
dbrk0[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[63]
dbrk0[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[64]
dbrk0[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[64]
dbrk0[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[65]
dbrk0[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[65]
dbrk0[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[66]
dbrk0[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[66]
dbrk0[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[67]
dbrk0[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[67]
dbrk0[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[68]
dbrk0[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[68]
dbrk0[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[69]
dbrk0[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[69]
dbrk0[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[70]
dbrk0[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[70]
dbrk0[71] => ~NO_FANOUT~
dbrk0[72] => ~NO_FANOUT~
dbrk0[73] => ~NO_FANOUT~
dbrk0[74] => ~NO_FANOUT~
dbrk0[75] => ~NO_FANOUT~
dbrk0[76] => ~NO_FANOUT~
dbrk0[77] => ~NO_FANOUT~
dbrk1[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[0]
dbrk1[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[0]
dbrk1[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[1]
dbrk1[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[1]
dbrk1[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[2]
dbrk1[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[2]
dbrk1[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[3]
dbrk1[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[3]
dbrk1[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[4]
dbrk1[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[4]
dbrk1[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[5]
dbrk1[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[5]
dbrk1[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[6]
dbrk1[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[6]
dbrk1[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[7]
dbrk1[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[7]
dbrk1[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[8]
dbrk1[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[8]
dbrk1[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[9]
dbrk1[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[9]
dbrk1[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[10]
dbrk1[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[10]
dbrk1[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[11]
dbrk1[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[11]
dbrk1[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[12]
dbrk1[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[12]
dbrk1[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[13]
dbrk1[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[13]
dbrk1[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[14]
dbrk1[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[14]
dbrk1[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[15]
dbrk1[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[15]
dbrk1[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[16]
dbrk1[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[16]
dbrk1[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[17]
dbrk1[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[17]
dbrk1[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[18]
dbrk1[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[18]
dbrk1[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[19]
dbrk1[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[19]
dbrk1[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[20]
dbrk1[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[20]
dbrk1[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[21]
dbrk1[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[21]
dbrk1[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[22]
dbrk1[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[22]
dbrk1[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[23]
dbrk1[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[23]
dbrk1[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[24]
dbrk1[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[24]
dbrk1[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[25]
dbrk1[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[25]
dbrk1[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[26]
dbrk1[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[26]
dbrk1[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[27]
dbrk1[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[27]
dbrk1[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[28]
dbrk1[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[28]
dbrk1[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[29]
dbrk1[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[29]
dbrk1[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[30]
dbrk1[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[30]
dbrk1[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[31]
dbrk1[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[31]
dbrk1[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[32]
dbrk1[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[32]
dbrk1[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[33]
dbrk1[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[33]
dbrk1[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[34]
dbrk1[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[34]
dbrk1[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[35]
dbrk1[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[35]
dbrk1[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[36]
dbrk1[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[36]
dbrk1[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[37]
dbrk1[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[37]
dbrk1[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[38]
dbrk1[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[38]
dbrk1[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[39]
dbrk1[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[39]
dbrk1[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[40]
dbrk1[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[40]
dbrk1[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[41]
dbrk1[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[41]
dbrk1[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[42]
dbrk1[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[42]
dbrk1[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[43]
dbrk1[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[43]
dbrk1[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[44]
dbrk1[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[44]
dbrk1[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[45]
dbrk1[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[45]
dbrk1[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[46]
dbrk1[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[46]
dbrk1[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[47]
dbrk1[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[47]
dbrk1[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[48]
dbrk1[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[48]
dbrk1[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[49]
dbrk1[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[49]
dbrk1[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[50]
dbrk1[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[50]
dbrk1[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[51]
dbrk1[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[51]
dbrk1[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[52]
dbrk1[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[52]
dbrk1[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[53]
dbrk1[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[53]
dbrk1[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[54]
dbrk1[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[54]
dbrk1[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[55]
dbrk1[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[55]
dbrk1[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[56]
dbrk1[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[56]
dbrk1[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[57]
dbrk1[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[57]
dbrk1[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[58]
dbrk1[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[58]
dbrk1[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[59]
dbrk1[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[59]
dbrk1[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[60]
dbrk1[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[60]
dbrk1[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[61]
dbrk1[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[61]
dbrk1[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[62]
dbrk1[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[62]
dbrk1[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[63]
dbrk1[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[63]
dbrk1[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[64]
dbrk1[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[64]
dbrk1[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[65]
dbrk1[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[65]
dbrk1[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[66]
dbrk1[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[66]
dbrk1[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[67]
dbrk1[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[67]
dbrk1[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[68]
dbrk1[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[68]
dbrk1[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[69]
dbrk1[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[69]
dbrk1[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[70]
dbrk1[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[70]
dbrk1[71] => ~NO_FANOUT~
dbrk1[72] => ~NO_FANOUT~
dbrk1[73] => ~NO_FANOUT~
dbrk1[74] => ~NO_FANOUT~
dbrk1[75] => ~NO_FANOUT~
dbrk1[76] => ~NO_FANOUT~
dbrk1[77] => ~NO_FANOUT~
dbrk2[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[0]
dbrk2[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[0]
dbrk2[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[1]
dbrk2[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[1]
dbrk2[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[2]
dbrk2[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[2]
dbrk2[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[3]
dbrk2[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[3]
dbrk2[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[4]
dbrk2[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[4]
dbrk2[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[5]
dbrk2[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[5]
dbrk2[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[6]
dbrk2[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[6]
dbrk2[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[7]
dbrk2[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[7]
dbrk2[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[8]
dbrk2[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[8]
dbrk2[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[9]
dbrk2[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[9]
dbrk2[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[10]
dbrk2[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[10]
dbrk2[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[11]
dbrk2[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[11]
dbrk2[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[12]
dbrk2[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[12]
dbrk2[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[13]
dbrk2[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[13]
dbrk2[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[14]
dbrk2[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[14]
dbrk2[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[15]
dbrk2[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[15]
dbrk2[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[16]
dbrk2[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[16]
dbrk2[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[17]
dbrk2[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[17]
dbrk2[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[18]
dbrk2[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[18]
dbrk2[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[19]
dbrk2[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[19]
dbrk2[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[20]
dbrk2[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[20]
dbrk2[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[21]
dbrk2[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[21]
dbrk2[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[22]
dbrk2[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[22]
dbrk2[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[23]
dbrk2[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[23]
dbrk2[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[24]
dbrk2[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[24]
dbrk2[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[25]
dbrk2[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[25]
dbrk2[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[26]
dbrk2[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[26]
dbrk2[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[27]
dbrk2[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[27]
dbrk2[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[28]
dbrk2[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[28]
dbrk2[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[29]
dbrk2[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[29]
dbrk2[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[30]
dbrk2[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[30]
dbrk2[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[31]
dbrk2[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[31]
dbrk2[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[32]
dbrk2[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[32]
dbrk2[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[33]
dbrk2[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[33]
dbrk2[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[34]
dbrk2[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[34]
dbrk2[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[35]
dbrk2[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[35]
dbrk2[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[36]
dbrk2[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[36]
dbrk2[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[37]
dbrk2[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[37]
dbrk2[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[38]
dbrk2[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[38]
dbrk2[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[39]
dbrk2[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[39]
dbrk2[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[40]
dbrk2[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[40]
dbrk2[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[41]
dbrk2[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[41]
dbrk2[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[42]
dbrk2[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[42]
dbrk2[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[43]
dbrk2[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[43]
dbrk2[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[44]
dbrk2[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[44]
dbrk2[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[45]
dbrk2[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[45]
dbrk2[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[46]
dbrk2[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[46]
dbrk2[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[47]
dbrk2[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[47]
dbrk2[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[48]
dbrk2[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[48]
dbrk2[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[49]
dbrk2[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[49]
dbrk2[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[50]
dbrk2[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[50]
dbrk2[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[51]
dbrk2[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[51]
dbrk2[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[52]
dbrk2[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[52]
dbrk2[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[53]
dbrk2[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[53]
dbrk2[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[54]
dbrk2[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[54]
dbrk2[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[55]
dbrk2[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[55]
dbrk2[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[56]
dbrk2[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[56]
dbrk2[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[57]
dbrk2[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[57]
dbrk2[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[58]
dbrk2[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[58]
dbrk2[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[59]
dbrk2[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[59]
dbrk2[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[60]
dbrk2[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[60]
dbrk2[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[61]
dbrk2[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[61]
dbrk2[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[62]
dbrk2[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[62]
dbrk2[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[63]
dbrk2[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[63]
dbrk2[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[64]
dbrk2[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[64]
dbrk2[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[65]
dbrk2[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[65]
dbrk2[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[66]
dbrk2[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[66]
dbrk2[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[67]
dbrk2[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[67]
dbrk2[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[68]
dbrk2[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[68]
dbrk2[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[69]
dbrk2[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[69]
dbrk2[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrka[70]
dbrk2[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single.dbrk[70]
dbrk2[71] => ~NO_FANOUT~
dbrk2[72] => ~NO_FANOUT~
dbrk2[73] => ~NO_FANOUT~
dbrk2[74] => ~NO_FANOUT~
dbrk2[75] => ~NO_FANOUT~
dbrk2[76] => ~NO_FANOUT~
dbrk2[77] => ~NO_FANOUT~
dbrk3[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[0]
dbrk3[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[0]
dbrk3[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[1]
dbrk3[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[1]
dbrk3[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[2]
dbrk3[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[2]
dbrk3[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[3]
dbrk3[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[3]
dbrk3[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[4]
dbrk3[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[4]
dbrk3[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[5]
dbrk3[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[5]
dbrk3[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[6]
dbrk3[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[6]
dbrk3[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[7]
dbrk3[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[7]
dbrk3[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[8]
dbrk3[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[8]
dbrk3[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[9]
dbrk3[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[9]
dbrk3[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[10]
dbrk3[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[10]
dbrk3[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[11]
dbrk3[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[11]
dbrk3[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[12]
dbrk3[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[12]
dbrk3[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[13]
dbrk3[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[13]
dbrk3[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[14]
dbrk3[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[14]
dbrk3[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[15]
dbrk3[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[15]
dbrk3[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[16]
dbrk3[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[16]
dbrk3[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[17]
dbrk3[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[17]
dbrk3[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[18]
dbrk3[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[18]
dbrk3[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[19]
dbrk3[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[19]
dbrk3[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[20]
dbrk3[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[20]
dbrk3[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[21]
dbrk3[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[21]
dbrk3[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[22]
dbrk3[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[22]
dbrk3[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[23]
dbrk3[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[23]
dbrk3[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[24]
dbrk3[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[24]
dbrk3[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[25]
dbrk3[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[25]
dbrk3[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[26]
dbrk3[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[26]
dbrk3[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[27]
dbrk3[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[27]
dbrk3[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[28]
dbrk3[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[28]
dbrk3[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[29]
dbrk3[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[29]
dbrk3[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[30]
dbrk3[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[30]
dbrk3[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[31]
dbrk3[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[31]
dbrk3[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[32]
dbrk3[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[32]
dbrk3[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[33]
dbrk3[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[33]
dbrk3[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[34]
dbrk3[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[34]
dbrk3[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[35]
dbrk3[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[35]
dbrk3[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[36]
dbrk3[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[36]
dbrk3[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[37]
dbrk3[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[37]
dbrk3[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[38]
dbrk3[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[38]
dbrk3[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[39]
dbrk3[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[39]
dbrk3[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[40]
dbrk3[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[40]
dbrk3[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[41]
dbrk3[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[41]
dbrk3[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[42]
dbrk3[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[42]
dbrk3[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[43]
dbrk3[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[43]
dbrk3[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[44]
dbrk3[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[44]
dbrk3[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[45]
dbrk3[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[45]
dbrk3[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[46]
dbrk3[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[46]
dbrk3[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[47]
dbrk3[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[47]
dbrk3[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[48]
dbrk3[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[48]
dbrk3[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[49]
dbrk3[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[49]
dbrk3[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[50]
dbrk3[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[50]
dbrk3[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[51]
dbrk3[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[51]
dbrk3[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[52]
dbrk3[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[52]
dbrk3[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[53]
dbrk3[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[53]
dbrk3[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[54]
dbrk3[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[54]
dbrk3[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[55]
dbrk3[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[55]
dbrk3[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[56]
dbrk3[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[56]
dbrk3[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[57]
dbrk3[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[57]
dbrk3[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[58]
dbrk3[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[58]
dbrk3[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[59]
dbrk3[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[59]
dbrk3[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[60]
dbrk3[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[60]
dbrk3[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[61]
dbrk3[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[61]
dbrk3[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[62]
dbrk3[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[62]
dbrk3[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[63]
dbrk3[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[63]
dbrk3[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[64]
dbrk3[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[64]
dbrk3[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[65]
dbrk3[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[65]
dbrk3[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[66]
dbrk3[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[66]
dbrk3[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[67]
dbrk3[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[67]
dbrk3[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[68]
dbrk3[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[68]
dbrk3[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[69]
dbrk3[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[69]
dbrk3[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired.dbrkb[70]
dbrk3[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single.dbrk[70]
dbrk3[71] => ~NO_FANOUT~
dbrk3[72] => ~NO_FANOUT~
dbrk3[73] => ~NO_FANOUT~
dbrk3[74] => ~NO_FANOUT~
dbrk3[75] => ~NO_FANOUT~
dbrk3[76] => ~NO_FANOUT~
dbrk3[77] => ~NO_FANOUT~
debugack => A_WE_StdLogic.DATAB
reset_n => internal_dbrk_break.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
cpu_d_address[0] <= M_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= M_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= M_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= M_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= M_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= M_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= M_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= M_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= M_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= M_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= M_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= M_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= M_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= M_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= M_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= M_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= M_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= M_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= internal_cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= M_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= M_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= M_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= M_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= M_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= M_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= M_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= M_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= M_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= M_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= M_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= M_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= M_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= M_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= M_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= M_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= M_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= M_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= M_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= M_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= M_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= M_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= M_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= M_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= M_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= M_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= M_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= M_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= M_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= M_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= M_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= M_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= M_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= internal_cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= <GND>
dbrk_hit1 <= <GND>
dbrk_hit2 <= <GND>
dbrk_hit3 <= <GND>
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan0.IN18
addr[0] => LessThan1.IN18
addr[1] => LessThan0.IN17
addr[1] => LessThan1.IN17
addr[2] => LessThan0.IN16
addr[2] => LessThan1.IN16
addr[3] => LessThan0.IN15
addr[3] => LessThan1.IN15
addr[4] => LessThan0.IN14
addr[4] => LessThan1.IN14
addr[5] => LessThan0.IN13
addr[5] => LessThan1.IN13
addr[6] => LessThan0.IN12
addr[6] => LessThan1.IN12
addr[7] => LessThan0.IN11
addr[7] => LessThan1.IN11
addr[8] => LessThan0.IN10
addr[8] => LessThan1.IN10
addr[9] => LessThan0.IN9
addr[9] => LessThan1.IN9
addr[10] => LessThan0.IN8
addr[10] => LessThan1.IN8
addr[11] => LessThan0.IN7
addr[11] => LessThan1.IN7
addr[12] => LessThan0.IN6
addr[12] => LessThan1.IN6
addr[13] => LessThan0.IN5
addr[13] => LessThan1.IN5
addr[14] => LessThan0.IN4
addr[14] => LessThan1.IN4
addr[15] => LessThan0.IN3
addr[15] => LessThan1.IN3
addr[16] => LessThan0.IN2
addr[16] => LessThan1.IN2
addr[17] => LessThan0.IN1
addr[17] => LessThan1.IN1
data[0] => match_paired_combinatorial.IN0
data[1] => match_paired_combinatorial.IN0
data[2] => match_paired_combinatorial.IN0
data[3] => match_paired_combinatorial.IN0
data[4] => match_paired_combinatorial.IN0
data[5] => match_paired_combinatorial.IN0
data[6] => match_paired_combinatorial.IN0
data[7] => match_paired_combinatorial.IN0
data[8] => match_paired_combinatorial.IN0
data[9] => match_paired_combinatorial.IN0
data[10] => match_paired_combinatorial.IN0
data[11] => match_paired_combinatorial.IN0
data[12] => match_paired_combinatorial.IN0
data[13] => match_paired_combinatorial.IN0
data[14] => match_paired_combinatorial.IN0
data[15] => match_paired_combinatorial.IN0
data[16] => match_paired_combinatorial.IN0
data[17] => match_paired_combinatorial.IN0
data[18] => match_paired_combinatorial.IN0
data[19] => match_paired_combinatorial.IN0
data[20] => match_paired_combinatorial.IN0
data[21] => match_paired_combinatorial.IN0
data[22] => match_paired_combinatorial.IN0
data[23] => match_paired_combinatorial.IN0
data[24] => match_paired_combinatorial.IN0
data[25] => match_paired_combinatorial.IN0
data[26] => match_paired_combinatorial.IN0
data[27] => match_paired_combinatorial.IN0
data[28] => match_paired_combinatorial.IN0
data[29] => match_paired_combinatorial.IN0
data[30] => match_paired_combinatorial.IN0
data[31] => match_paired_combinatorial.IN0
dbrka[0] => LessThan0.IN36
dbrka[1] => LessThan0.IN35
dbrka[2] => LessThan0.IN34
dbrka[3] => LessThan0.IN33
dbrka[4] => LessThan0.IN32
dbrka[5] => LessThan0.IN31
dbrka[6] => LessThan0.IN30
dbrka[7] => LessThan0.IN29
dbrka[8] => LessThan0.IN28
dbrka[9] => LessThan0.IN27
dbrka[10] => LessThan0.IN26
dbrka[11] => LessThan0.IN25
dbrka[12] => LessThan0.IN24
dbrka[13] => LessThan0.IN23
dbrka[14] => LessThan0.IN22
dbrka[15] => LessThan0.IN21
dbrka[16] => LessThan0.IN20
dbrka[17] => LessThan0.IN19
dbrka[18] => ~NO_FANOUT~
dbrka[19] => ~NO_FANOUT~
dbrka[20] => ~NO_FANOUT~
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial.IN1
dbrka[33] => match_paired_combinatorial.IN1
dbrka[34] => match_paired_combinatorial.IN1
dbrka[35] => match_paired_combinatorial.IN1
dbrka[36] => match_paired_combinatorial.IN1
dbrka[37] => match_paired_combinatorial.IN1
dbrka[38] => match_paired_combinatorial.IN1
dbrka[39] => match_paired_combinatorial.IN1
dbrka[40] => match_paired_combinatorial.IN1
dbrka[41] => match_paired_combinatorial.IN1
dbrka[42] => match_paired_combinatorial.IN1
dbrka[43] => match_paired_combinatorial.IN1
dbrka[44] => match_paired_combinatorial.IN1
dbrka[45] => match_paired_combinatorial.IN1
dbrka[46] => match_paired_combinatorial.IN1
dbrka[47] => match_paired_combinatorial.IN1
dbrka[48] => match_paired_combinatorial.IN1
dbrka[49] => match_paired_combinatorial.IN1
dbrka[50] => match_paired_combinatorial.IN1
dbrka[51] => match_paired_combinatorial.IN1
dbrka[52] => match_paired_combinatorial.IN1
dbrka[53] => match_paired_combinatorial.IN1
dbrka[54] => match_paired_combinatorial.IN1
dbrka[55] => match_paired_combinatorial.IN1
dbrka[56] => match_paired_combinatorial.IN1
dbrka[57] => match_paired_combinatorial.IN1
dbrka[58] => match_paired_combinatorial.IN1
dbrka[59] => match_paired_combinatorial.IN1
dbrka[60] => match_paired_combinatorial.IN1
dbrka[61] => match_paired_combinatorial.IN1
dbrka[62] => match_paired_combinatorial.IN1
dbrka[63] => match_paired_combinatorial.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial.IN0
dbrka[66] => match_paired_combinatorial.IN0
dbrka[67] => match_paired_combinatorial.IN1
dbrka[68] => match_paired_combinatorial.IN1
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN36
dbrkb[1] => LessThan1.IN35
dbrkb[2] => LessThan1.IN34
dbrkb[3] => LessThan1.IN33
dbrkb[4] => LessThan1.IN32
dbrkb[5] => LessThan1.IN31
dbrkb[6] => LessThan1.IN30
dbrkb[7] => LessThan1.IN29
dbrkb[8] => LessThan1.IN28
dbrkb[9] => LessThan1.IN27
dbrkb[10] => LessThan1.IN26
dbrkb[11] => LessThan1.IN25
dbrkb[12] => LessThan1.IN24
dbrkb[13] => LessThan1.IN23
dbrkb[14] => LessThan1.IN22
dbrkb[15] => LessThan1.IN21
dbrkb[16] => LessThan1.IN20
dbrkb[17] => LessThan1.IN19
dbrkb[18] => ~NO_FANOUT~
dbrkb[19] => ~NO_FANOUT~
dbrkb[20] => ~NO_FANOUT~
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial.IN1
dbrkb[33] => match_paired_combinatorial.IN1
dbrkb[34] => match_paired_combinatorial.IN1
dbrkb[35] => match_paired_combinatorial.IN1
dbrkb[36] => match_paired_combinatorial.IN1
dbrkb[37] => match_paired_combinatorial.IN1
dbrkb[38] => match_paired_combinatorial.IN1
dbrkb[39] => match_paired_combinatorial.IN1
dbrkb[40] => match_paired_combinatorial.IN1
dbrkb[41] => match_paired_combinatorial.IN1
dbrkb[42] => match_paired_combinatorial.IN1
dbrkb[43] => match_paired_combinatorial.IN1
dbrkb[44] => match_paired_combinatorial.IN1
dbrkb[45] => match_paired_combinatorial.IN1
dbrkb[46] => match_paired_combinatorial.IN1
dbrkb[47] => match_paired_combinatorial.IN1
dbrkb[48] => match_paired_combinatorial.IN1
dbrkb[49] => match_paired_combinatorial.IN1
dbrkb[50] => match_paired_combinatorial.IN1
dbrkb[51] => match_paired_combinatorial.IN1
dbrkb[52] => match_paired_combinatorial.IN1
dbrkb[53] => match_paired_combinatorial.IN1
dbrkb[54] => match_paired_combinatorial.IN1
dbrkb[55] => match_paired_combinatorial.IN1
dbrkb[56] => match_paired_combinatorial.IN1
dbrkb[57] => match_paired_combinatorial.IN1
dbrkb[58] => match_paired_combinatorial.IN1
dbrkb[59] => match_paired_combinatorial.IN1
dbrkb[60] => match_paired_combinatorial.IN1
dbrkb[61] => match_paired_combinatorial.IN1
dbrkb[62] => match_paired_combinatorial.IN1
dbrkb[63] => match_paired_combinatorial.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial.IN1
write => match_paired_combinatorial.IN1
match_paired <= match_paired_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN17
addr[1] => Equal0.IN16
addr[2] => Equal0.IN15
addr[3] => Equal0.IN14
addr[4] => Equal0.IN13
addr[5] => Equal0.IN12
addr[6] => Equal0.IN11
addr[7] => Equal0.IN10
addr[8] => Equal0.IN9
addr[9] => Equal0.IN8
addr[10] => Equal0.IN7
addr[11] => Equal0.IN6
addr[12] => Equal0.IN5
addr[13] => Equal0.IN4
addr[14] => Equal0.IN3
addr[15] => Equal0.IN2
addr[16] => Equal0.IN1
addr[17] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN35
dbrk[1] => Equal0.IN34
dbrk[2] => Equal0.IN33
dbrk[3] => Equal0.IN32
dbrk[4] => Equal0.IN31
dbrk[5] => Equal0.IN30
dbrk[6] => Equal0.IN29
dbrk[7] => Equal0.IN28
dbrk[8] => Equal0.IN27
dbrk[9] => Equal0.IN26
dbrk[10] => Equal0.IN25
dbrk[11] => Equal0.IN24
dbrk[12] => Equal0.IN23
dbrk[13] => Equal0.IN22
dbrk[14] => Equal0.IN21
dbrk[15] => Equal0.IN20
dbrk[16] => Equal0.IN19
dbrk[17] => Equal0.IN18
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1
match_single <= match_single_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN17
addr[1] => Equal0.IN16
addr[2] => Equal0.IN15
addr[3] => Equal0.IN14
addr[4] => Equal0.IN13
addr[5] => Equal0.IN12
addr[6] => Equal0.IN11
addr[7] => Equal0.IN10
addr[8] => Equal0.IN9
addr[9] => Equal0.IN8
addr[10] => Equal0.IN7
addr[11] => Equal0.IN6
addr[12] => Equal0.IN5
addr[13] => Equal0.IN4
addr[14] => Equal0.IN3
addr[15] => Equal0.IN2
addr[16] => Equal0.IN1
addr[17] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN35
dbrk[1] => Equal0.IN34
dbrk[2] => Equal0.IN33
dbrk[3] => Equal0.IN32
dbrk[4] => Equal0.IN31
dbrk[5] => Equal0.IN30
dbrk[6] => Equal0.IN29
dbrk[7] => Equal0.IN28
dbrk[8] => Equal0.IN27
dbrk[9] => Equal0.IN26
dbrk[10] => Equal0.IN25
dbrk[11] => Equal0.IN24
dbrk[12] => Equal0.IN23
dbrk[13] => Equal0.IN22
dbrk[14] => Equal0.IN21
dbrk[15] => Equal0.IN20
dbrk[16] => Equal0.IN19
dbrk[17] => Equal0.IN18
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1
match_single <= match_single_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired
addr[0] => LessThan0.IN18
addr[0] => LessThan1.IN18
addr[1] => LessThan0.IN17
addr[1] => LessThan1.IN17
addr[2] => LessThan0.IN16
addr[2] => LessThan1.IN16
addr[3] => LessThan0.IN15
addr[3] => LessThan1.IN15
addr[4] => LessThan0.IN14
addr[4] => LessThan1.IN14
addr[5] => LessThan0.IN13
addr[5] => LessThan1.IN13
addr[6] => LessThan0.IN12
addr[6] => LessThan1.IN12
addr[7] => LessThan0.IN11
addr[7] => LessThan1.IN11
addr[8] => LessThan0.IN10
addr[8] => LessThan1.IN10
addr[9] => LessThan0.IN9
addr[9] => LessThan1.IN9
addr[10] => LessThan0.IN8
addr[10] => LessThan1.IN8
addr[11] => LessThan0.IN7
addr[11] => LessThan1.IN7
addr[12] => LessThan0.IN6
addr[12] => LessThan1.IN6
addr[13] => LessThan0.IN5
addr[13] => LessThan1.IN5
addr[14] => LessThan0.IN4
addr[14] => LessThan1.IN4
addr[15] => LessThan0.IN3
addr[15] => LessThan1.IN3
addr[16] => LessThan0.IN2
addr[16] => LessThan1.IN2
addr[17] => LessThan0.IN1
addr[17] => LessThan1.IN1
data[0] => match_paired_combinatorial.IN0
data[1] => match_paired_combinatorial.IN0
data[2] => match_paired_combinatorial.IN0
data[3] => match_paired_combinatorial.IN0
data[4] => match_paired_combinatorial.IN0
data[5] => match_paired_combinatorial.IN0
data[6] => match_paired_combinatorial.IN0
data[7] => match_paired_combinatorial.IN0
data[8] => match_paired_combinatorial.IN0
data[9] => match_paired_combinatorial.IN0
data[10] => match_paired_combinatorial.IN0
data[11] => match_paired_combinatorial.IN0
data[12] => match_paired_combinatorial.IN0
data[13] => match_paired_combinatorial.IN0
data[14] => match_paired_combinatorial.IN0
data[15] => match_paired_combinatorial.IN0
data[16] => match_paired_combinatorial.IN0
data[17] => match_paired_combinatorial.IN0
data[18] => match_paired_combinatorial.IN0
data[19] => match_paired_combinatorial.IN0
data[20] => match_paired_combinatorial.IN0
data[21] => match_paired_combinatorial.IN0
data[22] => match_paired_combinatorial.IN0
data[23] => match_paired_combinatorial.IN0
data[24] => match_paired_combinatorial.IN0
data[25] => match_paired_combinatorial.IN0
data[26] => match_paired_combinatorial.IN0
data[27] => match_paired_combinatorial.IN0
data[28] => match_paired_combinatorial.IN0
data[29] => match_paired_combinatorial.IN0
data[30] => match_paired_combinatorial.IN0
data[31] => match_paired_combinatorial.IN0
dbrka[0] => LessThan0.IN36
dbrka[1] => LessThan0.IN35
dbrka[2] => LessThan0.IN34
dbrka[3] => LessThan0.IN33
dbrka[4] => LessThan0.IN32
dbrka[5] => LessThan0.IN31
dbrka[6] => LessThan0.IN30
dbrka[7] => LessThan0.IN29
dbrka[8] => LessThan0.IN28
dbrka[9] => LessThan0.IN27
dbrka[10] => LessThan0.IN26
dbrka[11] => LessThan0.IN25
dbrka[12] => LessThan0.IN24
dbrka[13] => LessThan0.IN23
dbrka[14] => LessThan0.IN22
dbrka[15] => LessThan0.IN21
dbrka[16] => LessThan0.IN20
dbrka[17] => LessThan0.IN19
dbrka[18] => ~NO_FANOUT~
dbrka[19] => ~NO_FANOUT~
dbrka[20] => ~NO_FANOUT~
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial.IN1
dbrka[33] => match_paired_combinatorial.IN1
dbrka[34] => match_paired_combinatorial.IN1
dbrka[35] => match_paired_combinatorial.IN1
dbrka[36] => match_paired_combinatorial.IN1
dbrka[37] => match_paired_combinatorial.IN1
dbrka[38] => match_paired_combinatorial.IN1
dbrka[39] => match_paired_combinatorial.IN1
dbrka[40] => match_paired_combinatorial.IN1
dbrka[41] => match_paired_combinatorial.IN1
dbrka[42] => match_paired_combinatorial.IN1
dbrka[43] => match_paired_combinatorial.IN1
dbrka[44] => match_paired_combinatorial.IN1
dbrka[45] => match_paired_combinatorial.IN1
dbrka[46] => match_paired_combinatorial.IN1
dbrka[47] => match_paired_combinatorial.IN1
dbrka[48] => match_paired_combinatorial.IN1
dbrka[49] => match_paired_combinatorial.IN1
dbrka[50] => match_paired_combinatorial.IN1
dbrka[51] => match_paired_combinatorial.IN1
dbrka[52] => match_paired_combinatorial.IN1
dbrka[53] => match_paired_combinatorial.IN1
dbrka[54] => match_paired_combinatorial.IN1
dbrka[55] => match_paired_combinatorial.IN1
dbrka[56] => match_paired_combinatorial.IN1
dbrka[57] => match_paired_combinatorial.IN1
dbrka[58] => match_paired_combinatorial.IN1
dbrka[59] => match_paired_combinatorial.IN1
dbrka[60] => match_paired_combinatorial.IN1
dbrka[61] => match_paired_combinatorial.IN1
dbrka[62] => match_paired_combinatorial.IN1
dbrka[63] => match_paired_combinatorial.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial.IN0
dbrka[66] => match_paired_combinatorial.IN0
dbrka[67] => match_paired_combinatorial.IN1
dbrka[68] => match_paired_combinatorial.IN1
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN36
dbrkb[1] => LessThan1.IN35
dbrkb[2] => LessThan1.IN34
dbrkb[3] => LessThan1.IN33
dbrkb[4] => LessThan1.IN32
dbrkb[5] => LessThan1.IN31
dbrkb[6] => LessThan1.IN30
dbrkb[7] => LessThan1.IN29
dbrkb[8] => LessThan1.IN28
dbrkb[9] => LessThan1.IN27
dbrkb[10] => LessThan1.IN26
dbrkb[11] => LessThan1.IN25
dbrkb[12] => LessThan1.IN24
dbrkb[13] => LessThan1.IN23
dbrkb[14] => LessThan1.IN22
dbrkb[15] => LessThan1.IN21
dbrkb[16] => LessThan1.IN20
dbrkb[17] => LessThan1.IN19
dbrkb[18] => ~NO_FANOUT~
dbrkb[19] => ~NO_FANOUT~
dbrkb[20] => ~NO_FANOUT~
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial.IN1
dbrkb[33] => match_paired_combinatorial.IN1
dbrkb[34] => match_paired_combinatorial.IN1
dbrkb[35] => match_paired_combinatorial.IN1
dbrkb[36] => match_paired_combinatorial.IN1
dbrkb[37] => match_paired_combinatorial.IN1
dbrkb[38] => match_paired_combinatorial.IN1
dbrkb[39] => match_paired_combinatorial.IN1
dbrkb[40] => match_paired_combinatorial.IN1
dbrkb[41] => match_paired_combinatorial.IN1
dbrkb[42] => match_paired_combinatorial.IN1
dbrkb[43] => match_paired_combinatorial.IN1
dbrkb[44] => match_paired_combinatorial.IN1
dbrkb[45] => match_paired_combinatorial.IN1
dbrkb[46] => match_paired_combinatorial.IN1
dbrkb[47] => match_paired_combinatorial.IN1
dbrkb[48] => match_paired_combinatorial.IN1
dbrkb[49] => match_paired_combinatorial.IN1
dbrkb[50] => match_paired_combinatorial.IN1
dbrkb[51] => match_paired_combinatorial.IN1
dbrkb[52] => match_paired_combinatorial.IN1
dbrkb[53] => match_paired_combinatorial.IN1
dbrkb[54] => match_paired_combinatorial.IN1
dbrkb[55] => match_paired_combinatorial.IN1
dbrkb[56] => match_paired_combinatorial.IN1
dbrkb[57] => match_paired_combinatorial.IN1
dbrkb[58] => match_paired_combinatorial.IN1
dbrkb[59] => match_paired_combinatorial.IN1
dbrkb[60] => match_paired_combinatorial.IN1
dbrkb[61] => match_paired_combinatorial.IN1
dbrkb[62] => match_paired_combinatorial.IN1
dbrkb[63] => match_paired_combinatorial.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial.IN1
write => match_paired_combinatorial.IN1
match_paired <= match_paired_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single
addr[0] => Equal0.IN17
addr[1] => Equal0.IN16
addr[2] => Equal0.IN15
addr[3] => Equal0.IN14
addr[4] => Equal0.IN13
addr[5] => Equal0.IN12
addr[6] => Equal0.IN11
addr[7] => Equal0.IN10
addr[8] => Equal0.IN9
addr[9] => Equal0.IN8
addr[10] => Equal0.IN7
addr[11] => Equal0.IN6
addr[12] => Equal0.IN5
addr[13] => Equal0.IN4
addr[14] => Equal0.IN3
addr[15] => Equal0.IN2
addr[16] => Equal0.IN1
addr[17] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN35
dbrk[1] => Equal0.IN34
dbrk[2] => Equal0.IN33
dbrk[3] => Equal0.IN32
dbrk[4] => Equal0.IN31
dbrk[5] => Equal0.IN30
dbrk[6] => Equal0.IN29
dbrk[7] => Equal0.IN28
dbrk[8] => Equal0.IN27
dbrk[9] => Equal0.IN26
dbrk[10] => Equal0.IN25
dbrk[11] => Equal0.IN24
dbrk[12] => Equal0.IN23
dbrk[13] => Equal0.IN22
dbrk[14] => Equal0.IN21
dbrk[15] => Equal0.IN20
dbrk[16] => Equal0.IN19
dbrk[17] => Equal0.IN18
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1
match_single <= match_single_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single
addr[0] => Equal0.IN17
addr[1] => Equal0.IN16
addr[2] => Equal0.IN15
addr[3] => Equal0.IN14
addr[4] => Equal0.IN13
addr[5] => Equal0.IN12
addr[6] => Equal0.IN11
addr[7] => Equal0.IN10
addr[8] => Equal0.IN9
addr[9] => Equal0.IN8
addr[10] => Equal0.IN7
addr[11] => Equal0.IN6
addr[12] => Equal0.IN5
addr[13] => Equal0.IN4
addr[14] => Equal0.IN3
addr[15] => Equal0.IN2
addr[16] => Equal0.IN1
addr[17] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN35
dbrk[1] => Equal0.IN34
dbrk[2] => Equal0.IN33
dbrk[3] => Equal0.IN32
dbrk[4] => Equal0.IN31
dbrk[5] => Equal0.IN30
dbrk[6] => Equal0.IN29
dbrk[7] => Equal0.IN28
dbrk[8] => Equal0.IN27
dbrk[9] => Equal0.IN26
dbrk[10] => Equal0.IN25
dbrk[11] => Equal0.IN24
dbrk[12] => Equal0.IN23
dbrk[13] => Equal0.IN22
dbrk[14] => Equal0.IN21
dbrk[15] => Equal0.IN20
dbrk[16] => Equal0.IN19
dbrk[17] => Equal0.IN18
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1
match_single <= match_single_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_op_beq => ~NO_FANOUT~
M_op_bge => ~NO_FANOUT~
M_op_bgeu => ~NO_FANOUT~
M_op_blt => ~NO_FANOUT~
M_op_bltu => ~NO_FANOUT~
M_op_bne => ~NO_FANOUT~
M_op_br => ~NO_FANOUT~
M_op_bret => ~NO_FANOUT~
M_op_call => ~NO_FANOUT~
M_op_callr => ~NO_FANOUT~
M_op_eret => ~NO_FANOUT~
M_op_jmp => ~NO_FANOUT~
M_op_ret => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_pcb[14] => ~NO_FANOUT~
M_pcb[15] => ~NO_FANOUT~
M_pcb[16] => ~NO_FANOUT~
M_pcb[17] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_filtered[0] => ~NO_FANOUT~
M_wr_data_filtered[1] => ~NO_FANOUT~
M_wr_data_filtered[2] => ~NO_FANOUT~
M_wr_data_filtered[3] => ~NO_FANOUT~
M_wr_data_filtered[4] => ~NO_FANOUT~
M_wr_data_filtered[5] => ~NO_FANOUT~
M_wr_data_filtered[6] => ~NO_FANOUT~
M_wr_data_filtered[7] => ~NO_FANOUT~
M_wr_data_filtered[8] => ~NO_FANOUT~
M_wr_data_filtered[9] => ~NO_FANOUT~
M_wr_data_filtered[10] => ~NO_FANOUT~
M_wr_data_filtered[11] => ~NO_FANOUT~
M_wr_data_filtered[12] => ~NO_FANOUT~
M_wr_data_filtered[13] => ~NO_FANOUT~
M_wr_data_filtered[14] => ~NO_FANOUT~
M_wr_data_filtered[15] => ~NO_FANOUT~
M_wr_data_filtered[16] => ~NO_FANOUT~
M_wr_data_filtered[17] => ~NO_FANOUT~
M_wr_data_filtered[18] => ~NO_FANOUT~
M_wr_data_filtered[19] => ~NO_FANOUT~
M_wr_data_filtered[20] => ~NO_FANOUT~
M_wr_data_filtered[21] => ~NO_FANOUT~
M_wr_data_filtered[22] => ~NO_FANOUT~
M_wr_data_filtered[23] => ~NO_FANOUT~
M_wr_data_filtered[24] => ~NO_FANOUT~
M_wr_data_filtered[25] => ~NO_FANOUT~
M_wr_data_filtered[26] => ~NO_FANOUT~
M_wr_data_filtered[27] => ~NO_FANOUT~
M_wr_data_filtered[28] => ~NO_FANOUT~
M_wr_data_filtered[29] => ~NO_FANOUT~
M_wr_data_filtered[30] => ~NO_FANOUT~
M_wr_data_filtered[31] => ~NO_FANOUT~
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => ~NO_FANOUT~
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => atm[0]~reg0.DATAIN
cpu_d_address[1] => atm[1]~reg0.DATAIN
cpu_d_address[2] => atm[2]~reg0.DATAIN
cpu_d_address[3] => atm[3]~reg0.DATAIN
cpu_d_address[4] => atm[4]~reg0.DATAIN
cpu_d_address[5] => atm[5]~reg0.DATAIN
cpu_d_address[6] => atm[6]~reg0.DATAIN
cpu_d_address[7] => atm[7]~reg0.DATAIN
cpu_d_address[8] => atm[8]~reg0.DATAIN
cpu_d_address[9] => atm[9]~reg0.DATAIN
cpu_d_address[10] => atm[10]~reg0.DATAIN
cpu_d_address[11] => atm[11]~reg0.DATAIN
cpu_d_address[12] => atm[12]~reg0.DATAIN
cpu_d_address[13] => atm[13]~reg0.DATAIN
cpu_d_address[14] => atm[14]~reg0.DATAIN
cpu_d_address[15] => atm[15]~reg0.DATAIN
cpu_d_address[16] => atm[16]~reg0.DATAIN
cpu_d_address[17] => atm[17]~reg0.DATAIN
cpu_d_read => process_0.IN0
cpu_d_readdata[0] => dtm.DATAA
cpu_d_readdata[1] => dtm.DATAA
cpu_d_readdata[2] => dtm.DATAA
cpu_d_readdata[3] => dtm.DATAA
cpu_d_readdata[4] => dtm.DATAA
cpu_d_readdata[5] => dtm.DATAA
cpu_d_readdata[6] => dtm.DATAA
cpu_d_readdata[7] => dtm.DATAA
cpu_d_readdata[8] => dtm.DATAA
cpu_d_readdata[9] => dtm.DATAA
cpu_d_readdata[10] => dtm.DATAA
cpu_d_readdata[11] => dtm.DATAA
cpu_d_readdata[12] => dtm.DATAA
cpu_d_readdata[13] => dtm.DATAA
cpu_d_readdata[14] => dtm.DATAA
cpu_d_readdata[15] => dtm.DATAA
cpu_d_readdata[16] => dtm.DATAA
cpu_d_readdata[17] => dtm.DATAA
cpu_d_readdata[18] => dtm.DATAA
cpu_d_readdata[19] => dtm.DATAA
cpu_d_readdata[20] => dtm.DATAA
cpu_d_readdata[21] => dtm.DATAA
cpu_d_readdata[22] => dtm.DATAA
cpu_d_readdata[23] => dtm.DATAA
cpu_d_readdata[24] => dtm.DATAA
cpu_d_readdata[25] => dtm.DATAA
cpu_d_readdata[26] => dtm.DATAA
cpu_d_readdata[27] => dtm.DATAA
cpu_d_readdata[28] => dtm.DATAA
cpu_d_readdata[29] => dtm.DATAA
cpu_d_readdata[30] => dtm.DATAA
cpu_d_readdata[31] => dtm.DATAA
cpu_d_wait => process_0.IN1
cpu_d_wait => process_0.IN0
cpu_d_write => process_0.IN1
cpu_d_writedata[0] => dtm.DATAB
cpu_d_writedata[1] => dtm.DATAB
cpu_d_writedata[2] => dtm.DATAB
cpu_d_writedata[3] => dtm.DATAB
cpu_d_writedata[4] => dtm.DATAB
cpu_d_writedata[5] => dtm.DATAB
cpu_d_writedata[6] => dtm.DATAB
cpu_d_writedata[7] => dtm.DATAB
cpu_d_writedata[8] => dtm.DATAB
cpu_d_writedata[9] => dtm.DATAB
cpu_d_writedata[10] => dtm.DATAB
cpu_d_writedata[11] => dtm.DATAB
cpu_d_writedata[12] => dtm.DATAB
cpu_d_writedata[13] => dtm.DATAB
cpu_d_writedata[14] => dtm.DATAB
cpu_d_writedata[15] => dtm.DATAB
cpu_d_writedata[16] => dtm.DATAB
cpu_d_writedata[17] => dtm.DATAB
cpu_d_writedata[18] => dtm.DATAB
cpu_d_writedata[19] => dtm.DATAB
cpu_d_writedata[20] => dtm.DATAB
cpu_d_writedata[21] => dtm.DATAB
cpu_d_writedata[22] => dtm.DATAB
cpu_d_writedata[23] => dtm.DATAB
cpu_d_writedata[24] => dtm.DATAB
cpu_d_writedata[25] => dtm.DATAB
cpu_d_writedata[26] => dtm.DATAB
cpu_d_writedata[27] => dtm.DATAB
cpu_d_writedata[28] => dtm.DATAB
cpu_d_writedata[29] => dtm.DATAB
cpu_d_writedata[30] => dtm.DATAB
cpu_d_writedata[31] => dtm.DATAB
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux0.IN9
ctrl[6] => Mux1.IN5
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux0.IN8
ctrl[7] => Mux1.IN4
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux0.IN9
atm_valid => Mux1.IN9
dtm_valid => Mux0.IN10
dtm_valid => Mux1.IN10
itm_valid => Mux0.IN8
itm_valid => Mux1.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
clk => trc_jtag_addr[0].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[16].CLK
clk => internal_trc_wrap.CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[6].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[19] => A_WE_StdLogicVector.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[20] => A_WE_StdLogicVector.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[21] => A_WE_StdLogicVector.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[22] => A_WE_StdLogicVector.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[23] => A_WE_StdLogicVector.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[24] => A_WE_StdLogicVector.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[25] => A_WE_StdLogicVector.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[26] => A_WE_StdLogicVector.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[27] => A_WE_StdLogicVector.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[28] => A_WE_StdLogicVector.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[29] => A_WE_StdLogicVector.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[30] => A_WE_StdLogicVector.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[31] => A_WE_StdLogicVector.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[32] => A_WE_StdLogicVector.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[33] => A_WE_StdLogicVector.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[34] => A_WE_StdLogicVector.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[35] => A_WE_StdLogicVector.DATAB
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_wrap.ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[6].ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => process_1.IN0
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_b => process_1.IN1
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_no_action_tracemem_a => process_1.IN1
trc_ctrl[0] => module_input11.IN1
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => WideOr0.IN0
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[33] => WideOr0.IN1
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[34] => WideOr0.IN2
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[35] => WideOr0.IN3
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_0a02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0a02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0a02:auto_generated.data_a[0]
data_a[1] => altsyncram_0a02:auto_generated.data_a[1]
data_a[2] => altsyncram_0a02:auto_generated.data_a[2]
data_a[3] => altsyncram_0a02:auto_generated.data_a[3]
data_a[4] => altsyncram_0a02:auto_generated.data_a[4]
data_a[5] => altsyncram_0a02:auto_generated.data_a[5]
data_a[6] => altsyncram_0a02:auto_generated.data_a[6]
data_a[7] => altsyncram_0a02:auto_generated.data_a[7]
data_a[8] => altsyncram_0a02:auto_generated.data_a[8]
data_a[9] => altsyncram_0a02:auto_generated.data_a[9]
data_a[10] => altsyncram_0a02:auto_generated.data_a[10]
data_a[11] => altsyncram_0a02:auto_generated.data_a[11]
data_a[12] => altsyncram_0a02:auto_generated.data_a[12]
data_a[13] => altsyncram_0a02:auto_generated.data_a[13]
data_a[14] => altsyncram_0a02:auto_generated.data_a[14]
data_a[15] => altsyncram_0a02:auto_generated.data_a[15]
data_a[16] => altsyncram_0a02:auto_generated.data_a[16]
data_a[17] => altsyncram_0a02:auto_generated.data_a[17]
data_a[18] => altsyncram_0a02:auto_generated.data_a[18]
data_a[19] => altsyncram_0a02:auto_generated.data_a[19]
data_a[20] => altsyncram_0a02:auto_generated.data_a[20]
data_a[21] => altsyncram_0a02:auto_generated.data_a[21]
data_a[22] => altsyncram_0a02:auto_generated.data_a[22]
data_a[23] => altsyncram_0a02:auto_generated.data_a[23]
data_a[24] => altsyncram_0a02:auto_generated.data_a[24]
data_a[25] => altsyncram_0a02:auto_generated.data_a[25]
data_a[26] => altsyncram_0a02:auto_generated.data_a[26]
data_a[27] => altsyncram_0a02:auto_generated.data_a[27]
data_a[28] => altsyncram_0a02:auto_generated.data_a[28]
data_a[29] => altsyncram_0a02:auto_generated.data_a[29]
data_a[30] => altsyncram_0a02:auto_generated.data_a[30]
data_a[31] => altsyncram_0a02:auto_generated.data_a[31]
data_a[32] => altsyncram_0a02:auto_generated.data_a[32]
data_a[33] => altsyncram_0a02:auto_generated.data_a[33]
data_a[34] => altsyncram_0a02:auto_generated.data_a[34]
data_a[35] => altsyncram_0a02:auto_generated.data_a[35]
data_b[0] => altsyncram_0a02:auto_generated.data_b[0]
data_b[1] => altsyncram_0a02:auto_generated.data_b[1]
data_b[2] => altsyncram_0a02:auto_generated.data_b[2]
data_b[3] => altsyncram_0a02:auto_generated.data_b[3]
data_b[4] => altsyncram_0a02:auto_generated.data_b[4]
data_b[5] => altsyncram_0a02:auto_generated.data_b[5]
data_b[6] => altsyncram_0a02:auto_generated.data_b[6]
data_b[7] => altsyncram_0a02:auto_generated.data_b[7]
data_b[8] => altsyncram_0a02:auto_generated.data_b[8]
data_b[9] => altsyncram_0a02:auto_generated.data_b[9]
data_b[10] => altsyncram_0a02:auto_generated.data_b[10]
data_b[11] => altsyncram_0a02:auto_generated.data_b[11]
data_b[12] => altsyncram_0a02:auto_generated.data_b[12]
data_b[13] => altsyncram_0a02:auto_generated.data_b[13]
data_b[14] => altsyncram_0a02:auto_generated.data_b[14]
data_b[15] => altsyncram_0a02:auto_generated.data_b[15]
data_b[16] => altsyncram_0a02:auto_generated.data_b[16]
data_b[17] => altsyncram_0a02:auto_generated.data_b[17]
data_b[18] => altsyncram_0a02:auto_generated.data_b[18]
data_b[19] => altsyncram_0a02:auto_generated.data_b[19]
data_b[20] => altsyncram_0a02:auto_generated.data_b[20]
data_b[21] => altsyncram_0a02:auto_generated.data_b[21]
data_b[22] => altsyncram_0a02:auto_generated.data_b[22]
data_b[23] => altsyncram_0a02:auto_generated.data_b[23]
data_b[24] => altsyncram_0a02:auto_generated.data_b[24]
data_b[25] => altsyncram_0a02:auto_generated.data_b[25]
data_b[26] => altsyncram_0a02:auto_generated.data_b[26]
data_b[27] => altsyncram_0a02:auto_generated.data_b[27]
data_b[28] => altsyncram_0a02:auto_generated.data_b[28]
data_b[29] => altsyncram_0a02:auto_generated.data_b[29]
data_b[30] => altsyncram_0a02:auto_generated.data_b[30]
data_b[31] => altsyncram_0a02:auto_generated.data_b[31]
data_b[32] => altsyncram_0a02:auto_generated.data_b[32]
data_b[33] => altsyncram_0a02:auto_generated.data_b[33]
data_b[34] => altsyncram_0a02:auto_generated.data_b[34]
data_b[35] => altsyncram_0a02:auto_generated.data_b[35]
address_a[0] => altsyncram_0a02:auto_generated.address_a[0]
address_a[1] => altsyncram_0a02:auto_generated.address_a[1]
address_a[2] => altsyncram_0a02:auto_generated.address_a[2]
address_a[3] => altsyncram_0a02:auto_generated.address_a[3]
address_a[4] => altsyncram_0a02:auto_generated.address_a[4]
address_a[5] => altsyncram_0a02:auto_generated.address_a[5]
address_a[6] => altsyncram_0a02:auto_generated.address_a[6]
address_b[0] => altsyncram_0a02:auto_generated.address_b[0]
address_b[1] => altsyncram_0a02:auto_generated.address_b[1]
address_b[2] => altsyncram_0a02:auto_generated.address_b[2]
address_b[3] => altsyncram_0a02:auto_generated.address_b[3]
address_b[4] => altsyncram_0a02:auto_generated.address_b[4]
address_b[5] => altsyncram_0a02:auto_generated.address_b[5]
address_b[6] => altsyncram_0a02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a02:auto_generated.clock0
clock1 => altsyncram_0a02:auto_generated.clock1
clocken0 => altsyncram_0a02:auto_generated.clocken0
clocken1 => altsyncram_0a02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0a02:auto_generated.q_a[0]
q_a[1] <= altsyncram_0a02:auto_generated.q_a[1]
q_a[2] <= altsyncram_0a02:auto_generated.q_a[2]
q_a[3] <= altsyncram_0a02:auto_generated.q_a[3]
q_a[4] <= altsyncram_0a02:auto_generated.q_a[4]
q_a[5] <= altsyncram_0a02:auto_generated.q_a[5]
q_a[6] <= altsyncram_0a02:auto_generated.q_a[6]
q_a[7] <= altsyncram_0a02:auto_generated.q_a[7]
q_a[8] <= altsyncram_0a02:auto_generated.q_a[8]
q_a[9] <= altsyncram_0a02:auto_generated.q_a[9]
q_a[10] <= altsyncram_0a02:auto_generated.q_a[10]
q_a[11] <= altsyncram_0a02:auto_generated.q_a[11]
q_a[12] <= altsyncram_0a02:auto_generated.q_a[12]
q_a[13] <= altsyncram_0a02:auto_generated.q_a[13]
q_a[14] <= altsyncram_0a02:auto_generated.q_a[14]
q_a[15] <= altsyncram_0a02:auto_generated.q_a[15]
q_a[16] <= altsyncram_0a02:auto_generated.q_a[16]
q_a[17] <= altsyncram_0a02:auto_generated.q_a[17]
q_a[18] <= altsyncram_0a02:auto_generated.q_a[18]
q_a[19] <= altsyncram_0a02:auto_generated.q_a[19]
q_a[20] <= altsyncram_0a02:auto_generated.q_a[20]
q_a[21] <= altsyncram_0a02:auto_generated.q_a[21]
q_a[22] <= altsyncram_0a02:auto_generated.q_a[22]
q_a[23] <= altsyncram_0a02:auto_generated.q_a[23]
q_a[24] <= altsyncram_0a02:auto_generated.q_a[24]
q_a[25] <= altsyncram_0a02:auto_generated.q_a[25]
q_a[26] <= altsyncram_0a02:auto_generated.q_a[26]
q_a[27] <= altsyncram_0a02:auto_generated.q_a[27]
q_a[28] <= altsyncram_0a02:auto_generated.q_a[28]
q_a[29] <= altsyncram_0a02:auto_generated.q_a[29]
q_a[30] <= altsyncram_0a02:auto_generated.q_a[30]
q_a[31] <= altsyncram_0a02:auto_generated.q_a[31]
q_a[32] <= altsyncram_0a02:auto_generated.q_a[32]
q_a[33] <= altsyncram_0a02:auto_generated.q_a[33]
q_a[34] <= altsyncram_0a02:auto_generated.q_a[34]
q_a[35] <= altsyncram_0a02:auto_generated.q_a[35]
q_b[0] <= altsyncram_0a02:auto_generated.q_b[0]
q_b[1] <= altsyncram_0a02:auto_generated.q_b[1]
q_b[2] <= altsyncram_0a02:auto_generated.q_b[2]
q_b[3] <= altsyncram_0a02:auto_generated.q_b[3]
q_b[4] <= altsyncram_0a02:auto_generated.q_b[4]
q_b[5] <= altsyncram_0a02:auto_generated.q_b[5]
q_b[6] <= altsyncram_0a02:auto_generated.q_b[6]
q_b[7] <= altsyncram_0a02:auto_generated.q_b[7]
q_b[8] <= altsyncram_0a02:auto_generated.q_b[8]
q_b[9] <= altsyncram_0a02:auto_generated.q_b[9]
q_b[10] <= altsyncram_0a02:auto_generated.q_b[10]
q_b[11] <= altsyncram_0a02:auto_generated.q_b[11]
q_b[12] <= altsyncram_0a02:auto_generated.q_b[12]
q_b[13] <= altsyncram_0a02:auto_generated.q_b[13]
q_b[14] <= altsyncram_0a02:auto_generated.q_b[14]
q_b[15] <= altsyncram_0a02:auto_generated.q_b[15]
q_b[16] <= altsyncram_0a02:auto_generated.q_b[16]
q_b[17] <= altsyncram_0a02:auto_generated.q_b[17]
q_b[18] <= altsyncram_0a02:auto_generated.q_b[18]
q_b[19] <= altsyncram_0a02:auto_generated.q_b[19]
q_b[20] <= altsyncram_0a02:auto_generated.q_b[20]
q_b[21] <= altsyncram_0a02:auto_generated.q_b[21]
q_b[22] <= altsyncram_0a02:auto_generated.q_b[22]
q_b[23] <= altsyncram_0a02:auto_generated.q_b[23]
q_b[24] <= altsyncram_0a02:auto_generated.q_b[24]
q_b[25] <= altsyncram_0a02:auto_generated.q_b[25]
q_b[26] <= altsyncram_0a02:auto_generated.q_b[26]
q_b[27] <= altsyncram_0a02:auto_generated.q_b[27]
q_b[28] <= altsyncram_0a02:auto_generated.q_b[28]
q_b[29] <= altsyncram_0a02:auto_generated.q_b[29]
q_b[30] <= altsyncram_0a02:auto_generated.q_b[30]
q_b[31] <= altsyncram_0a02:auto_generated.q_b[31]
q_b[32] <= altsyncram_0a02:auto_generated.q_b[32]
q_b[33] <= altsyncram_0a02:auto_generated.q_b[33]
q_b[34] <= altsyncram_0a02:auto_generated.q_b[34]
q_b[35] <= altsyncram_0a02:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[31]
clk => cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.debugack
monitor_error => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_ready
reset_n => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.reset_n
resetlatch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_on
trc_wrap => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigger_state_1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[0]
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[1]
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[2]
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[3]
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[4]
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[5]
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[6]
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[7]
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[8]
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[9]
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[10]
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[11]
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[12]
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[13]
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[14]
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[15]
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[16]
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[17]
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[18]
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[19]
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[20]
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[21]
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[22]
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[23]
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[24]
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[25]
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[26]
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[27]
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[28]
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[29]
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[30]
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[31]
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[32]
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[33]
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[34]
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[35]
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[36]
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo[37]
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => debugack_sync1.DATAIN
ir_in[0] => Mux0.IN1
ir_in[0] => Mux1.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux4.IN2
ir_in[0] => Mux5.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux21.IN3
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Mux43.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux45.IN5
ir_in[1] => Mux0.IN0
ir_in[1] => Mux1.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux4.IN1
ir_in[1] => Mux5.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux21.IN2
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Mux43.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux45.IN4
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => Mux37.IN2
monitor_ready => monitor_ready_sync1.DATAIN
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => monitor_ready_sync1.CLK
tck => debugack_sync1.CLK
tck => DRsize[0].CLK
tck => DRsize[1].CLK
tck => DRsize[2].CLK
tck => internal_sr[0].CLK
tck => internal_sr[1].CLK
tck => internal_sr[2].CLK
tck => internal_sr[3].CLK
tck => internal_sr[4].CLK
tck => internal_sr[5].CLK
tck => internal_sr[6].CLK
tck => internal_sr[7].CLK
tck => internal_sr[8].CLK
tck => internal_sr[9].CLK
tck => internal_sr[10].CLK
tck => internal_sr[11].CLK
tck => internal_sr[12].CLK
tck => internal_sr[13].CLK
tck => internal_sr[14].CLK
tck => internal_sr[15].CLK
tck => internal_sr[16].CLK
tck => internal_sr[17].CLK
tck => internal_sr[18].CLK
tck => internal_sr[19].CLK
tck => internal_sr[20].CLK
tck => internal_sr[21].CLK
tck => internal_sr[22].CLK
tck => internal_sr[23].CLK
tck => internal_sr[24].CLK
tck => internal_sr[25].CLK
tck => internal_sr[26].CLK
tck => internal_sr[27].CLK
tck => internal_sr[28].CLK
tck => internal_sr[29].CLK
tck => internal_sr[30].CLK
tck => internal_sr[31].CLK
tck => internal_sr[32].CLK
tck => internal_sr[33].CLK
tck => internal_sr[34].CLK
tck => internal_sr[35].CLK
tck => internal_sr[36].CLK
tck => internal_sr[37].CLK
tdi => Mux38.IN0
tdi => Mux39.IN0
tdi => Mux40.IN0
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => internal_sr.DATAB
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN3
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN4
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN5
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8].DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9].DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10].DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11].DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12].DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13].DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14].DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15].DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16].DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17].DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18].DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19].DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20].DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21].DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22].DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23].DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24].DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25].DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26].DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27].DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28].DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29].DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30].DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31].DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32].DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33].DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34].DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35].DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36].DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37].DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= internal_sr[0].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => internal_jdo1[0].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[37].CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => uir_sync3.CLK
clk => uir_sync2.CLK
clk => uir_sync1.CLK
clk => jxdr.CLK
clk => prejxdr.CLK
clk => udr_sync3.CLK
clk => udr_sync2.CLK
clk => udr_sync1.CLK
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => udr_sync1.DATAIN
vs_uir => uir_sync1.DATAIN
jdo[0] <= jdo[0].DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1].DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2].DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3].DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4].DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5].DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6].DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7].DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8].DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9].DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10].DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11].DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12].DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13].DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14].DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15].DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16].DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17].DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18].DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19].DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20].DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21].DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22].DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23].DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24].DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25].DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26].DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27].DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28].DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29].DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30].DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31].DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32].DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33].DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34].DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35].DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36].DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37].DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]


|Lab6|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN


|Lab6|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN35
cpu_data_master_address_to_slave[4] => Equal0.IN34
cpu_data_master_address_to_slave[5] => Equal0.IN33
cpu_data_master_address_to_slave[6] => Equal0.IN32
cpu_data_master_address_to_slave[7] => Equal0.IN31
cpu_data_master_address_to_slave[8] => Equal0.IN30
cpu_data_master_address_to_slave[9] => Equal0.IN29
cpu_data_master_address_to_slave[10] => Equal0.IN28
cpu_data_master_address_to_slave[11] => Equal0.IN27
cpu_data_master_address_to_slave[12] => Equal0.IN26
cpu_data_master_address_to_slave[13] => Equal0.IN25
cpu_data_master_address_to_slave[14] => Equal0.IN24
cpu_data_master_address_to_slave[15] => Equal0.IN23
cpu_data_master_address_to_slave[16] => Equal0.IN22
cpu_data_master_address_to_slave[17] => Equal0.IN21
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => internal_av_waitrequest.IN1
av_chipselect => process_2.IN0
av_chipselect => process_2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => process_2.IN1
av_read_n => internal_av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => process_2.IN1
av_write_n => internal_av_waitrequest.IN1
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[0] => ien_AF.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[1] => ien_AE.DATAB
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
clk => dataavailable~reg0.CLK
clk => readyfordata~reg0.CLK
clk => internal_av_waitrequest.CLK
clk => woverflow.CLK
clk => ac.CLK
clk => ien_AF.CLK
clk => ien_AE.CLK
clk => read_0.CLK
clk => rvalid.CLK
clk => fifo_wr.CLK
clk => fifo_AF.CLK
clk => fifo_AE.CLK
clk => t_dav.CLK
clk => r_val.CLK
clk => pause_irq.CLK
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => internal_av_waitrequest.PRESET
rst_n => woverflow.ACLR
rst_n => ac.ACLR
rst_n => ien_AF.ACLR
rst_n => ien_AE.ACLR
rst_n => read_0.ACLR
rst_n => rvalid.ACLR
rst_n => fifo_wr.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_AE.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => pause_irq.ACLR
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_l011:dpfifo.aclr
clock => a_dpfifo_l011:dpfifo.clock
data[0] => a_dpfifo_l011:dpfifo.data[0]
data[1] => a_dpfifo_l011:dpfifo.data[1]
data[2] => a_dpfifo_l011:dpfifo.data[2]
data[3] => a_dpfifo_l011:dpfifo.data[3]
data[4] => a_dpfifo_l011:dpfifo.data[4]
data[5] => a_dpfifo_l011:dpfifo.data[5]
data[6] => a_dpfifo_l011:dpfifo.data[6]
data[7] => a_dpfifo_l011:dpfifo.data[7]
empty <= a_dpfifo_l011:dpfifo.empty
full <= a_dpfifo_l011:dpfifo.full
q[0] <= a_dpfifo_l011:dpfifo.q[0]
q[1] <= a_dpfifo_l011:dpfifo.q[1]
q[2] <= a_dpfifo_l011:dpfifo.q[2]
q[3] <= a_dpfifo_l011:dpfifo.q[3]
q[4] <= a_dpfifo_l011:dpfifo.q[4]
q[5] <= a_dpfifo_l011:dpfifo.q[5]
q[6] <= a_dpfifo_l011:dpfifo.q[6]
q[7] <= a_dpfifo_l011:dpfifo.q[7]
rdreq => a_dpfifo_l011:dpfifo.rreq
usedw[0] <= a_dpfifo_l011:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_l011:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_l011:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_l011:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_l011:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_l011:dpfifo.usedw[5]
wrreq => a_dpfifo_l011:dpfifo.wreq


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_nio1:FIFOram.clock0
clock => altsyncram_nio1:FIFOram.clock1
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => altsyncram_nio1:FIFOram.data_a[0]
data[1] => altsyncram_nio1:FIFOram.data_a[1]
data[2] => altsyncram_nio1:FIFOram.data_a[2]
data[3] => altsyncram_nio1:FIFOram.data_a[3]
data[4] => altsyncram_nio1:FIFOram.data_a[4]
data[5] => altsyncram_nio1:FIFOram.data_a[5]
data[6] => altsyncram_nio1:FIFOram.data_a[6]
data[7] => altsyncram_nio1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_nio1:FIFOram.q_b[0]
q[1] <= altsyncram_nio1:FIFOram.q_b[1]
q[2] <= altsyncram_nio1:FIFOram.q_b[2]
q[3] <= altsyncram_nio1:FIFOram.q_b[3]
q[4] <= altsyncram_nio1:FIFOram.q_b[4]
q[5] <= altsyncram_nio1:FIFOram.q_b[5]
q[6] <= altsyncram_nio1:FIFOram.q_b[6]
q[7] <= altsyncram_nio1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_nio1:FIFOram.wren_a
wreq => cntr_1ob:wr_ptr.cnt_en


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_l011:dpfifo.aclr
clock => a_dpfifo_l011:dpfifo.clock
data[0] => a_dpfifo_l011:dpfifo.data[0]
data[1] => a_dpfifo_l011:dpfifo.data[1]
data[2] => a_dpfifo_l011:dpfifo.data[2]
data[3] => a_dpfifo_l011:dpfifo.data[3]
data[4] => a_dpfifo_l011:dpfifo.data[4]
data[5] => a_dpfifo_l011:dpfifo.data[5]
data[6] => a_dpfifo_l011:dpfifo.data[6]
data[7] => a_dpfifo_l011:dpfifo.data[7]
empty <= a_dpfifo_l011:dpfifo.empty
full <= a_dpfifo_l011:dpfifo.full
q[0] <= a_dpfifo_l011:dpfifo.q[0]
q[1] <= a_dpfifo_l011:dpfifo.q[1]
q[2] <= a_dpfifo_l011:dpfifo.q[2]
q[3] <= a_dpfifo_l011:dpfifo.q[3]
q[4] <= a_dpfifo_l011:dpfifo.q[4]
q[5] <= a_dpfifo_l011:dpfifo.q[5]
q[6] <= a_dpfifo_l011:dpfifo.q[6]
q[7] <= a_dpfifo_l011:dpfifo.q[7]
rdreq => a_dpfifo_l011:dpfifo.rreq
usedw[0] <= a_dpfifo_l011:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_l011:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_l011:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_l011:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_l011:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_l011:dpfifo.usedw[5]
wrreq => a_dpfifo_l011:dpfifo.wreq


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_nio1:FIFOram.clock0
clock => altsyncram_nio1:FIFOram.clock1
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => altsyncram_nio1:FIFOram.data_a[0]
data[1] => altsyncram_nio1:FIFOram.data_a[1]
data[2] => altsyncram_nio1:FIFOram.data_a[2]
data[3] => altsyncram_nio1:FIFOram.data_a[3]
data[4] => altsyncram_nio1:FIFOram.data_a[4]
data[5] => altsyncram_nio1:FIFOram.data_a[5]
data[6] => altsyncram_nio1:FIFOram.data_a[6]
data[7] => altsyncram_nio1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_nio1:FIFOram.q_b[0]
q[1] <= altsyncram_nio1:FIFOram.q_b[1]
q[2] <= altsyncram_nio1:FIFOram.q_b[2]
q[3] <= altsyncram_nio1:FIFOram.q_b[3]
q[4] <= altsyncram_nio1:FIFOram.q_b[4]
q[5] <= altsyncram_nio1:FIFOram.q_b[5]
q[6] <= altsyncram_nio1:FIFOram.q_b[6]
q[7] <= altsyncram_nio1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_nio1:FIFOram.wren_a
wreq => cntr_1ob:wr_ptr.cnt_en


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst
tck <= altera_fabric_endpoint:ep.receive[0]
tms <= altera_fabric_endpoint:ep.receive[1]
tdi <= altera_fabric_endpoint:ep.receive[2]
tdo => altera_fabric_endpoint:ep.send[0]
ena <= altera_fabric_endpoint:ep.receive[3]
vir_tdi <= <GND>
usr1 <= altera_fabric_endpoint:ep.receive[4]
clr <= altera_fabric_endpoint:ep.receive[5]
clrn <= altera_fabric_endpoint:ep.receive[6]
jtag_state_tlr <= altera_fabric_endpoint:ep.receive[7]
jtag_state_rti <= altera_fabric_endpoint:ep.receive[8]
jtag_state_sdrs <= altera_fabric_endpoint:ep.receive[9]
jtag_state_cdr <= altera_fabric_endpoint:ep.receive[10]
jtag_state_sdr <= altera_fabric_endpoint:ep.receive[11]
jtag_state_e1dr <= altera_fabric_endpoint:ep.receive[12]
jtag_state_pdr <= altera_fabric_endpoint:ep.receive[13]
jtag_state_e2dr <= altera_fabric_endpoint:ep.receive[14]
jtag_state_udr <= altera_fabric_endpoint:ep.receive[15]
jtag_state_sirs <= altera_fabric_endpoint:ep.receive[16]
jtag_state_cir <= altera_fabric_endpoint:ep.receive[17]
jtag_state_sir <= altera_fabric_endpoint:ep.receive[18]
jtag_state_e1ir <= altera_fabric_endpoint:ep.receive[19]
jtag_state_pir <= altera_fabric_endpoint:ep.receive[20]
jtag_state_e2ir <= altera_fabric_endpoint:ep.receive[21]
jtag_state_uir <= altera_fabric_endpoint:ep.receive[22]
ir_in[0] <= altera_fabric_endpoint:ep.receive[23]
irq => altera_fabric_endpoint:ep.send[1]
ir_out[0] => altera_fabric_endpoint:ep.send[2]


|Lab6|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
send[2] => fabric_send[2].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
receive[1] <= fabric_receive[1].DB_MAX_OUTPUT_PORT_TYPE
receive[2] <= fabric_receive[2].DB_MAX_OUTPUT_PORT_TYPE
receive[3] <= fabric_receive[3].DB_MAX_OUTPUT_PORT_TYPE
receive[4] <= fabric_receive[4].DB_MAX_OUTPUT_PORT_TYPE
receive[5] <= fabric_receive[5].DB_MAX_OUTPUT_PORT_TYPE
receive[6] <= fabric_receive[6].DB_MAX_OUTPUT_PORT_TYPE
receive[7] <= fabric_receive[7].DB_MAX_OUTPUT_PORT_TYPE
receive[8] <= fabric_receive[8].DB_MAX_OUTPUT_PORT_TYPE
receive[9] <= fabric_receive[9].DB_MAX_OUTPUT_PORT_TYPE
receive[10] <= fabric_receive[10].DB_MAX_OUTPUT_PORT_TYPE
receive[11] <= fabric_receive[11].DB_MAX_OUTPUT_PORT_TYPE
receive[12] <= fabric_receive[12].DB_MAX_OUTPUT_PORT_TYPE
receive[13] <= fabric_receive[13].DB_MAX_OUTPUT_PORT_TYPE
receive[14] <= fabric_receive[14].DB_MAX_OUTPUT_PORT_TYPE
receive[15] <= fabric_receive[15].DB_MAX_OUTPUT_PORT_TYPE
receive[16] <= fabric_receive[16].DB_MAX_OUTPUT_PORT_TYPE
receive[17] <= fabric_receive[17].DB_MAX_OUTPUT_PORT_TYPE
receive[18] <= fabric_receive[18].DB_MAX_OUTPUT_PORT_TYPE
receive[19] <= fabric_receive[19].DB_MAX_OUTPUT_PORT_TYPE
receive[20] <= fabric_receive[20].DB_MAX_OUTPUT_PORT_TYPE
receive[21] <= fabric_receive[21].DB_MAX_OUTPUT_PORT_TYPE
receive[22] <= fabric_receive[22].DB_MAX_OUTPUT_PORT_TYPE
receive[23] <= fabric_receive[23].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[2] <= send[2].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN
fabric_receive[1] => receive[1].DATAIN
fabric_receive[2] => receive[2].DATAIN
fabric_receive[3] => receive[3].DATAIN
fabric_receive[4] => receive[4].DATAIN
fabric_receive[5] => receive[5].DATAIN
fabric_receive[6] => receive[6].DATAIN
fabric_receive[7] => receive[7].DATAIN
fabric_receive[8] => receive[8].DATAIN
fabric_receive[9] => receive[9].DATAIN
fabric_receive[10] => receive[10].DATAIN
fabric_receive[11] => receive[11].DATAIN
fabric_receive[12] => receive[12].DATAIN
fabric_receive[13] => receive[13].DATAIN
fabric_receive[14] => receive[14].DATAIN
fabric_receive[15] => receive[15].DATAIN
fabric_receive[16] => receive[16].DATAIN
fabric_receive[17] => receive[17].DATAIN
fabric_receive[18] => receive[18].DATAIN
fabric_receive[19] => receive[19].DATAIN
fabric_receive[20] => receive[20].DATAIN
fabric_receive[21] => receive[21].DATAIN
fabric_receive[22] => receive[22].DATAIN
fabric_receive[23] => receive[23].DATAIN


|Lab6|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1
clk => d1_onchip_mem_s1_end_xfer~reg0.CLK
clk => onchip_mem_s1_reg_firsttransfer.CLK
clk => onchip_mem_s1_arb_addend[0].CLK
clk => onchip_mem_s1_arb_addend[1].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[0].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[1].CLK
clk => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.CLK
clk => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.CLK
clk => onchip_mem_s1_slavearbiterlockenable.CLK
clk => onchip_mem_s1_arb_share_counter.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[16] => Equal0.IN35
cpu_data_master_address_to_slave[17] => Equal0.IN34
cpu_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_read => internal_cpu_data_master_requests_onchip_mem_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_read => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register_in.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_onchip_mem_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_onchip_mem_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_write => onchip_mem_s1_write.IN1
cpu_data_master_writedata[0] => onchip_mem_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => onchip_mem_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => onchip_mem_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => onchip_mem_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => onchip_mem_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => onchip_mem_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => onchip_mem_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => onchip_mem_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => onchip_mem_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => onchip_mem_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => onchip_mem_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => onchip_mem_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => onchip_mem_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => onchip_mem_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => onchip_mem_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => onchip_mem_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => onchip_mem_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => onchip_mem_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => onchip_mem_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => onchip_mem_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => onchip_mem_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => onchip_mem_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => onchip_mem_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => onchip_mem_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => onchip_mem_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => onchip_mem_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => onchip_mem_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => onchip_mem_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => onchip_mem_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => onchip_mem_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => onchip_mem_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => onchip_mem_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[11] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[12] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[13] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[14] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[15] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[16] => Equal1.IN35
cpu_instruction_master_address_to_slave[17] => Equal1.IN34
cpu_instruction_master_latency_counter => LessThan0.IN2
cpu_instruction_master_read => internal_cpu_instruction_master_requests_onchip_mem_s1.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_onchip_mem_s1.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register_in.IN1
onchip_mem_s1_readdata[0] => onchip_mem_s1_readdata_from_sa[0].DATAIN
onchip_mem_s1_readdata[1] => onchip_mem_s1_readdata_from_sa[1].DATAIN
onchip_mem_s1_readdata[2] => onchip_mem_s1_readdata_from_sa[2].DATAIN
onchip_mem_s1_readdata[3] => onchip_mem_s1_readdata_from_sa[3].DATAIN
onchip_mem_s1_readdata[4] => onchip_mem_s1_readdata_from_sa[4].DATAIN
onchip_mem_s1_readdata[5] => onchip_mem_s1_readdata_from_sa[5].DATAIN
onchip_mem_s1_readdata[6] => onchip_mem_s1_readdata_from_sa[6].DATAIN
onchip_mem_s1_readdata[7] => onchip_mem_s1_readdata_from_sa[7].DATAIN
onchip_mem_s1_readdata[8] => onchip_mem_s1_readdata_from_sa[8].DATAIN
onchip_mem_s1_readdata[9] => onchip_mem_s1_readdata_from_sa[9].DATAIN
onchip_mem_s1_readdata[10] => onchip_mem_s1_readdata_from_sa[10].DATAIN
onchip_mem_s1_readdata[11] => onchip_mem_s1_readdata_from_sa[11].DATAIN
onchip_mem_s1_readdata[12] => onchip_mem_s1_readdata_from_sa[12].DATAIN
onchip_mem_s1_readdata[13] => onchip_mem_s1_readdata_from_sa[13].DATAIN
onchip_mem_s1_readdata[14] => onchip_mem_s1_readdata_from_sa[14].DATAIN
onchip_mem_s1_readdata[15] => onchip_mem_s1_readdata_from_sa[15].DATAIN
onchip_mem_s1_readdata[16] => onchip_mem_s1_readdata_from_sa[16].DATAIN
onchip_mem_s1_readdata[17] => onchip_mem_s1_readdata_from_sa[17].DATAIN
onchip_mem_s1_readdata[18] => onchip_mem_s1_readdata_from_sa[18].DATAIN
onchip_mem_s1_readdata[19] => onchip_mem_s1_readdata_from_sa[19].DATAIN
onchip_mem_s1_readdata[20] => onchip_mem_s1_readdata_from_sa[20].DATAIN
onchip_mem_s1_readdata[21] => onchip_mem_s1_readdata_from_sa[21].DATAIN
onchip_mem_s1_readdata[22] => onchip_mem_s1_readdata_from_sa[22].DATAIN
onchip_mem_s1_readdata[23] => onchip_mem_s1_readdata_from_sa[23].DATAIN
onchip_mem_s1_readdata[24] => onchip_mem_s1_readdata_from_sa[24].DATAIN
onchip_mem_s1_readdata[25] => onchip_mem_s1_readdata_from_sa[25].DATAIN
onchip_mem_s1_readdata[26] => onchip_mem_s1_readdata_from_sa[26].DATAIN
onchip_mem_s1_readdata[27] => onchip_mem_s1_readdata_from_sa[27].DATAIN
onchip_mem_s1_readdata[28] => onchip_mem_s1_readdata_from_sa[28].DATAIN
onchip_mem_s1_readdata[29] => onchip_mem_s1_readdata_from_sa[29].DATAIN
onchip_mem_s1_readdata[30] => onchip_mem_s1_readdata_from_sa[30].DATAIN
onchip_mem_s1_readdata[31] => onchip_mem_s1_readdata_from_sa[31].DATAIN
reset_n => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => d1_onchip_mem_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => onchip_mem_s1_arb_share_counter.ACLR
reset_n => onchip_mem_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[1].ACLR
reset_n => onchip_mem_s1_arb_addend[0].PRESET
reset_n => onchip_mem_s1_arb_addend[1].ACLR
reset_n => onchip_mem_s1_reg_firsttransfer.PRESET
cpu_data_master_granted_onchip_mem_s1 <= onchip_mem_s1_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_onchip_mem_s1 <= internal_cpu_data_master_qualified_request_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_onchip_mem_s1 <= cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_onchip_mem_s1 <= internal_cpu_data_master_requests_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_onchip_mem_s1 <= onchip_mem_s1_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_onchip_mem_s1 <= internal_cpu_instruction_master_qualified_request_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_onchip_mem_s1 <= cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_onchip_mem_s1 <= internal_cpu_instruction_master_requests_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_mem_s1_end_xfer <= d1_onchip_mem_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_chipselect <= onchip_mem_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_clken <= <VCC>
onchip_mem_s1_readdata_from_sa[0] <= onchip_mem_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[1] <= onchip_mem_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[2] <= onchip_mem_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[3] <= onchip_mem_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[4] <= onchip_mem_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[5] <= onchip_mem_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[6] <= onchip_mem_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[7] <= onchip_mem_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[8] <= onchip_mem_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[9] <= onchip_mem_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[10] <= onchip_mem_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[11] <= onchip_mem_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[12] <= onchip_mem_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[13] <= onchip_mem_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[14] <= onchip_mem_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[15] <= onchip_mem_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[16] <= onchip_mem_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[17] <= onchip_mem_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[18] <= onchip_mem_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[19] <= onchip_mem_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[20] <= onchip_mem_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[21] <= onchip_mem_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[22] <= onchip_mem_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[23] <= onchip_mem_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[24] <= onchip_mem_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[25] <= onchip_mem_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[26] <= onchip_mem_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[27] <= onchip_mem_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[28] <= onchip_mem_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[29] <= onchip_mem_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[30] <= onchip_mem_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[31] <= onchip_mem_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_write <= onchip_mem_s1_write.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_onchip_mem_s1 <= cpu_data_master_read_data_valid_onchip_mem_s1_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem
address[0] => altsyncram:the_altsyncram.address_a[0]
address[1] => altsyncram:the_altsyncram.address_a[1]
address[2] => altsyncram:the_altsyncram.address_a[2]
address[3] => altsyncram:the_altsyncram.address_a[3]
address[4] => altsyncram:the_altsyncram.address_a[4]
address[5] => altsyncram:the_altsyncram.address_a[5]
address[6] => altsyncram:the_altsyncram.address_a[6]
address[7] => altsyncram:the_altsyncram.address_a[7]
address[8] => altsyncram:the_altsyncram.address_a[8]
address[9] => altsyncram:the_altsyncram.address_a[9]
address[10] => altsyncram:the_altsyncram.address_a[10]
address[11] => altsyncram:the_altsyncram.address_a[11]
address[12] => altsyncram:the_altsyncram.address_a[12]
address[13] => altsyncram:the_altsyncram.address_a[13]
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
chipselect => wren.IN0
clk => altsyncram:the_altsyncram.clock0
clken => altsyncram:the_altsyncram.clocken0
write => wren.IN1
writedata[0] => altsyncram:the_altsyncram.data_a[0]
writedata[1] => altsyncram:the_altsyncram.data_a[1]
writedata[2] => altsyncram:the_altsyncram.data_a[2]
writedata[3] => altsyncram:the_altsyncram.data_a[3]
writedata[4] => altsyncram:the_altsyncram.data_a[4]
writedata[5] => altsyncram:the_altsyncram.data_a[5]
writedata[6] => altsyncram:the_altsyncram.data_a[6]
writedata[7] => altsyncram:the_altsyncram.data_a[7]
writedata[8] => altsyncram:the_altsyncram.data_a[8]
writedata[9] => altsyncram:the_altsyncram.data_a[9]
writedata[10] => altsyncram:the_altsyncram.data_a[10]
writedata[11] => altsyncram:the_altsyncram.data_a[11]
writedata[12] => altsyncram:the_altsyncram.data_a[12]
writedata[13] => altsyncram:the_altsyncram.data_a[13]
writedata[14] => altsyncram:the_altsyncram.data_a[14]
writedata[15] => altsyncram:the_altsyncram.data_a[15]
writedata[16] => altsyncram:the_altsyncram.data_a[16]
writedata[17] => altsyncram:the_altsyncram.data_a[17]
writedata[18] => altsyncram:the_altsyncram.data_a[18]
writedata[19] => altsyncram:the_altsyncram.data_a[19]
writedata[20] => altsyncram:the_altsyncram.data_a[20]
writedata[21] => altsyncram:the_altsyncram.data_a[21]
writedata[22] => altsyncram:the_altsyncram.data_a[22]
writedata[23] => altsyncram:the_altsyncram.data_a[23]
writedata[24] => altsyncram:the_altsyncram.data_a[24]
writedata[25] => altsyncram:the_altsyncram.data_a[25]
writedata[26] => altsyncram:the_altsyncram.data_a[26]
writedata[27] => altsyncram:the_altsyncram.data_a[27]
writedata[28] => altsyncram:the_altsyncram.data_a[28]
writedata[29] => altsyncram:the_altsyncram.data_a[29]
writedata[30] => altsyncram:the_altsyncram.data_a[30]
writedata[31] => altsyncram:the_altsyncram.data_a[31]
readdata[0] <= altsyncram:the_altsyncram.q_a[0]
readdata[1] <= altsyncram:the_altsyncram.q_a[1]
readdata[2] <= altsyncram:the_altsyncram.q_a[2]
readdata[3] <= altsyncram:the_altsyncram.q_a[3]
readdata[4] <= altsyncram:the_altsyncram.q_a[4]
readdata[5] <= altsyncram:the_altsyncram.q_a[5]
readdata[6] <= altsyncram:the_altsyncram.q_a[6]
readdata[7] <= altsyncram:the_altsyncram.q_a[7]
readdata[8] <= altsyncram:the_altsyncram.q_a[8]
readdata[9] <= altsyncram:the_altsyncram.q_a[9]
readdata[10] <= altsyncram:the_altsyncram.q_a[10]
readdata[11] <= altsyncram:the_altsyncram.q_a[11]
readdata[12] <= altsyncram:the_altsyncram.q_a[12]
readdata[13] <= altsyncram:the_altsyncram.q_a[13]
readdata[14] <= altsyncram:the_altsyncram.q_a[14]
readdata[15] <= altsyncram:the_altsyncram.q_a[15]
readdata[16] <= altsyncram:the_altsyncram.q_a[16]
readdata[17] <= altsyncram:the_altsyncram.q_a[17]
readdata[18] <= altsyncram:the_altsyncram.q_a[18]
readdata[19] <= altsyncram:the_altsyncram.q_a[19]
readdata[20] <= altsyncram:the_altsyncram.q_a[20]
readdata[21] <= altsyncram:the_altsyncram.q_a[21]
readdata[22] <= altsyncram:the_altsyncram.q_a[22]
readdata[23] <= altsyncram:the_altsyncram.q_a[23]
readdata[24] <= altsyncram:the_altsyncram.q_a[24]
readdata[25] <= altsyncram:the_altsyncram.q_a[25]
readdata[26] <= altsyncram:the_altsyncram.q_a[26]
readdata[27] <= altsyncram:the_altsyncram.q_a[27]
readdata[28] <= altsyncram:the_altsyncram.q_a[28]
readdata[29] <= altsyncram:the_altsyncram.q_a[29]
readdata[30] <= altsyncram:the_altsyncram.q_a[30]
readdata[31] <= altsyncram:the_altsyncram.q_a[31]


|Lab6|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
wren_a => altsyncram_aqb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aqb1:auto_generated.data_a[0]
data_a[1] => altsyncram_aqb1:auto_generated.data_a[1]
data_a[2] => altsyncram_aqb1:auto_generated.data_a[2]
data_a[3] => altsyncram_aqb1:auto_generated.data_a[3]
data_a[4] => altsyncram_aqb1:auto_generated.data_a[4]
data_a[5] => altsyncram_aqb1:auto_generated.data_a[5]
data_a[6] => altsyncram_aqb1:auto_generated.data_a[6]
data_a[7] => altsyncram_aqb1:auto_generated.data_a[7]
data_a[8] => altsyncram_aqb1:auto_generated.data_a[8]
data_a[9] => altsyncram_aqb1:auto_generated.data_a[9]
data_a[10] => altsyncram_aqb1:auto_generated.data_a[10]
data_a[11] => altsyncram_aqb1:auto_generated.data_a[11]
data_a[12] => altsyncram_aqb1:auto_generated.data_a[12]
data_a[13] => altsyncram_aqb1:auto_generated.data_a[13]
data_a[14] => altsyncram_aqb1:auto_generated.data_a[14]
data_a[15] => altsyncram_aqb1:auto_generated.data_a[15]
data_a[16] => altsyncram_aqb1:auto_generated.data_a[16]
data_a[17] => altsyncram_aqb1:auto_generated.data_a[17]
data_a[18] => altsyncram_aqb1:auto_generated.data_a[18]
data_a[19] => altsyncram_aqb1:auto_generated.data_a[19]
data_a[20] => altsyncram_aqb1:auto_generated.data_a[20]
data_a[21] => altsyncram_aqb1:auto_generated.data_a[21]
data_a[22] => altsyncram_aqb1:auto_generated.data_a[22]
data_a[23] => altsyncram_aqb1:auto_generated.data_a[23]
data_a[24] => altsyncram_aqb1:auto_generated.data_a[24]
data_a[25] => altsyncram_aqb1:auto_generated.data_a[25]
data_a[26] => altsyncram_aqb1:auto_generated.data_a[26]
data_a[27] => altsyncram_aqb1:auto_generated.data_a[27]
data_a[28] => altsyncram_aqb1:auto_generated.data_a[28]
data_a[29] => altsyncram_aqb1:auto_generated.data_a[29]
data_a[30] => altsyncram_aqb1:auto_generated.data_a[30]
data_a[31] => altsyncram_aqb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aqb1:auto_generated.address_a[0]
address_a[1] => altsyncram_aqb1:auto_generated.address_a[1]
address_a[2] => altsyncram_aqb1:auto_generated.address_a[2]
address_a[3] => altsyncram_aqb1:auto_generated.address_a[3]
address_a[4] => altsyncram_aqb1:auto_generated.address_a[4]
address_a[5] => altsyncram_aqb1:auto_generated.address_a[5]
address_a[6] => altsyncram_aqb1:auto_generated.address_a[6]
address_a[7] => altsyncram_aqb1:auto_generated.address_a[7]
address_a[8] => altsyncram_aqb1:auto_generated.address_a[8]
address_a[9] => altsyncram_aqb1:auto_generated.address_a[9]
address_a[10] => altsyncram_aqb1:auto_generated.address_a[10]
address_a[11] => altsyncram_aqb1:auto_generated.address_a[11]
address_a[12] => altsyncram_aqb1:auto_generated.address_a[12]
address_a[13] => altsyncram_aqb1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aqb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aqb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_aqb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_aqb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_aqb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_aqb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aqb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_aqb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_aqb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_aqb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_aqb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_aqb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_aqb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_aqb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_aqb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_aqb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_aqb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_aqb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_aqb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_aqb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_aqb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_aqb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_aqb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_aqb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_aqb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_aqb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_aqb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_aqb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_aqb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_aqb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_aqb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_aqb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_aqb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_aqb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_aqb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_aqb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_aqb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_aqb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab6|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_gob:mux2.result[0]
q_a[1] <= mux_gob:mux2.result[1]
q_a[2] <= mux_gob:mux2.result[2]
q_a[3] <= mux_gob:mux2.result[3]
q_a[4] <= mux_gob:mux2.result[4]
q_a[5] <= mux_gob:mux2.result[5]
q_a[6] <= mux_gob:mux2.result[6]
q_a[7] <= mux_gob:mux2.result[7]
q_a[8] <= mux_gob:mux2.result[8]
q_a[9] <= mux_gob:mux2.result[9]
q_a[10] <= mux_gob:mux2.result[10]
q_a[11] <= mux_gob:mux2.result[11]
q_a[12] <= mux_gob:mux2.result[12]
q_a[13] <= mux_gob:mux2.result[13]
q_a[14] <= mux_gob:mux2.result[14]
q_a[15] <= mux_gob:mux2.result[15]
q_a[16] <= mux_gob:mux2.result[16]
q_a[17] <= mux_gob:mux2.result[17]
q_a[18] <= mux_gob:mux2.result[18]
q_a[19] <= mux_gob:mux2.result[19]
q_a[20] <= mux_gob:mux2.result[20]
q_a[21] <= mux_gob:mux2.result[21]
q_a[22] <= mux_gob:mux2.result[22]
q_a[23] <= mux_gob:mux2.result[23]
q_a[24] <= mux_gob:mux2.result[24]
q_a[25] <= mux_gob:mux2.result[25]
q_a[26] <= mux_gob:mux2.result[26]
q_a[27] <= mux_gob:mux2.result[27]
q_a[28] <= mux_gob:mux2.result[28]
q_a[29] <= mux_gob:mux2.result[29]
q_a[30] <= mux_gob:mux2.result[30]
q_a[31] <= mux_gob:mux2.result[31]
wren_a => decode_jsa:decode3.enable


|Lab6|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave
clk => d1_ps2_keyboard_avalon_PS2_slave_end_xfer~reg0.CLK
clk => cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave_shift_register.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => ps2_keyboard_avalon_PS2_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN35
cpu_data_master_address_to_slave[4] => Equal0.IN34
cpu_data_master_address_to_slave[5] => Equal0.IN33
cpu_data_master_address_to_slave[6] => Equal0.IN32
cpu_data_master_address_to_slave[7] => Equal0.IN31
cpu_data_master_address_to_slave[8] => Equal0.IN30
cpu_data_master_address_to_slave[9] => Equal0.IN29
cpu_data_master_address_to_slave[10] => Equal0.IN28
cpu_data_master_address_to_slave[11] => Equal0.IN27
cpu_data_master_address_to_slave[12] => Equal0.IN26
cpu_data_master_address_to_slave[13] => Equal0.IN25
cpu_data_master_address_to_slave[14] => Equal0.IN24
cpu_data_master_address_to_slave[15] => Equal0.IN23
cpu_data_master_address_to_slave[16] => Equal0.IN22
cpu_data_master_address_to_slave[17] => Equal0.IN21
cpu_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_read => internal_cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave.IN1
cpu_data_master_read => ps2_keyboard_avalon_PS2_slave_in_a_read_cycle.IN1
cpu_data_master_read => ps2_keyboard_avalon_PS2_slave_read.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave.IN0
cpu_data_master_write => internal_cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave.IN1
cpu_data_master_write => ps2_keyboard_avalon_PS2_slave_write.IN1
cpu_data_master_write => ps2_keyboard_avalon_PS2_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => ps2_keyboard_avalon_PS2_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => ps2_keyboard_avalon_PS2_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => ps2_keyboard_avalon_PS2_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => ps2_keyboard_avalon_PS2_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => ps2_keyboard_avalon_PS2_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => ps2_keyboard_avalon_PS2_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => ps2_keyboard_avalon_PS2_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => ps2_keyboard_avalon_PS2_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => ps2_keyboard_avalon_PS2_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => ps2_keyboard_avalon_PS2_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => ps2_keyboard_avalon_PS2_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => ps2_keyboard_avalon_PS2_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => ps2_keyboard_avalon_PS2_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => ps2_keyboard_avalon_PS2_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => ps2_keyboard_avalon_PS2_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => ps2_keyboard_avalon_PS2_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => ps2_keyboard_avalon_PS2_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => ps2_keyboard_avalon_PS2_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => ps2_keyboard_avalon_PS2_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => ps2_keyboard_avalon_PS2_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => ps2_keyboard_avalon_PS2_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => ps2_keyboard_avalon_PS2_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => ps2_keyboard_avalon_PS2_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => ps2_keyboard_avalon_PS2_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => ps2_keyboard_avalon_PS2_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => ps2_keyboard_avalon_PS2_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => ps2_keyboard_avalon_PS2_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => ps2_keyboard_avalon_PS2_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => ps2_keyboard_avalon_PS2_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => ps2_keyboard_avalon_PS2_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => ps2_keyboard_avalon_PS2_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => ps2_keyboard_avalon_PS2_slave_writedata[31].DATAIN
ps2_keyboard_avalon_PS2_slave_irq => ps2_keyboard_avalon_PS2_slave_irq_from_sa.DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[0] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[0].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[1] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[1].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[2] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[2].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[3] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[3].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[4] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[4].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[5] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[5].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[6] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[6].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[7] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[7].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[8] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[8].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[9] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[9].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[10] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[10].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[11] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[11].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[12] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[12].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[13] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[13].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[14] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[14].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[15] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[15].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[16] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[16].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[17] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[17].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[18] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[18].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[19] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[19].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[20] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[20].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[21] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[21].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[22] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[22].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[23] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[23].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[24] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[24].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[25] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[25].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[26] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[26].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[27] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[27].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[28] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[28].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[29] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[29].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[30] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[30].DATAIN
ps2_keyboard_avalon_PS2_slave_readdata[31] => ps2_keyboard_avalon_PS2_slave_readdata_from_sa[31].DATAIN
ps2_keyboard_avalon_PS2_slave_waitrequest => ps2_keyboard_avalon_PS2_slave_waits_for_read.IN1
ps2_keyboard_avalon_PS2_slave_waitrequest => ps2_keyboard_avalon_PS2_slave_waits_for_write.IN1
ps2_keyboard_avalon_PS2_slave_waitrequest => ps2_keyboard_avalon_PS2_slave_waitrequest_from_sa.DATAIN
reset_n => cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave_shift_register.ACLR
reset_n => d1_ps2_keyboard_avalon_PS2_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_ps2_keyboard_avalon_PS2_slave <= internal_cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave <= internal_cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave <= cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave <= internal_cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_ps2_keyboard_avalon_PS2_slave_end_xfer <= d1_ps2_keyboard_avalon_PS2_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_chipselect <= internal_cpu_data_master_qualified_request_ps2_keyboard_avalon_PS2_slave.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_irq_from_sa <= ps2_keyboard_avalon_PS2_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_read <= ps2_keyboard_avalon_PS2_slave_read.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[0] <= ps2_keyboard_avalon_PS2_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[1] <= ps2_keyboard_avalon_PS2_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[2] <= ps2_keyboard_avalon_PS2_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[3] <= ps2_keyboard_avalon_PS2_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[4] <= ps2_keyboard_avalon_PS2_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[5] <= ps2_keyboard_avalon_PS2_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[6] <= ps2_keyboard_avalon_PS2_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[7] <= ps2_keyboard_avalon_PS2_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[8] <= ps2_keyboard_avalon_PS2_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[9] <= ps2_keyboard_avalon_PS2_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[10] <= ps2_keyboard_avalon_PS2_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[11] <= ps2_keyboard_avalon_PS2_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[12] <= ps2_keyboard_avalon_PS2_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[13] <= ps2_keyboard_avalon_PS2_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[14] <= ps2_keyboard_avalon_PS2_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[15] <= ps2_keyboard_avalon_PS2_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[16] <= ps2_keyboard_avalon_PS2_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[17] <= ps2_keyboard_avalon_PS2_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[18] <= ps2_keyboard_avalon_PS2_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[19] <= ps2_keyboard_avalon_PS2_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[20] <= ps2_keyboard_avalon_PS2_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[21] <= ps2_keyboard_avalon_PS2_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[22] <= ps2_keyboard_avalon_PS2_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[23] <= ps2_keyboard_avalon_PS2_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[24] <= ps2_keyboard_avalon_PS2_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[25] <= ps2_keyboard_avalon_PS2_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[26] <= ps2_keyboard_avalon_PS2_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[27] <= ps2_keyboard_avalon_PS2_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[28] <= ps2_keyboard_avalon_PS2_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[29] <= ps2_keyboard_avalon_PS2_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[30] <= ps2_keyboard_avalon_PS2_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_readdata_from_sa[31] <= ps2_keyboard_avalon_PS2_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_waitrequest_from_sa <= ps2_keyboard_avalon_PS2_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_write <= ps2_keyboard_avalon_PS2_slave_write.DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ps2_keyboard_avalon_PS2_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave <= cpu_data_master_read_data_valid_ps2_keyboard_avalon_PS2_slave_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard
address => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.address
byteenable[0] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.byteenable[0]
byteenable[1] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.byteenable[1]
byteenable[2] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.byteenable[2]
byteenable[3] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.byteenable[3]
chipselect => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.chipselect
clk => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.clk
read => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.read
reset => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.reset
write => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.write
writedata[0] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[0]
writedata[1] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[1]
writedata[2] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[2]
writedata[3] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[3]
writedata[4] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[4]
writedata[5] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[5]
writedata[6] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[6]
writedata[7] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[7]
writedata[8] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[8]
writedata[9] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[9]
writedata[10] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[10]
writedata[11] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[11]
writedata[12] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[12]
writedata[13] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[13]
writedata[14] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[14]
writedata[15] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[15]
writedata[16] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[16]
writedata[17] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[17]
writedata[18] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[18]
writedata[19] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[19]
writedata[20] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[20]
writedata[21] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[21]
writedata[22] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[22]
writedata[23] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[23]
writedata[24] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[24]
writedata[25] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[25]
writedata[26] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[26]
writedata[27] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[27]
writedata[28] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[28]
writedata[29] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[29]
writedata[30] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[30]
writedata[31] => Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.writedata[31]
PS2_CLK <> Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.PS2_CLK
PS2_DAT <> Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.PS2_DAT
irq <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.irq
readdata[0] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[0]
readdata[1] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[1]
readdata[2] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[2]
readdata[3] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[3]
readdata[4] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[4]
readdata[5] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[5]
readdata[6] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[6]
readdata[7] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[7]
readdata[8] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[8]
readdata[9] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[9]
readdata[10] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[10]
readdata[11] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[11]
readdata[12] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[12]
readdata[13] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[13]
readdata[14] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[14]
readdata[15] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[15]
readdata[16] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[16]
readdata[17] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[17]
readdata[18] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[18]
readdata[19] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[19]
readdata[20] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[20]
readdata[21] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[21]
readdata[22] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[22]
readdata[23] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[23]
readdata[24] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[24]
readdata[25] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[25]
readdata[26] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[26]
readdata[27] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[27]
readdata[28] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[28]
readdata[29] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[29]
readdata[30] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[30]
readdata[31] <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.readdata[31]
waitrequest <= Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2.waitrequest


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2
clk => clk.IN2
reset => reset.IN2
address => clear_command_error.IN1
address => set_interrupt_enable.IN1
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => send_command_to_PS2_port.IN1
address => get_data_from_PS2_port.IN1
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => always1.IN1
chipselect => get_data_from_PS2_port.IN0
chipselect => send_command_to_PS2_port.IN0
chipselect => clear_command_error.IN0
byteenable[0] => get_data_from_PS2_port.IN1
byteenable[0] => send_command_to_PS2_port.IN1
byteenable[1] => clear_command_error.IN1
byteenable[2] => ~NO_FANOUT~
byteenable[3] => ~NO_FANOUT~
read => get_data_from_PS2_port.IN1
write => send_command_to_PS2_port.IN1
write => clear_command_error.IN1
write => set_interrupt_enable.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
PS2_CLK <> Altera_UP_PS2:PS2_Serial_Port.PS2_CLK
PS2_DAT <> Altera_UP_PS2:PS2_Serial_Port.PS2_DAT
irq <= control_register[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port
clk => clk.IN2
reset => reset.IN2
the_command[0] => the_command[0].IN1
the_command[1] => the_command[1].IN1
the_command[2] => the_command[2].IN1
the_command[3] => the_command[3].IN1
the_command[4] => the_command[4].IN1
the_command[5] => the_command[5].IN1
the_command[6] => the_command[6].IN1
the_command[7] => the_command[7].IN1
send_command => send_command.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
data[0] => scfifo_f041:auto_generated.data[0]
data[1] => scfifo_f041:auto_generated.data[1]
data[2] => scfifo_f041:auto_generated.data[2]
data[3] => scfifo_f041:auto_generated.data[3]
data[4] => scfifo_f041:auto_generated.data[4]
data[5] => scfifo_f041:auto_generated.data[5]
data[6] => scfifo_f041:auto_generated.data[6]
data[7] => scfifo_f041:auto_generated.data[7]
q[0] <= scfifo_f041:auto_generated.q[0]
q[1] <= scfifo_f041:auto_generated.q[1]
q[2] <= scfifo_f041:auto_generated.q[2]
q[3] <= scfifo_f041:auto_generated.q[3]
q[4] <= scfifo_f041:auto_generated.q[4]
q[5] <= scfifo_f041:auto_generated.q[5]
q[6] <= scfifo_f041:auto_generated.q[6]
q[7] <= scfifo_f041:auto_generated.q[7]
wrreq => scfifo_f041:auto_generated.wrreq
rdreq => scfifo_f041:auto_generated.rdreq
clock => scfifo_f041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_f041:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f041:auto_generated.empty
full <= scfifo_f041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f041:auto_generated.usedw[0]
usedw[1] <= scfifo_f041:auto_generated.usedw[1]
usedw[2] <= scfifo_f041:auto_generated.usedw[2]
usedw[3] <= scfifo_f041:auto_generated.usedw[3]
usedw[4] <= scfifo_f041:auto_generated.usedw[4]
usedw[5] <= scfifo_f041:auto_generated.usedw[5]
usedw[6] <= scfifo_f041:auto_generated.usedw[6]
usedw[7] <= scfifo_f041:auto_generated.usedw[7]


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated
clock => a_dpfifo_2o31:dpfifo.clock
data[0] => a_dpfifo_2o31:dpfifo.data[0]
data[1] => a_dpfifo_2o31:dpfifo.data[1]
data[2] => a_dpfifo_2o31:dpfifo.data[2]
data[3] => a_dpfifo_2o31:dpfifo.data[3]
data[4] => a_dpfifo_2o31:dpfifo.data[4]
data[5] => a_dpfifo_2o31:dpfifo.data[5]
data[6] => a_dpfifo_2o31:dpfifo.data[6]
data[7] => a_dpfifo_2o31:dpfifo.data[7]
empty <= a_dpfifo_2o31:dpfifo.empty
full <= a_dpfifo_2o31:dpfifo.full
q[0] <= a_dpfifo_2o31:dpfifo.q[0]
q[1] <= a_dpfifo_2o31:dpfifo.q[1]
q[2] <= a_dpfifo_2o31:dpfifo.q[2]
q[3] <= a_dpfifo_2o31:dpfifo.q[3]
q[4] <= a_dpfifo_2o31:dpfifo.q[4]
q[5] <= a_dpfifo_2o31:dpfifo.q[5]
q[6] <= a_dpfifo_2o31:dpfifo.q[6]
q[7] <= a_dpfifo_2o31:dpfifo.q[7]
rdreq => a_dpfifo_2o31:dpfifo.rreq
sclr => a_dpfifo_2o31:dpfifo.sclr
usedw[0] <= a_dpfifo_2o31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_2o31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_2o31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_2o31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_2o31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_2o31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_2o31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_2o31:dpfifo.usedw[7]
wrreq => a_dpfifo_2o31:dpfifo.wreq


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo
clock => altsyncram_7bh1:FIFOram.clock0
clock => altsyncram_7bh1:FIFOram.clock1
clock => cntr_0ab:rd_ptr_msb.clock
clock => cntr_da7:usedw_counter.clock
clock => cntr_1ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7bh1:FIFOram.data_a[0]
data[1] => altsyncram_7bh1:FIFOram.data_a[1]
data[2] => altsyncram_7bh1:FIFOram.data_a[2]
data[3] => altsyncram_7bh1:FIFOram.data_a[3]
data[4] => altsyncram_7bh1:FIFOram.data_a[4]
data[5] => altsyncram_7bh1:FIFOram.data_a[5]
data[6] => altsyncram_7bh1:FIFOram.data_a[6]
data[7] => altsyncram_7bh1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7bh1:FIFOram.q_b[0]
q[1] <= altsyncram_7bh1:FIFOram.q_b[1]
q[2] <= altsyncram_7bh1:FIFOram.q_b[2]
q[3] <= altsyncram_7bh1:FIFOram.q_b[3]
q[4] <= altsyncram_7bh1:FIFOram.q_b[4]
q[5] <= altsyncram_7bh1:FIFOram.q_b[5]
q[6] <= altsyncram_7bh1:FIFOram.q_b[6]
q[7] <= altsyncram_7bh1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ab:rd_ptr_msb.sclr
sclr => cntr_da7:usedw_counter.sclr
sclr => cntr_1ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_da7:usedw_counter.q[0]
usedw[1] <= cntr_da7:usedw_counter.q[1]
usedw[2] <= cntr_da7:usedw_counter.q[2]
usedw[3] <= cntr_da7:usedw_counter.q[3]
usedw[4] <= cntr_da7:usedw_counter.q[4]
usedw[5] <= cntr_da7:usedw_counter.q[5]
usedw[6] <= cntr_da7:usedw_counter.q[6]
usedw[7] <= cntr_da7:usedw_counter.q[7]
wreq => altsyncram_7bh1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_da7:usedw_counter.updown
wreq => cntr_1ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Lab6|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab6|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
clk => d1_sys_clk_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sys_clk_timer_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sys_clk_timer_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sys_clk_timer_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN35
cpu_data_master_address_to_slave[6] => Equal0.IN34
cpu_data_master_address_to_slave[7] => Equal0.IN33
cpu_data_master_address_to_slave[8] => Equal0.IN32
cpu_data_master_address_to_slave[9] => Equal0.IN31
cpu_data_master_address_to_slave[10] => Equal0.IN30
cpu_data_master_address_to_slave[11] => Equal0.IN29
cpu_data_master_address_to_slave[12] => Equal0.IN28
cpu_data_master_address_to_slave[13] => Equal0.IN27
cpu_data_master_address_to_slave[14] => Equal0.IN26
cpu_data_master_address_to_slave[15] => Equal0.IN25
cpu_data_master_address_to_slave[16] => Equal0.IN24
cpu_data_master_address_to_slave[17] => Equal0.IN23
cpu_data_master_read => internal_cpu_data_master_requests_sys_clk_timer_s1.IN0
cpu_data_master_read => sys_clk_timer_s1_in_a_read_cycle.IN1
cpu_data_master_waitrequest => internal_cpu_data_master_qualified_request_sys_clk_timer_s1.IN0
cpu_data_master_write => internal_cpu_data_master_requests_sys_clk_timer_s1.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_sys_clk_timer_s1.IN1
cpu_data_master_write => sys_clk_timer_s1_write_n.IN1
cpu_data_master_writedata[0] => sys_clk_timer_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => sys_clk_timer_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => sys_clk_timer_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => sys_clk_timer_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => sys_clk_timer_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => sys_clk_timer_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => sys_clk_timer_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => sys_clk_timer_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => sys_clk_timer_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => sys_clk_timer_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => sys_clk_timer_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => sys_clk_timer_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => sys_clk_timer_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => sys_clk_timer_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => sys_clk_timer_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => sys_clk_timer_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => sys_clk_timer_s1_reset_n.DATAIN
reset_n => d1_sys_clk_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sys_clk_timer_s1_irq => sys_clk_timer_s1_irq_from_sa.DATAIN
sys_clk_timer_s1_readdata[0] => sys_clk_timer_s1_readdata_from_sa[0].DATAIN
sys_clk_timer_s1_readdata[1] => sys_clk_timer_s1_readdata_from_sa[1].DATAIN
sys_clk_timer_s1_readdata[2] => sys_clk_timer_s1_readdata_from_sa[2].DATAIN
sys_clk_timer_s1_readdata[3] => sys_clk_timer_s1_readdata_from_sa[3].DATAIN
sys_clk_timer_s1_readdata[4] => sys_clk_timer_s1_readdata_from_sa[4].DATAIN
sys_clk_timer_s1_readdata[5] => sys_clk_timer_s1_readdata_from_sa[5].DATAIN
sys_clk_timer_s1_readdata[6] => sys_clk_timer_s1_readdata_from_sa[6].DATAIN
sys_clk_timer_s1_readdata[7] => sys_clk_timer_s1_readdata_from_sa[7].DATAIN
sys_clk_timer_s1_readdata[8] => sys_clk_timer_s1_readdata_from_sa[8].DATAIN
sys_clk_timer_s1_readdata[9] => sys_clk_timer_s1_readdata_from_sa[9].DATAIN
sys_clk_timer_s1_readdata[10] => sys_clk_timer_s1_readdata_from_sa[10].DATAIN
sys_clk_timer_s1_readdata[11] => sys_clk_timer_s1_readdata_from_sa[11].DATAIN
sys_clk_timer_s1_readdata[12] => sys_clk_timer_s1_readdata_from_sa[12].DATAIN
sys_clk_timer_s1_readdata[13] => sys_clk_timer_s1_readdata_from_sa[13].DATAIN
sys_clk_timer_s1_readdata[14] => sys_clk_timer_s1_readdata_from_sa[14].DATAIN
sys_clk_timer_s1_readdata[15] => sys_clk_timer_s1_readdata_from_sa[15].DATAIN
cpu_data_master_granted_sys_clk_timer_s1 <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sys_clk_timer_s1 <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sys_clk_timer_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sys_clk_timer_s1 <= internal_cpu_data_master_requests_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sys_clk_timer_s1_end_xfer <= d1_sys_clk_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_chipselect <= internal_cpu_data_master_qualified_request_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_irq_from_sa <= sys_clk_timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[0] <= sys_clk_timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[1] <= sys_clk_timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[2] <= sys_clk_timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[3] <= sys_clk_timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[4] <= sys_clk_timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[5] <= sys_clk_timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[6] <= sys_clk_timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[7] <= sys_clk_timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[8] <= sys_clk_timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[9] <= sys_clk_timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[10] <= sys_clk_timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[11] <= sys_clk_timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[12] <= sys_clk_timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[13] <= sys_clk_timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[14] <= sys_clk_timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[15] <= sys_clk_timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_write_n <= sys_clk_timer_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[0] => Equal3.IN63
address[0] => Equal4.IN63
address[0] => Equal5.IN63
address[0] => Equal6.IN63
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[1] => Equal3.IN62
address[1] => Equal4.IN62
address[1] => Equal5.IN62
address[1] => Equal6.IN62
address[2] => Equal1.IN61
address[2] => Equal2.IN61
address[2] => Equal3.IN61
address[2] => Equal4.IN61
address[2] => Equal5.IN61
address[2] => Equal6.IN61
chipselect => period_h_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].PRESET
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].PRESET
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_h_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN35
cpu_data_master_address_to_slave[4] => Equal0.IN34
cpu_data_master_address_to_slave[5] => Equal0.IN33
cpu_data_master_address_to_slave[6] => Equal0.IN32
cpu_data_master_address_to_slave[7] => Equal0.IN31
cpu_data_master_address_to_slave[8] => Equal0.IN30
cpu_data_master_address_to_slave[9] => Equal0.IN29
cpu_data_master_address_to_slave[10] => Equal0.IN28
cpu_data_master_address_to_slave[11] => Equal0.IN27
cpu_data_master_address_to_slave[12] => Equal0.IN26
cpu_data_master_address_to_slave[13] => Equal0.IN25
cpu_data_master_address_to_slave[14] => Equal0.IN24
cpu_data_master_address_to_slave[15] => Equal0.IN23
cpu_data_master_address_to_slave[16] => Equal0.IN22
cpu_data_master_address_to_slave[17] => Equal0.IN21
cpu_data_master_read => internal_cpu_data_master_requests_sysid_control_slave.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sysid_control_slave.IN1
cpu_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sysid_control_slave.IN1
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_data_master_granted_sysid_control_slave <= internal_cpu_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sysid_control_slave <= internal_cpu_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sysid_control_slave <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sysid_control_slave <= internal_cpu_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_NiosProcessor:inst|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[12].DATAIN
address => readdata[10].DATAIN
address => readdata[7].DATAIN
address => readdata[5].DATAIN
address => readdata[4].DATAIN
address => readdata[29].DATAIN
address => readdata[18].DATAIN
address => readdata[13].DATAIN
address => readdata[9].DATAIN
address => readdata[2].DATAIN
address => readdata[0].DATAIN
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= <VCC>
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= <VCC>
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= <GND>
readdata[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= <GND>
readdata[15] <= <VCC>
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <VCC>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <VCC>
readdata[28] <= <GND>
readdata[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|Lab6|wb_clkGenerator:inst4
frameClock_44k1Hz <= inst30.DB_MAX_OUTPUT_PORT_TYPE
50Mhz_clk => wb_clkGeneratorPLL:inst1.inclk0
50Mhz_clk => inst27.IN0
ext_async_nreset => inst3.DATAIN
masterAudioClock_11M29hz <= wb_clkGeneratorPLL:inst1.c0
async_nreset <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|Lab6|wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Lab6|wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
async_nreset => counter[0].ACLR
async_nreset => counter[1].ACLR
async_nreset => counter[2].ACLR
async_nreset => counter[3].ACLR
async_nreset => counter[4].ACLR
async_nreset => counter[5].ACLR
async_nreset => counter[6].ACLR
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
ce => proc_counter.IN1
d[0] => counter.DATAB
d[1] => counter.DATAB
d[2] => counter.DATAB
d[3] => counter.DATAB
d[4] => counter.DATAB
d[5] => counter.DATAB
d[6] => counter.DATAB
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_processor:inst7
codec_latch_n <= wb_cpu_io:inst5.codec_latch_n
key1 => wb_cpu_io:inst5.key1
key2 => wb_cpu_io:inst5.key2
cpu_reset_n => wb_cpu_control:inst3.rst
cpu_reset_n => wb_cpu_mem:inst1.core_rst_n
cpu_reset_n => wb_cpu_programcounter:inst.core_rst_n
cpu_reset_n => wb_cpu_regfile:inst2.rst_n
cpu_reset_n => wb_cpu_io:inst5.reset_n
cpu_clk => wb_cpu_control:inst3.core_clk
cpu_clk => wb_cpu_mem:inst1.core_clk
cpu_clk => wb_cpu_programcounter:inst.core_clk
cpu_clk => wb_cpu_regfile:inst2.core_clk
cpu_clk => wb_cpu_io:inst5.clk
debug_reg[0] => wb_cpu_regfile:inst2.reg_debug[0]
debug_reg[1] => wb_cpu_regfile:inst2.reg_debug[1]
debug_reg[2] => wb_cpu_regfile:inst2.reg_debug[2]
debug_reg[3] => wb_cpu_regfile:inst2.reg_debug[3]
codec_update_n <= wb_cpu_io:inst5.codec_update_n
codec_addr_out[0] <= wb_cpu_io:inst5.codec_addr[0]
codec_addr_out[1] <= wb_cpu_io:inst5.codec_addr[1]
codec_addr_out[2] <= wb_cpu_io:inst5.codec_addr[2]
codec_addr_out[3] <= wb_cpu_io:inst5.codec_addr[3]
codec_data_out[0] <= wb_cpu_io:inst5.codec_data[0]
codec_data_out[1] <= wb_cpu_io:inst5.codec_data[1]
codec_data_out[2] <= wb_cpu_io:inst5.codec_data[2]
codec_data_out[3] <= wb_cpu_io:inst5.codec_data[3]
codec_data_out[4] <= wb_cpu_io:inst5.codec_data[4]
codec_data_out[5] <= wb_cpu_io:inst5.codec_data[5]
codec_data_out[6] <= wb_cpu_io:inst5.codec_data[6]
codec_data_out[7] <= wb_cpu_io:inst5.codec_data[7]
codec_data_out[8] <= wb_cpu_io:inst5.codec_data[8]
debug_data[0] <= wb_cpu_regfile:inst2.data_debug[0]
debug_data[1] <= wb_cpu_regfile:inst2.data_debug[1]
debug_data[2] <= wb_cpu_regfile:inst2.data_debug[2]
debug_data[3] <= wb_cpu_regfile:inst2.data_debug[3]
debug_data[4] <= wb_cpu_regfile:inst2.data_debug[4]
debug_data[5] <= wb_cpu_regfile:inst2.data_debug[5]
debug_data[6] <= wb_cpu_regfile:inst2.data_debug[6]
debug_data[7] <= wb_cpu_regfile:inst2.data_debug[7]
debug_PC[0] <= wb_cpu_programcounter:inst.program_counter[0]
debug_PC[1] <= wb_cpu_programcounter:inst.program_counter[1]
debug_PC[2] <= wb_cpu_programcounter:inst.program_counter[2]
debug_PC[3] <= wb_cpu_programcounter:inst.program_counter[3]
debug_PC[4] <= wb_cpu_programcounter:inst.program_counter[4]
debug_PC[5] <= wb_cpu_programcounter:inst.program_counter[5]
debug_PC[6] <= wb_cpu_programcounter:inst.program_counter[6]
debug_PC[7] <= wb_cpu_programcounter:inst.program_counter[7]
debug_R1[0] <= wb_cpu_regfile:inst2.debug_r1[0]
debug_R1[1] <= wb_cpu_regfile:inst2.debug_r1[1]
debug_R1[2] <= wb_cpu_regfile:inst2.debug_r1[2]
debug_R1[3] <= wb_cpu_regfile:inst2.debug_r1[3]
debug_R1[4] <= wb_cpu_regfile:inst2.debug_r1[4]
debug_R1[5] <= wb_cpu_regfile:inst2.debug_r1[5]
debug_R1[6] <= wb_cpu_regfile:inst2.debug_r1[6]
debug_R1[7] <= wb_cpu_regfile:inst2.debug_r1[7]
debug_R2[0] <= wb_cpu_regfile:inst2.debug_r2[0]
debug_R2[1] <= wb_cpu_regfile:inst2.debug_r2[1]
debug_R2[2] <= wb_cpu_regfile:inst2.debug_r2[2]
debug_R2[3] <= wb_cpu_regfile:inst2.debug_r2[3]
debug_R2[4] <= wb_cpu_regfile:inst2.debug_r2[4]
debug_R2[5] <= wb_cpu_regfile:inst2.debug_r2[5]
debug_R2[6] <= wb_cpu_regfile:inst2.debug_r2[6]
debug_R2[7] <= wb_cpu_regfile:inst2.debug_r2[7]
debug_R3[0] <= wb_cpu_regfile:inst2.debug_r3[0]
debug_R3[1] <= wb_cpu_regfile:inst2.debug_r3[1]
debug_R3[2] <= wb_cpu_regfile:inst2.debug_r3[2]
debug_R3[3] <= wb_cpu_regfile:inst2.debug_r3[3]
debug_R3[4] <= wb_cpu_regfile:inst2.debug_r3[4]
debug_R3[5] <= wb_cpu_regfile:inst2.debug_r3[5]
debug_R3[6] <= wb_cpu_regfile:inst2.debug_r3[6]
debug_R3[7] <= wb_cpu_regfile:inst2.debug_r3[7]


|Lab6|wb_processor:inst7|wb_cpu_io:inst5
io_port[0] => Mux0.IN261
io_port[1] => Mux0.IN260
io_port[2] => Mux0.IN259
io_port[3] => Mux0.IN258
io_port[4] => Mux0.IN257
io_port[5] => Mux0.IN256
io_port[6] => Mux0.IN255
io_port[7] => Mux0.IN254
io_in[0] => codec_data.DATAB
io_in[1] => codec_data.DATAB
io_in[2] => codec_data.DATAB
io_in[3] => codec_data.DATAB
io_in[4] => codec_data.DATAB
io_in[5] => codec_data.DATAB
io_in[6] => codec_data.DATAB
io_in[7] => codec_data.DATAB
io_out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
io_out[1] <= <GND>
io_out[2] <= <GND>
io_out[3] <= <GND>
io_out[4] <= <GND>
io_out[5] <= <GND>
io_out[6] <= <GND>
io_out[7] <= <GND>
key1 => Mux0.IN262
key2 => Mux0.IN263
codec_data[0] <= codec_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[1] <= codec_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[2] <= codec_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[3] <= codec_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[4] <= codec_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[5] <= codec_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[6] <= codec_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[7] <= codec_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_data[8] <= codec_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_addr[0] <= codec_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_addr[1] <= codec_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_addr[2] <= codec_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_addr[3] <= codec_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
codec_latch_n <= codec_latch_n.DB_MAX_OUTPUT_PORT_TYPE
codec_update_n <= codec_update_n.DB_MAX_OUTPUT_PORT_TYPE
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_data.OUTPUTSELECT
control_IOW => codec_addr.OUTPUTSELECT
control_IOW => codec_addr.OUTPUTSELECT
control_IOW => codec_addr.OUTPUTSELECT
control_IOW => codec_addr.OUTPUTSELECT
control_IOW => state.DATAB
control_IOW => Selector0.IN2
reset_n => state~3.DATAIN
reset_n => codec_data[8]~reg0.ENA
reset_n => codec_data[7]~reg0.ENA
reset_n => codec_data[6]~reg0.ENA
reset_n => codec_data[5]~reg0.ENA
reset_n => codec_data[4]~reg0.ENA
reset_n => codec_data[3]~reg0.ENA
reset_n => codec_data[2]~reg0.ENA
reset_n => codec_data[1]~reg0.ENA
reset_n => codec_data[0]~reg0.ENA
reset_n => codec_addr[3]~reg0.ENA
reset_n => codec_addr[2]~reg0.ENA
reset_n => codec_addr[1]~reg0.ENA
reset_n => codec_addr[0]~reg0.ENA
clk => codec_addr[0]~reg0.CLK
clk => codec_addr[1]~reg0.CLK
clk => codec_addr[2]~reg0.CLK
clk => codec_addr[3]~reg0.CLK
clk => codec_data[0]~reg0.CLK
clk => codec_data[1]~reg0.CLK
clk => codec_data[2]~reg0.CLK
clk => codec_data[3]~reg0.CLK
clk => codec_data[4]~reg0.CLK
clk => codec_data[5]~reg0.CLK
clk => codec_data[6]~reg0.CLK
clk => codec_data[7]~reg0.CLK
clk => codec_data[8]~reg0.CLK
clk => state~1.DATAIN


|Lab6|wb_processor:inst7|wb_cpu_control:inst3
control_PS <= control_PS.DB_MAX_OUTPUT_PORT_TYPE
control_PL <= state.DB_MAX_OUTPUT_PORT_TYPE
control_MD2 <= control_MD2.DB_MAX_OUTPUT_PORT_TYPE
control_RW <= control_RW.DB_MAX_OUTPUT_PORT_TYPE
control_IOW <= control_IOW.DB_MAX_OUTPUT_PORT_TYPE
control_MD1 <= control_MD1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] => status_register[0].DATAIN
sr[1] => ~NO_FANOUT~
sr[2] => ~NO_FANOUT~
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
rst => state.ACLR
rst => status_register[0].ACLR
core_clk => status_register[0].CLK
core_clk => state.CLK


|Lab6|wb_processor:inst7|wb_cpu_mem:inst1
address[0] => Mux0.IN225
address[0] => Mux1.IN225
address[0] => Mux2.IN225
address[0] => Mux3.IN225
address[0] => Mux4.IN225
address[0] => Mux5.IN225
address[0] => Mux6.IN225
address[0] => Mux7.IN225
address[0] => Mux8.IN225
address[0] => Mux9.IN225
address[0] => Mux10.IN225
address[0] => Mux11.IN225
address[0] => Mux12.IN225
address[0] => Mux13.IN225
address[0] => Mux14.IN225
address[0] => Mux15.IN225
address[0] => Mux16.IN225
address[0] => Mux17.IN225
address[0] => Mux18.IN225
address[0] => Mux19.IN225
address[0] => Mux20.IN225
address[0] => Mux21.IN225
address[0] => Mux22.IN225
address[0] => Mux23.IN225
address[0] => Mux24.IN225
address[0] => Mux25.IN225
address[0] => Mux26.IN225
address[0] => Mux27.IN225
address[0] => Mux28.IN225
address[0] => Mux29.IN225
address[0] => Mux30.IN225
address[0] => Mux31.IN225
address[1] => Mux0.IN224
address[1] => Mux1.IN224
address[1] => Mux2.IN224
address[1] => Mux3.IN224
address[1] => Mux4.IN224
address[1] => Mux5.IN224
address[1] => Mux6.IN224
address[1] => Mux7.IN224
address[1] => Mux8.IN224
address[1] => Mux9.IN224
address[1] => Mux10.IN224
address[1] => Mux11.IN224
address[1] => Mux12.IN224
address[1] => Mux13.IN224
address[1] => Mux14.IN224
address[1] => Mux15.IN224
address[1] => Mux16.IN224
address[1] => Mux17.IN224
address[1] => Mux18.IN224
address[1] => Mux19.IN224
address[1] => Mux20.IN224
address[1] => Mux21.IN224
address[1] => Mux22.IN224
address[1] => Mux23.IN224
address[1] => Mux24.IN224
address[1] => Mux25.IN224
address[1] => Mux26.IN224
address[1] => Mux27.IN224
address[1] => Mux28.IN224
address[1] => Mux29.IN224
address[1] => Mux30.IN224
address[1] => Mux31.IN224
address[2] => Mux0.IN223
address[2] => Mux1.IN223
address[2] => Mux2.IN223
address[2] => Mux3.IN223
address[2] => Mux4.IN223
address[2] => Mux5.IN223
address[2] => Mux6.IN223
address[2] => Mux7.IN223
address[2] => Mux8.IN223
address[2] => Mux9.IN223
address[2] => Mux10.IN223
address[2] => Mux11.IN223
address[2] => Mux12.IN223
address[2] => Mux13.IN223
address[2] => Mux14.IN223
address[2] => Mux15.IN223
address[2] => Mux16.IN223
address[2] => Mux17.IN223
address[2] => Mux18.IN223
address[2] => Mux19.IN223
address[2] => Mux20.IN223
address[2] => Mux21.IN223
address[2] => Mux22.IN223
address[2] => Mux23.IN223
address[2] => Mux24.IN223
address[2] => Mux25.IN223
address[2] => Mux26.IN223
address[2] => Mux27.IN223
address[2] => Mux28.IN223
address[2] => Mux29.IN223
address[2] => Mux30.IN223
address[2] => Mux31.IN223
address[3] => Mux0.IN222
address[3] => Mux1.IN222
address[3] => Mux2.IN222
address[3] => Mux3.IN222
address[3] => Mux4.IN222
address[3] => Mux5.IN222
address[3] => Mux6.IN222
address[3] => Mux7.IN222
address[3] => Mux8.IN222
address[3] => Mux9.IN222
address[3] => Mux10.IN222
address[3] => Mux11.IN222
address[3] => Mux12.IN222
address[3] => Mux13.IN222
address[3] => Mux14.IN222
address[3] => Mux15.IN222
address[3] => Mux16.IN222
address[3] => Mux17.IN222
address[3] => Mux18.IN222
address[3] => Mux19.IN222
address[3] => Mux20.IN222
address[3] => Mux21.IN222
address[3] => Mux22.IN222
address[3] => Mux23.IN222
address[3] => Mux24.IN222
address[3] => Mux25.IN222
address[3] => Mux26.IN222
address[3] => Mux27.IN222
address[3] => Mux28.IN222
address[3] => Mux29.IN222
address[3] => Mux30.IN222
address[3] => Mux31.IN222
address[4] => Mux0.IN221
address[4] => Mux1.IN221
address[4] => Mux2.IN221
address[4] => Mux3.IN221
address[4] => Mux4.IN221
address[4] => Mux5.IN221
address[4] => Mux6.IN221
address[4] => Mux7.IN221
address[4] => Mux8.IN221
address[4] => Mux9.IN221
address[4] => Mux10.IN221
address[4] => Mux11.IN221
address[4] => Mux12.IN221
address[4] => Mux13.IN221
address[4] => Mux14.IN221
address[4] => Mux15.IN221
address[4] => Mux16.IN221
address[4] => Mux17.IN221
address[4] => Mux18.IN221
address[4] => Mux19.IN221
address[4] => Mux20.IN221
address[4] => Mux21.IN221
address[4] => Mux22.IN221
address[4] => Mux23.IN221
address[4] => Mux24.IN221
address[4] => Mux25.IN221
address[4] => Mux26.IN221
address[4] => Mux27.IN221
address[4] => Mux28.IN221
address[4] => Mux29.IN221
address[4] => Mux30.IN221
address[4] => Mux31.IN221
address[5] => Mux0.IN220
address[5] => Mux1.IN220
address[5] => Mux2.IN220
address[5] => Mux3.IN220
address[5] => Mux4.IN220
address[5] => Mux5.IN220
address[5] => Mux6.IN220
address[5] => Mux7.IN220
address[5] => Mux8.IN220
address[5] => Mux9.IN220
address[5] => Mux10.IN220
address[5] => Mux11.IN220
address[5] => Mux12.IN220
address[5] => Mux13.IN220
address[5] => Mux14.IN220
address[5] => Mux15.IN220
address[5] => Mux16.IN220
address[5] => Mux17.IN220
address[5] => Mux18.IN220
address[5] => Mux19.IN220
address[5] => Mux20.IN220
address[5] => Mux21.IN220
address[5] => Mux22.IN220
address[5] => Mux23.IN220
address[5] => Mux24.IN220
address[5] => Mux25.IN220
address[5] => Mux26.IN220
address[5] => Mux27.IN220
address[5] => Mux28.IN220
address[5] => Mux29.IN220
address[5] => Mux30.IN220
address[5] => Mux31.IN220
address[6] => Mux0.IN219
address[6] => Mux1.IN219
address[6] => Mux2.IN219
address[6] => Mux3.IN219
address[6] => Mux4.IN219
address[6] => Mux5.IN219
address[6] => Mux6.IN219
address[6] => Mux7.IN219
address[6] => Mux8.IN219
address[6] => Mux9.IN219
address[6] => Mux10.IN219
address[6] => Mux11.IN219
address[6] => Mux12.IN219
address[6] => Mux13.IN219
address[6] => Mux14.IN219
address[6] => Mux15.IN219
address[6] => Mux16.IN219
address[6] => Mux17.IN219
address[6] => Mux18.IN219
address[6] => Mux19.IN219
address[6] => Mux20.IN219
address[6] => Mux21.IN219
address[6] => Mux22.IN219
address[6] => Mux23.IN219
address[6] => Mux24.IN219
address[6] => Mux25.IN219
address[6] => Mux26.IN219
address[6] => Mux27.IN219
address[6] => Mux28.IN219
address[6] => Mux29.IN219
address[6] => Mux30.IN219
address[6] => Mux31.IN219
address[7] => Mux0.IN218
address[7] => Mux1.IN218
address[7] => Mux2.IN218
address[7] => Mux3.IN218
address[7] => Mux4.IN218
address[7] => Mux5.IN218
address[7] => Mux6.IN218
address[7] => Mux7.IN218
address[7] => Mux8.IN218
address[7] => Mux9.IN218
address[7] => Mux10.IN218
address[7] => Mux11.IN218
address[7] => Mux12.IN218
address[7] => Mux13.IN218
address[7] => Mux14.IN218
address[7] => Mux15.IN218
address[7] => Mux16.IN218
address[7] => Mux17.IN218
address[7] => Mux18.IN218
address[7] => Mux19.IN218
address[7] => Mux20.IN218
address[7] => Mux21.IN218
address[7] => Mux22.IN218
address[7] => Mux23.IN218
address[7] => Mux24.IN218
address[7] => Mux25.IN218
address[7] => Mux26.IN218
address[7] => Mux27.IN218
address[7] => Mux28.IN218
address[7] => Mux29.IN218
address[7] => Mux30.IN218
address[7] => Mux31.IN218
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_rst_n => instruction[31]~reg0.ENA
core_rst_n => instruction[30]~reg0.ENA
core_rst_n => instruction[29]~reg0.ENA
core_rst_n => instruction[28]~reg0.ENA
core_rst_n => instruction[27]~reg0.ENA
core_rst_n => instruction[26]~reg0.ENA
core_rst_n => instruction[25]~reg0.ENA
core_rst_n => instruction[24]~reg0.ENA
core_rst_n => instruction[23]~reg0.ENA
core_rst_n => instruction[22]~reg0.ENA
core_rst_n => instruction[21]~reg0.ENA
core_rst_n => instruction[20]~reg0.ENA
core_rst_n => instruction[19]~reg0.ENA
core_rst_n => instruction[18]~reg0.ENA
core_rst_n => instruction[17]~reg0.ENA
core_rst_n => instruction[16]~reg0.ENA
core_rst_n => instruction[15]~reg0.ENA
core_rst_n => instruction[14]~reg0.ENA
core_rst_n => instruction[13]~reg0.ENA
core_rst_n => instruction[12]~reg0.ENA
core_rst_n => instruction[11]~reg0.ENA
core_rst_n => instruction[10]~reg0.ENA
core_rst_n => instruction[9]~reg0.ENA
core_rst_n => instruction[8]~reg0.ENA
core_rst_n => instruction[7]~reg0.ENA
core_rst_n => instruction[6]~reg0.ENA
core_rst_n => instruction[5]~reg0.ENA
core_rst_n => instruction[4]~reg0.ENA
core_rst_n => instruction[3]~reg0.ENA
core_rst_n => instruction[2]~reg0.ENA
core_rst_n => instruction[1]~reg0.ENA
core_rst_n => instruction[0]~reg0.ENA
core_clk => instruction[0]~reg0.CLK
core_clk => instruction[1]~reg0.CLK
core_clk => instruction[2]~reg0.CLK
core_clk => instruction[3]~reg0.CLK
core_clk => instruction[4]~reg0.CLK
core_clk => instruction[5]~reg0.CLK
core_clk => instruction[6]~reg0.CLK
core_clk => instruction[7]~reg0.CLK
core_clk => instruction[8]~reg0.CLK
core_clk => instruction[9]~reg0.CLK
core_clk => instruction[10]~reg0.CLK
core_clk => instruction[11]~reg0.CLK
core_clk => instruction[12]~reg0.CLK
core_clk => instruction[13]~reg0.CLK
core_clk => instruction[14]~reg0.CLK
core_clk => instruction[15]~reg0.CLK
core_clk => instruction[16]~reg0.CLK
core_clk => instruction[17]~reg0.CLK
core_clk => instruction[18]~reg0.CLK
core_clk => instruction[19]~reg0.CLK
core_clk => instruction[20]~reg0.CLK
core_clk => instruction[21]~reg0.CLK
core_clk => instruction[22]~reg0.CLK
core_clk => instruction[23]~reg0.CLK
core_clk => instruction[24]~reg0.CLK
core_clk => instruction[25]~reg0.CLK
core_clk => instruction[26]~reg0.CLK
core_clk => instruction[27]~reg0.CLK
core_clk => instruction[28]~reg0.CLK
core_clk => instruction[29]~reg0.CLK
core_clk => instruction[30]~reg0.CLK
core_clk => instruction[31]~reg0.CLK


|Lab6|wb_processor:inst7|wb_cpu_programcounter:inst
set_counter[0] => pc.DATAA
set_counter[1] => pc.DATAA
set_counter[2] => pc.DATAA
set_counter[3] => pc.DATAA
set_counter[4] => pc.DATAA
set_counter[5] => pc.DATAA
set_counter[6] => pc.DATAA
set_counter[7] => pc.DATAA
program_counter[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
program_counter[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
program_counter[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
program_counter[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
program_counter[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
program_counter[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
program_counter[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
program_counter[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PS => pc.OUTPUTSELECT
control_PL => pc[7].ENA
control_PL => pc[6].ENA
control_PL => pc[5].ENA
control_PL => pc[4].ENA
control_PL => pc[3].ENA
control_PL => pc[2].ENA
control_PL => pc[1].ENA
control_PL => pc[0].ENA
core_rst_n => pc[0].ACLR
core_rst_n => pc[1].ACLR
core_rst_n => pc[2].ACLR
core_rst_n => pc[3].ACLR
core_rst_n => pc[4].ACLR
core_rst_n => pc[5].ACLR
core_rst_n => pc[6].ACLR
core_rst_n => pc[7].ACLR
core_clk => pc[0].CLK
core_clk => pc[1].CLK
core_clk => pc[2].CLK
core_clk => pc[3].CLK
core_clk => pc[4].CLK
core_clk => pc[5].CLK
core_clk => pc[6].CLK
core_clk => pc[7].CLK


|Lab6|wb_processor:inst7|wb_cpu_alu:inst7
alu_funct[0] => Mux0.IN17
alu_funct[0] => Mux1.IN16
alu_funct[0] => Mux2.IN16
alu_funct[0] => Mux3.IN16
alu_funct[0] => Mux4.IN16
alu_funct[0] => Mux5.IN16
alu_funct[0] => Mux6.IN16
alu_funct[0] => Mux7.IN17
alu_funct[0] => Mux8.IN19
alu_funct[0] => Mux9.IN19
alu_funct[1] => Mux0.IN16
alu_funct[1] => Mux1.IN15
alu_funct[1] => Mux2.IN15
alu_funct[1] => Mux3.IN15
alu_funct[1] => Mux4.IN15
alu_funct[1] => Mux5.IN15
alu_funct[1] => Mux6.IN15
alu_funct[1] => Mux7.IN16
alu_funct[1] => Mux8.IN18
alu_funct[1] => Mux9.IN18
alu_funct[2] => Mux0.IN15
alu_funct[2] => Mux1.IN14
alu_funct[2] => Mux2.IN14
alu_funct[2] => Mux3.IN14
alu_funct[2] => Mux4.IN14
alu_funct[2] => Mux5.IN14
alu_funct[2] => Mux6.IN14
alu_funct[2] => Mux7.IN15
alu_funct[2] => Mux8.IN17
alu_funct[2] => Mux9.IN17
alu_funct[3] => Mux0.IN14
alu_funct[3] => Mux1.IN13
alu_funct[3] => Mux2.IN13
alu_funct[3] => Mux3.IN13
alu_funct[3] => Mux4.IN13
alu_funct[3] => Mux5.IN13
alu_funct[3] => Mux6.IN13
alu_funct[3] => Mux7.IN14
alu_funct[3] => Mux8.IN16
alu_funct[3] => Mux9.IN16
alu_in_a[0] => alu_out_i.IN0
alu_in_a[0] => alu_out_i.IN0
alu_in_a[0] => alu_out_i.IN0
alu_in_a[0] => Add1.IN16
alu_in_a[0] => Mux6.IN19
alu_in_a[0] => Mux7.IN19
alu_in_a[0] => Add0.IN10
alu_in_a[0] => Mux7.IN11
alu_in_a[1] => alu_out_i.IN0
alu_in_a[1] => alu_out_i.IN0
alu_in_a[1] => alu_out_i.IN0
alu_in_a[1] => Add1.IN15
alu_in_a[1] => Mux5.IN19
alu_in_a[1] => Mux6.IN18
alu_in_a[1] => Mux7.IN18
alu_in_a[1] => Add0.IN9
alu_in_a[1] => Mux6.IN10
alu_in_a[2] => alu_out_i.IN0
alu_in_a[2] => alu_out_i.IN0
alu_in_a[2] => alu_out_i.IN0
alu_in_a[2] => Add1.IN14
alu_in_a[2] => Mux4.IN19
alu_in_a[2] => Mux5.IN18
alu_in_a[2] => Mux6.IN17
alu_in_a[2] => Add0.IN8
alu_in_a[2] => Mux5.IN10
alu_in_a[3] => alu_out_i.IN0
alu_in_a[3] => alu_out_i.IN0
alu_in_a[3] => alu_out_i.IN0
alu_in_a[3] => Add1.IN13
alu_in_a[3] => Mux3.IN19
alu_in_a[3] => Mux4.IN18
alu_in_a[3] => Mux5.IN17
alu_in_a[3] => Add0.IN7
alu_in_a[3] => Mux4.IN10
alu_in_a[4] => alu_out_i.IN0
alu_in_a[4] => alu_out_i.IN0
alu_in_a[4] => alu_out_i.IN0
alu_in_a[4] => Add1.IN12
alu_in_a[4] => Mux2.IN19
alu_in_a[4] => Mux3.IN18
alu_in_a[4] => Mux4.IN17
alu_in_a[4] => Add0.IN6
alu_in_a[4] => Mux3.IN10
alu_in_a[5] => alu_out_i.IN0
alu_in_a[5] => alu_out_i.IN0
alu_in_a[5] => alu_out_i.IN0
alu_in_a[5] => Add1.IN11
alu_in_a[5] => Mux1.IN19
alu_in_a[5] => Mux2.IN18
alu_in_a[5] => Mux3.IN17
alu_in_a[5] => Add0.IN5
alu_in_a[5] => Mux2.IN10
alu_in_a[6] => alu_out_i.IN0
alu_in_a[6] => alu_out_i.IN0
alu_in_a[6] => alu_out_i.IN0
alu_in_a[6] => Add1.IN10
alu_in_a[6] => Mux0.IN19
alu_in_a[6] => Mux1.IN18
alu_in_a[6] => Mux2.IN17
alu_in_a[6] => Add0.IN4
alu_in_a[6] => Mux1.IN10
alu_in_a[7] => alu_out_i.IN0
alu_in_a[7] => alu_out_i.IN0
alu_in_a[7] => alu_out_i.IN0
alu_in_a[7] => Add1.IN9
alu_in_a[7] => Mux0.IN18
alu_in_a[7] => Mux1.IN17
alu_in_a[7] => Add0.IN3
alu_in_a[7] => Mux0.IN11
alu_in_b[0] => alu_out_i.IN1
alu_in_b[0] => alu_out_i.IN1
alu_in_b[0] => alu_out_i.IN1
alu_in_b[0] => Add0.IN18
alu_in_b[0] => Add1.IN8
alu_in_b[1] => alu_out_i.IN1
alu_in_b[1] => alu_out_i.IN1
alu_in_b[1] => alu_out_i.IN1
alu_in_b[1] => Add0.IN17
alu_in_b[1] => Add1.IN7
alu_in_b[2] => alu_out_i.IN1
alu_in_b[2] => alu_out_i.IN1
alu_in_b[2] => alu_out_i.IN1
alu_in_b[2] => Add0.IN16
alu_in_b[2] => Add1.IN6
alu_in_b[3] => alu_out_i.IN1
alu_in_b[3] => alu_out_i.IN1
alu_in_b[3] => alu_out_i.IN1
alu_in_b[3] => Add0.IN15
alu_in_b[3] => Add1.IN5
alu_in_b[4] => alu_out_i.IN1
alu_in_b[4] => alu_out_i.IN1
alu_in_b[4] => alu_out_i.IN1
alu_in_b[4] => Add0.IN14
alu_in_b[4] => Add1.IN4
alu_in_b[5] => alu_out_i.IN1
alu_in_b[5] => alu_out_i.IN1
alu_in_b[5] => alu_out_i.IN1
alu_in_b[5] => Add0.IN13
alu_in_b[5] => Add1.IN3
alu_in_b[6] => alu_out_i.IN1
alu_in_b[6] => alu_out_i.IN1
alu_in_b[6] => alu_out_i.IN1
alu_in_b[6] => Add0.IN12
alu_in_b[6] => Add1.IN2
alu_in_b[7] => alu_out_i.IN1
alu_in_b[7] => alu_out_i.IN1
alu_in_b[7] => alu_out_i.IN1
alu_in_b[7] => Add0.IN11
alu_in_b[7] => Add1.IN1
alu_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
alu_status[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
alu_status[1] <= alu_out_i[8].DB_MAX_OUTPUT_PORT_TYPE
alu_status[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_processor:inst7|wb_cpu_regfile:inst2
debug_r1[0] <= regs[1][0].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[1] <= regs[1][1].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[2] <= regs[1][2].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[3] <= regs[1][3].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[4] <= regs[1][4].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[5] <= regs[1][5].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[6] <= regs[1][6].DB_MAX_OUTPUT_PORT_TYPE
debug_r1[7] <= regs[1][7].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[0] <= regs[2][0].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[1] <= regs[2][1].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[2] <= regs[2][2].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[3] <= regs[2][3].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[4] <= regs[2][4].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[5] <= regs[2][5].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[6] <= regs[2][6].DB_MAX_OUTPUT_PORT_TYPE
debug_r2[7] <= regs[2][7].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[0] <= regs[3][0].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[1] <= regs[3][1].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[2] <= regs[3][2].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[3] <= regs[3][3].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[4] <= regs[3][4].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[5] <= regs[3][5].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[6] <= regs[3][6].DB_MAX_OUTPUT_PORT_TYPE
debug_r3[7] <= regs[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_a[0] => Mux0.IN3
reg_a[0] => Mux1.IN3
reg_a[0] => Mux2.IN3
reg_a[0] => Mux3.IN3
reg_a[0] => Mux4.IN3
reg_a[0] => Mux5.IN3
reg_a[0] => Mux6.IN3
reg_a[0] => Mux7.IN3
reg_a[1] => Mux0.IN2
reg_a[1] => Mux1.IN2
reg_a[1] => Mux2.IN2
reg_a[1] => Mux3.IN2
reg_a[1] => Mux4.IN2
reg_a[1] => Mux5.IN2
reg_a[1] => Mux6.IN2
reg_a[1] => Mux7.IN2
reg_a[2] => Mux0.IN1
reg_a[2] => Mux1.IN1
reg_a[2] => Mux2.IN1
reg_a[2] => Mux3.IN1
reg_a[2] => Mux4.IN1
reg_a[2] => Mux5.IN1
reg_a[2] => Mux6.IN1
reg_a[2] => Mux7.IN1
reg_a[3] => Mux0.IN0
reg_a[3] => Mux1.IN0
reg_a[3] => Mux2.IN0
reg_a[3] => Mux3.IN0
reg_a[3] => Mux4.IN0
reg_a[3] => Mux5.IN0
reg_a[3] => Mux6.IN0
reg_a[3] => Mux7.IN0
data_a[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_a[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_a[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_a[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_a[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_a[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_a[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_a[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_b[0] => Mux8.IN3
reg_b[0] => Mux9.IN3
reg_b[0] => Mux10.IN3
reg_b[0] => Mux11.IN3
reg_b[0] => Mux12.IN3
reg_b[0] => Mux13.IN3
reg_b[0] => Mux14.IN3
reg_b[0] => Mux15.IN3
reg_b[1] => Mux8.IN2
reg_b[1] => Mux9.IN2
reg_b[1] => Mux10.IN2
reg_b[1] => Mux11.IN2
reg_b[1] => Mux12.IN2
reg_b[1] => Mux13.IN2
reg_b[1] => Mux14.IN2
reg_b[1] => Mux15.IN2
reg_b[2] => Mux8.IN1
reg_b[2] => Mux9.IN1
reg_b[2] => Mux10.IN1
reg_b[2] => Mux11.IN1
reg_b[2] => Mux12.IN1
reg_b[2] => Mux13.IN1
reg_b[2] => Mux14.IN1
reg_b[2] => Mux15.IN1
reg_b[3] => Mux8.IN0
reg_b[3] => Mux9.IN0
reg_b[3] => Mux10.IN0
reg_b[3] => Mux11.IN0
reg_b[3] => Mux12.IN0
reg_b[3] => Mux13.IN0
reg_b[3] => Mux14.IN0
reg_b[3] => Mux15.IN0
data_b[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_b[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_b[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_b[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_b[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_b[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_b[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_b[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reg_d[0] => Mux24.IN3
reg_d[0] => Mux25.IN3
reg_d[0] => Mux26.IN3
reg_d[0] => Mux27.IN3
reg_d[0] => Mux28.IN3
reg_d[0] => Mux29.IN3
reg_d[0] => Mux30.IN3
reg_d[0] => Mux31.IN3
reg_d[0] => Mux32.IN3
reg_d[0] => Mux33.IN3
reg_d[0] => Mux34.IN3
reg_d[0] => Mux35.IN3
reg_d[0] => Mux36.IN3
reg_d[0] => Mux37.IN3
reg_d[0] => Mux38.IN3
reg_d[0] => Mux39.IN3
reg_d[0] => Mux40.IN3
reg_d[0] => Mux41.IN3
reg_d[0] => Mux42.IN3
reg_d[0] => Mux43.IN3
reg_d[0] => Mux44.IN3
reg_d[0] => Mux45.IN3
reg_d[0] => Mux46.IN3
reg_d[0] => Mux47.IN3
reg_d[0] => Mux48.IN3
reg_d[0] => Mux49.IN3
reg_d[0] => Mux50.IN3
reg_d[0] => Mux51.IN3
reg_d[0] => Mux52.IN3
reg_d[0] => Mux53.IN3
reg_d[0] => Mux54.IN3
reg_d[0] => Mux55.IN3
reg_d[0] => Mux56.IN3
reg_d[0] => Mux57.IN3
reg_d[0] => Mux58.IN3
reg_d[0] => Mux59.IN3
reg_d[0] => Mux60.IN3
reg_d[0] => Mux61.IN3
reg_d[0] => Mux62.IN3
reg_d[0] => Mux63.IN3
reg_d[0] => Mux64.IN3
reg_d[0] => Mux65.IN3
reg_d[0] => Mux66.IN3
reg_d[0] => Mux67.IN3
reg_d[0] => Mux68.IN3
reg_d[0] => Mux69.IN3
reg_d[0] => Mux70.IN3
reg_d[0] => Mux71.IN3
reg_d[0] => Mux72.IN3
reg_d[0] => Mux73.IN3
reg_d[0] => Mux74.IN3
reg_d[0] => Mux75.IN3
reg_d[0] => Mux76.IN3
reg_d[0] => Mux77.IN3
reg_d[0] => Mux78.IN3
reg_d[0] => Mux79.IN3
reg_d[0] => Mux80.IN3
reg_d[0] => Mux81.IN3
reg_d[0] => Mux82.IN3
reg_d[0] => Mux83.IN3
reg_d[0] => Mux84.IN3
reg_d[0] => Mux85.IN3
reg_d[0] => Mux86.IN3
reg_d[0] => Mux87.IN3
reg_d[0] => Mux88.IN3
reg_d[0] => Mux89.IN3
reg_d[0] => Mux90.IN3
reg_d[0] => Mux91.IN3
reg_d[0] => Mux92.IN3
reg_d[0] => Mux93.IN3
reg_d[0] => Mux94.IN3
reg_d[0] => Mux95.IN3
reg_d[0] => Mux96.IN3
reg_d[0] => Mux97.IN3
reg_d[0] => Mux98.IN3
reg_d[0] => Mux99.IN3
reg_d[0] => Mux100.IN3
reg_d[0] => Mux101.IN3
reg_d[0] => Mux102.IN3
reg_d[0] => Mux103.IN3
reg_d[0] => Mux104.IN3
reg_d[0] => Mux105.IN3
reg_d[0] => Mux106.IN3
reg_d[0] => Mux107.IN3
reg_d[0] => Mux108.IN3
reg_d[0] => Mux109.IN3
reg_d[0] => Mux110.IN3
reg_d[0] => Mux111.IN3
reg_d[0] => Mux112.IN3
reg_d[0] => Mux113.IN3
reg_d[0] => Mux114.IN3
reg_d[0] => Mux115.IN3
reg_d[0] => Mux116.IN3
reg_d[0] => Mux117.IN3
reg_d[0] => Mux118.IN3
reg_d[0] => Mux119.IN3
reg_d[0] => Mux120.IN3
reg_d[0] => Mux121.IN3
reg_d[0] => Mux122.IN3
reg_d[0] => Mux123.IN3
reg_d[0] => Mux124.IN3
reg_d[0] => Mux125.IN3
reg_d[0] => Mux126.IN3
reg_d[0] => Mux127.IN3
reg_d[0] => Mux128.IN3
reg_d[0] => Mux129.IN3
reg_d[0] => Mux130.IN3
reg_d[0] => Mux131.IN3
reg_d[0] => Mux132.IN3
reg_d[0] => Mux133.IN3
reg_d[0] => Mux134.IN3
reg_d[0] => Mux135.IN3
reg_d[0] => Mux136.IN3
reg_d[0] => Mux137.IN3
reg_d[0] => Mux138.IN3
reg_d[0] => Mux139.IN3
reg_d[0] => Mux140.IN3
reg_d[0] => Mux141.IN3
reg_d[0] => Mux142.IN3
reg_d[0] => Mux143.IN3
reg_d[0] => Mux144.IN3
reg_d[0] => Mux145.IN3
reg_d[0] => Mux146.IN3
reg_d[0] => Mux147.IN3
reg_d[0] => Mux148.IN3
reg_d[0] => Mux149.IN3
reg_d[0] => Mux150.IN3
reg_d[0] => Mux151.IN3
reg_d[1] => Mux24.IN2
reg_d[1] => Mux25.IN2
reg_d[1] => Mux26.IN2
reg_d[1] => Mux27.IN2
reg_d[1] => Mux28.IN2
reg_d[1] => Mux29.IN2
reg_d[1] => Mux30.IN2
reg_d[1] => Mux31.IN2
reg_d[1] => Mux32.IN2
reg_d[1] => Mux33.IN2
reg_d[1] => Mux34.IN2
reg_d[1] => Mux35.IN2
reg_d[1] => Mux36.IN2
reg_d[1] => Mux37.IN2
reg_d[1] => Mux38.IN2
reg_d[1] => Mux39.IN2
reg_d[1] => Mux40.IN2
reg_d[1] => Mux41.IN2
reg_d[1] => Mux42.IN2
reg_d[1] => Mux43.IN2
reg_d[1] => Mux44.IN2
reg_d[1] => Mux45.IN2
reg_d[1] => Mux46.IN2
reg_d[1] => Mux47.IN2
reg_d[1] => Mux48.IN2
reg_d[1] => Mux49.IN2
reg_d[1] => Mux50.IN2
reg_d[1] => Mux51.IN2
reg_d[1] => Mux52.IN2
reg_d[1] => Mux53.IN2
reg_d[1] => Mux54.IN2
reg_d[1] => Mux55.IN2
reg_d[1] => Mux56.IN2
reg_d[1] => Mux57.IN2
reg_d[1] => Mux58.IN2
reg_d[1] => Mux59.IN2
reg_d[1] => Mux60.IN2
reg_d[1] => Mux61.IN2
reg_d[1] => Mux62.IN2
reg_d[1] => Mux63.IN2
reg_d[1] => Mux64.IN2
reg_d[1] => Mux65.IN2
reg_d[1] => Mux66.IN2
reg_d[1] => Mux67.IN2
reg_d[1] => Mux68.IN2
reg_d[1] => Mux69.IN2
reg_d[1] => Mux70.IN2
reg_d[1] => Mux71.IN2
reg_d[1] => Mux72.IN2
reg_d[1] => Mux73.IN2
reg_d[1] => Mux74.IN2
reg_d[1] => Mux75.IN2
reg_d[1] => Mux76.IN2
reg_d[1] => Mux77.IN2
reg_d[1] => Mux78.IN2
reg_d[1] => Mux79.IN2
reg_d[1] => Mux80.IN2
reg_d[1] => Mux81.IN2
reg_d[1] => Mux82.IN2
reg_d[1] => Mux83.IN2
reg_d[1] => Mux84.IN2
reg_d[1] => Mux85.IN2
reg_d[1] => Mux86.IN2
reg_d[1] => Mux87.IN2
reg_d[1] => Mux88.IN2
reg_d[1] => Mux89.IN2
reg_d[1] => Mux90.IN2
reg_d[1] => Mux91.IN2
reg_d[1] => Mux92.IN2
reg_d[1] => Mux93.IN2
reg_d[1] => Mux94.IN2
reg_d[1] => Mux95.IN2
reg_d[1] => Mux96.IN2
reg_d[1] => Mux97.IN2
reg_d[1] => Mux98.IN2
reg_d[1] => Mux99.IN2
reg_d[1] => Mux100.IN2
reg_d[1] => Mux101.IN2
reg_d[1] => Mux102.IN2
reg_d[1] => Mux103.IN2
reg_d[1] => Mux104.IN2
reg_d[1] => Mux105.IN2
reg_d[1] => Mux106.IN2
reg_d[1] => Mux107.IN2
reg_d[1] => Mux108.IN2
reg_d[1] => Mux109.IN2
reg_d[1] => Mux110.IN2
reg_d[1] => Mux111.IN2
reg_d[1] => Mux112.IN2
reg_d[1] => Mux113.IN2
reg_d[1] => Mux114.IN2
reg_d[1] => Mux115.IN2
reg_d[1] => Mux116.IN2
reg_d[1] => Mux117.IN2
reg_d[1] => Mux118.IN2
reg_d[1] => Mux119.IN2
reg_d[1] => Mux120.IN2
reg_d[1] => Mux121.IN2
reg_d[1] => Mux122.IN2
reg_d[1] => Mux123.IN2
reg_d[1] => Mux124.IN2
reg_d[1] => Mux125.IN2
reg_d[1] => Mux126.IN2
reg_d[1] => Mux127.IN2
reg_d[1] => Mux128.IN2
reg_d[1] => Mux129.IN2
reg_d[1] => Mux130.IN2
reg_d[1] => Mux131.IN2
reg_d[1] => Mux132.IN2
reg_d[1] => Mux133.IN2
reg_d[1] => Mux134.IN2
reg_d[1] => Mux135.IN2
reg_d[1] => Mux136.IN2
reg_d[1] => Mux137.IN2
reg_d[1] => Mux138.IN2
reg_d[1] => Mux139.IN2
reg_d[1] => Mux140.IN2
reg_d[1] => Mux141.IN2
reg_d[1] => Mux142.IN2
reg_d[1] => Mux143.IN2
reg_d[1] => Mux144.IN2
reg_d[1] => Mux145.IN2
reg_d[1] => Mux146.IN2
reg_d[1] => Mux147.IN2
reg_d[1] => Mux148.IN2
reg_d[1] => Mux149.IN2
reg_d[1] => Mux150.IN2
reg_d[1] => Mux151.IN2
reg_d[2] => Mux24.IN1
reg_d[2] => Mux25.IN1
reg_d[2] => Mux26.IN1
reg_d[2] => Mux27.IN1
reg_d[2] => Mux28.IN1
reg_d[2] => Mux29.IN1
reg_d[2] => Mux30.IN1
reg_d[2] => Mux31.IN1
reg_d[2] => Mux32.IN1
reg_d[2] => Mux33.IN1
reg_d[2] => Mux34.IN1
reg_d[2] => Mux35.IN1
reg_d[2] => Mux36.IN1
reg_d[2] => Mux37.IN1
reg_d[2] => Mux38.IN1
reg_d[2] => Mux39.IN1
reg_d[2] => Mux40.IN1
reg_d[2] => Mux41.IN1
reg_d[2] => Mux42.IN1
reg_d[2] => Mux43.IN1
reg_d[2] => Mux44.IN1
reg_d[2] => Mux45.IN1
reg_d[2] => Mux46.IN1
reg_d[2] => Mux47.IN1
reg_d[2] => Mux48.IN1
reg_d[2] => Mux49.IN1
reg_d[2] => Mux50.IN1
reg_d[2] => Mux51.IN1
reg_d[2] => Mux52.IN1
reg_d[2] => Mux53.IN1
reg_d[2] => Mux54.IN1
reg_d[2] => Mux55.IN1
reg_d[2] => Mux56.IN1
reg_d[2] => Mux57.IN1
reg_d[2] => Mux58.IN1
reg_d[2] => Mux59.IN1
reg_d[2] => Mux60.IN1
reg_d[2] => Mux61.IN1
reg_d[2] => Mux62.IN1
reg_d[2] => Mux63.IN1
reg_d[2] => Mux64.IN1
reg_d[2] => Mux65.IN1
reg_d[2] => Mux66.IN1
reg_d[2] => Mux67.IN1
reg_d[2] => Mux68.IN1
reg_d[2] => Mux69.IN1
reg_d[2] => Mux70.IN1
reg_d[2] => Mux71.IN1
reg_d[2] => Mux72.IN1
reg_d[2] => Mux73.IN1
reg_d[2] => Mux74.IN1
reg_d[2] => Mux75.IN1
reg_d[2] => Mux76.IN1
reg_d[2] => Mux77.IN1
reg_d[2] => Mux78.IN1
reg_d[2] => Mux79.IN1
reg_d[2] => Mux80.IN1
reg_d[2] => Mux81.IN1
reg_d[2] => Mux82.IN1
reg_d[2] => Mux83.IN1
reg_d[2] => Mux84.IN1
reg_d[2] => Mux85.IN1
reg_d[2] => Mux86.IN1
reg_d[2] => Mux87.IN1
reg_d[2] => Mux88.IN1
reg_d[2] => Mux89.IN1
reg_d[2] => Mux90.IN1
reg_d[2] => Mux91.IN1
reg_d[2] => Mux92.IN1
reg_d[2] => Mux93.IN1
reg_d[2] => Mux94.IN1
reg_d[2] => Mux95.IN1
reg_d[2] => Mux96.IN1
reg_d[2] => Mux97.IN1
reg_d[2] => Mux98.IN1
reg_d[2] => Mux99.IN1
reg_d[2] => Mux100.IN1
reg_d[2] => Mux101.IN1
reg_d[2] => Mux102.IN1
reg_d[2] => Mux103.IN1
reg_d[2] => Mux104.IN1
reg_d[2] => Mux105.IN1
reg_d[2] => Mux106.IN1
reg_d[2] => Mux107.IN1
reg_d[2] => Mux108.IN1
reg_d[2] => Mux109.IN1
reg_d[2] => Mux110.IN1
reg_d[2] => Mux111.IN1
reg_d[2] => Mux112.IN1
reg_d[2] => Mux113.IN1
reg_d[2] => Mux114.IN1
reg_d[2] => Mux115.IN1
reg_d[2] => Mux116.IN1
reg_d[2] => Mux117.IN1
reg_d[2] => Mux118.IN1
reg_d[2] => Mux119.IN1
reg_d[2] => Mux120.IN1
reg_d[2] => Mux121.IN1
reg_d[2] => Mux122.IN1
reg_d[2] => Mux123.IN1
reg_d[2] => Mux124.IN1
reg_d[2] => Mux125.IN1
reg_d[2] => Mux126.IN1
reg_d[2] => Mux127.IN1
reg_d[2] => Mux128.IN1
reg_d[2] => Mux129.IN1
reg_d[2] => Mux130.IN1
reg_d[2] => Mux131.IN1
reg_d[2] => Mux132.IN1
reg_d[2] => Mux133.IN1
reg_d[2] => Mux134.IN1
reg_d[2] => Mux135.IN1
reg_d[2] => Mux136.IN1
reg_d[2] => Mux137.IN1
reg_d[2] => Mux138.IN1
reg_d[2] => Mux139.IN1
reg_d[2] => Mux140.IN1
reg_d[2] => Mux141.IN1
reg_d[2] => Mux142.IN1
reg_d[2] => Mux143.IN1
reg_d[2] => Mux144.IN1
reg_d[2] => Mux145.IN1
reg_d[2] => Mux146.IN1
reg_d[2] => Mux147.IN1
reg_d[2] => Mux148.IN1
reg_d[2] => Mux149.IN1
reg_d[2] => Mux150.IN1
reg_d[2] => Mux151.IN1
reg_d[3] => Mux24.IN0
reg_d[3] => Mux25.IN0
reg_d[3] => Mux26.IN0
reg_d[3] => Mux27.IN0
reg_d[3] => Mux28.IN0
reg_d[3] => Mux29.IN0
reg_d[3] => Mux30.IN0
reg_d[3] => Mux31.IN0
reg_d[3] => Mux32.IN0
reg_d[3] => Mux33.IN0
reg_d[3] => Mux34.IN0
reg_d[3] => Mux35.IN0
reg_d[3] => Mux36.IN0
reg_d[3] => Mux37.IN0
reg_d[3] => Mux38.IN0
reg_d[3] => Mux39.IN0
reg_d[3] => Mux40.IN0
reg_d[3] => Mux41.IN0
reg_d[3] => Mux42.IN0
reg_d[3] => Mux43.IN0
reg_d[3] => Mux44.IN0
reg_d[3] => Mux45.IN0
reg_d[3] => Mux46.IN0
reg_d[3] => Mux47.IN0
reg_d[3] => Mux48.IN0
reg_d[3] => Mux49.IN0
reg_d[3] => Mux50.IN0
reg_d[3] => Mux51.IN0
reg_d[3] => Mux52.IN0
reg_d[3] => Mux53.IN0
reg_d[3] => Mux54.IN0
reg_d[3] => Mux55.IN0
reg_d[3] => Mux56.IN0
reg_d[3] => Mux57.IN0
reg_d[3] => Mux58.IN0
reg_d[3] => Mux59.IN0
reg_d[3] => Mux60.IN0
reg_d[3] => Mux61.IN0
reg_d[3] => Mux62.IN0
reg_d[3] => Mux63.IN0
reg_d[3] => Mux64.IN0
reg_d[3] => Mux65.IN0
reg_d[3] => Mux66.IN0
reg_d[3] => Mux67.IN0
reg_d[3] => Mux68.IN0
reg_d[3] => Mux69.IN0
reg_d[3] => Mux70.IN0
reg_d[3] => Mux71.IN0
reg_d[3] => Mux72.IN0
reg_d[3] => Mux73.IN0
reg_d[3] => Mux74.IN0
reg_d[3] => Mux75.IN0
reg_d[3] => Mux76.IN0
reg_d[3] => Mux77.IN0
reg_d[3] => Mux78.IN0
reg_d[3] => Mux79.IN0
reg_d[3] => Mux80.IN0
reg_d[3] => Mux81.IN0
reg_d[3] => Mux82.IN0
reg_d[3] => Mux83.IN0
reg_d[3] => Mux84.IN0
reg_d[3] => Mux85.IN0
reg_d[3] => Mux86.IN0
reg_d[3] => Mux87.IN0
reg_d[3] => Mux88.IN0
reg_d[3] => Mux89.IN0
reg_d[3] => Mux90.IN0
reg_d[3] => Mux91.IN0
reg_d[3] => Mux92.IN0
reg_d[3] => Mux93.IN0
reg_d[3] => Mux94.IN0
reg_d[3] => Mux95.IN0
reg_d[3] => Mux96.IN0
reg_d[3] => Mux97.IN0
reg_d[3] => Mux98.IN0
reg_d[3] => Mux99.IN0
reg_d[3] => Mux100.IN0
reg_d[3] => Mux101.IN0
reg_d[3] => Mux102.IN0
reg_d[3] => Mux103.IN0
reg_d[3] => Mux104.IN0
reg_d[3] => Mux105.IN0
reg_d[3] => Mux106.IN0
reg_d[3] => Mux107.IN0
reg_d[3] => Mux108.IN0
reg_d[3] => Mux109.IN0
reg_d[3] => Mux110.IN0
reg_d[3] => Mux111.IN0
reg_d[3] => Mux112.IN0
reg_d[3] => Mux113.IN0
reg_d[3] => Mux114.IN0
reg_d[3] => Mux115.IN0
reg_d[3] => Mux116.IN0
reg_d[3] => Mux117.IN0
reg_d[3] => Mux118.IN0
reg_d[3] => Mux119.IN0
reg_d[3] => Mux120.IN0
reg_d[3] => Mux121.IN0
reg_d[3] => Mux122.IN0
reg_d[3] => Mux123.IN0
reg_d[3] => Mux124.IN0
reg_d[3] => Mux125.IN0
reg_d[3] => Mux126.IN0
reg_d[3] => Mux127.IN0
reg_d[3] => Mux128.IN0
reg_d[3] => Mux129.IN0
reg_d[3] => Mux130.IN0
reg_d[3] => Mux131.IN0
reg_d[3] => Mux132.IN0
reg_d[3] => Mux133.IN0
reg_d[3] => Mux134.IN0
reg_d[3] => Mux135.IN0
reg_d[3] => Mux136.IN0
reg_d[3] => Mux137.IN0
reg_d[3] => Mux138.IN0
reg_d[3] => Mux139.IN0
reg_d[3] => Mux140.IN0
reg_d[3] => Mux141.IN0
reg_d[3] => Mux142.IN0
reg_d[3] => Mux143.IN0
reg_d[3] => Mux144.IN0
reg_d[3] => Mux145.IN0
reg_d[3] => Mux146.IN0
reg_d[3] => Mux147.IN0
reg_d[3] => Mux148.IN0
reg_d[3] => Mux149.IN0
reg_d[3] => Mux150.IN0
reg_d[3] => Mux151.IN0
control_RW => regs[15][7].ENA
control_RW => regs[15][6].ENA
control_RW => regs[15][5].ENA
control_RW => regs[15][4].ENA
control_RW => regs[15][3].ENA
control_RW => regs[15][2].ENA
control_RW => regs[15][1].ENA
control_RW => regs[15][0].ENA
control_RW => regs[14][7].ENA
control_RW => regs[14][6].ENA
control_RW => regs[14][5].ENA
control_RW => regs[14][4].ENA
control_RW => regs[14][3].ENA
control_RW => regs[14][2].ENA
control_RW => regs[14][1].ENA
control_RW => regs[14][0].ENA
control_RW => regs[13][7].ENA
control_RW => regs[13][6].ENA
control_RW => regs[13][5].ENA
control_RW => regs[13][4].ENA
control_RW => regs[13][3].ENA
control_RW => regs[13][2].ENA
control_RW => regs[13][1].ENA
control_RW => regs[13][0].ENA
control_RW => regs[12][7].ENA
control_RW => regs[12][6].ENA
control_RW => regs[12][5].ENA
control_RW => regs[12][4].ENA
control_RW => regs[12][3].ENA
control_RW => regs[12][2].ENA
control_RW => regs[12][1].ENA
control_RW => regs[12][0].ENA
control_RW => regs[11][7].ENA
control_RW => regs[11][6].ENA
control_RW => regs[11][5].ENA
control_RW => regs[11][4].ENA
control_RW => regs[11][3].ENA
control_RW => regs[11][2].ENA
control_RW => regs[11][1].ENA
control_RW => regs[11][0].ENA
control_RW => regs[10][7].ENA
control_RW => regs[10][6].ENA
control_RW => regs[10][5].ENA
control_RW => regs[10][4].ENA
control_RW => regs[10][3].ENA
control_RW => regs[10][2].ENA
control_RW => regs[10][1].ENA
control_RW => regs[10][0].ENA
control_RW => regs[9][7].ENA
control_RW => regs[9][6].ENA
control_RW => regs[9][5].ENA
control_RW => regs[9][4].ENA
control_RW => regs[9][3].ENA
control_RW => regs[9][2].ENA
control_RW => regs[9][1].ENA
control_RW => regs[9][0].ENA
control_RW => regs[8][7].ENA
control_RW => regs[8][6].ENA
control_RW => regs[8][5].ENA
control_RW => regs[8][4].ENA
control_RW => regs[8][3].ENA
control_RW => regs[8][2].ENA
control_RW => regs[8][1].ENA
control_RW => regs[8][0].ENA
control_RW => regs[7][7].ENA
control_RW => regs[7][6].ENA
control_RW => regs[7][5].ENA
control_RW => regs[7][4].ENA
control_RW => regs[7][3].ENA
control_RW => regs[7][2].ENA
control_RW => regs[7][1].ENA
control_RW => regs[7][0].ENA
control_RW => regs[6][7].ENA
control_RW => regs[6][6].ENA
control_RW => regs[6][5].ENA
control_RW => regs[6][4].ENA
control_RW => regs[6][3].ENA
control_RW => regs[6][2].ENA
control_RW => regs[6][1].ENA
control_RW => regs[6][0].ENA
control_RW => regs[5][7].ENA
control_RW => regs[5][6].ENA
control_RW => regs[5][5].ENA
control_RW => regs[5][4].ENA
control_RW => regs[5][3].ENA
control_RW => regs[5][2].ENA
control_RW => regs[5][1].ENA
control_RW => regs[5][0].ENA
control_RW => regs[4][7].ENA
control_RW => regs[4][6].ENA
control_RW => regs[4][5].ENA
control_RW => regs[4][4].ENA
control_RW => regs[4][3].ENA
control_RW => regs[4][2].ENA
control_RW => regs[4][1].ENA
control_RW => regs[4][0].ENA
control_RW => regs[3][7].ENA
control_RW => regs[3][6].ENA
control_RW => regs[3][5].ENA
control_RW => regs[3][4].ENA
control_RW => regs[3][3].ENA
control_RW => regs[3][2].ENA
control_RW => regs[3][1].ENA
control_RW => regs[3][0].ENA
control_RW => regs[2][7].ENA
control_RW => regs[2][6].ENA
control_RW => regs[2][5].ENA
control_RW => regs[2][4].ENA
control_RW => regs[2][3].ENA
control_RW => regs[2][2].ENA
control_RW => regs[2][1].ENA
control_RW => regs[2][0].ENA
control_RW => regs[1][7].ENA
control_RW => regs[1][6].ENA
control_RW => regs[1][5].ENA
control_RW => regs[1][4].ENA
control_RW => regs[1][3].ENA
control_RW => regs[1][2].ENA
control_RW => regs[1][1].ENA
control_RW => regs[1][0].ENA
control_RW => regs[0][7].ENA
control_RW => regs[0][6].ENA
control_RW => regs[0][5].ENA
control_RW => regs[0][4].ENA
control_RW => regs[0][3].ENA
control_RW => regs[0][2].ENA
control_RW => regs[0][1].ENA
control_RW => regs[0][0].ENA
data_d[0] => Mux31.IN4
data_d[0] => Mux39.IN4
data_d[0] => Mux47.IN4
data_d[0] => Mux55.IN4
data_d[0] => Mux63.IN4
data_d[0] => Mux71.IN4
data_d[0] => Mux79.IN4
data_d[0] => Mux87.IN4
data_d[0] => Mux95.IN4
data_d[0] => Mux103.IN4
data_d[0] => Mux111.IN4
data_d[0] => Mux119.IN4
data_d[0] => Mux127.IN4
data_d[0] => Mux135.IN4
data_d[0] => Mux143.IN4
data_d[0] => Mux151.IN4
data_d[1] => Mux30.IN4
data_d[1] => Mux38.IN4
data_d[1] => Mux46.IN4
data_d[1] => Mux54.IN4
data_d[1] => Mux62.IN4
data_d[1] => Mux70.IN4
data_d[1] => Mux78.IN4
data_d[1] => Mux86.IN4
data_d[1] => Mux94.IN4
data_d[1] => Mux102.IN4
data_d[1] => Mux110.IN4
data_d[1] => Mux118.IN4
data_d[1] => Mux126.IN4
data_d[1] => Mux134.IN4
data_d[1] => Mux142.IN4
data_d[1] => Mux150.IN4
data_d[2] => Mux29.IN4
data_d[2] => Mux37.IN4
data_d[2] => Mux45.IN4
data_d[2] => Mux53.IN4
data_d[2] => Mux61.IN4
data_d[2] => Mux69.IN4
data_d[2] => Mux77.IN4
data_d[2] => Mux85.IN4
data_d[2] => Mux93.IN4
data_d[2] => Mux101.IN4
data_d[2] => Mux109.IN4
data_d[2] => Mux117.IN4
data_d[2] => Mux125.IN4
data_d[2] => Mux133.IN4
data_d[2] => Mux141.IN4
data_d[2] => Mux149.IN4
data_d[3] => Mux28.IN4
data_d[3] => Mux36.IN4
data_d[3] => Mux44.IN4
data_d[3] => Mux52.IN4
data_d[3] => Mux60.IN4
data_d[3] => Mux68.IN4
data_d[3] => Mux76.IN4
data_d[3] => Mux84.IN4
data_d[3] => Mux92.IN4
data_d[3] => Mux100.IN4
data_d[3] => Mux108.IN4
data_d[3] => Mux116.IN4
data_d[3] => Mux124.IN4
data_d[3] => Mux132.IN4
data_d[3] => Mux140.IN4
data_d[3] => Mux148.IN4
data_d[4] => Mux27.IN4
data_d[4] => Mux35.IN4
data_d[4] => Mux43.IN4
data_d[4] => Mux51.IN4
data_d[4] => Mux59.IN4
data_d[4] => Mux67.IN4
data_d[4] => Mux75.IN4
data_d[4] => Mux83.IN4
data_d[4] => Mux91.IN4
data_d[4] => Mux99.IN4
data_d[4] => Mux107.IN4
data_d[4] => Mux115.IN4
data_d[4] => Mux123.IN4
data_d[4] => Mux131.IN4
data_d[4] => Mux139.IN4
data_d[4] => Mux147.IN4
data_d[5] => Mux26.IN4
data_d[5] => Mux34.IN4
data_d[5] => Mux42.IN4
data_d[5] => Mux50.IN4
data_d[5] => Mux58.IN4
data_d[5] => Mux66.IN4
data_d[5] => Mux74.IN4
data_d[5] => Mux82.IN4
data_d[5] => Mux90.IN4
data_d[5] => Mux98.IN4
data_d[5] => Mux106.IN4
data_d[5] => Mux114.IN4
data_d[5] => Mux122.IN4
data_d[5] => Mux130.IN4
data_d[5] => Mux138.IN4
data_d[5] => Mux146.IN4
data_d[6] => Mux25.IN4
data_d[6] => Mux33.IN4
data_d[6] => Mux41.IN4
data_d[6] => Mux49.IN4
data_d[6] => Mux57.IN4
data_d[6] => Mux65.IN4
data_d[6] => Mux73.IN4
data_d[6] => Mux81.IN4
data_d[6] => Mux89.IN4
data_d[6] => Mux97.IN4
data_d[6] => Mux105.IN4
data_d[6] => Mux113.IN4
data_d[6] => Mux121.IN4
data_d[6] => Mux129.IN4
data_d[6] => Mux137.IN4
data_d[6] => Mux145.IN4
data_d[7] => Mux24.IN4
data_d[7] => Mux32.IN4
data_d[7] => Mux40.IN4
data_d[7] => Mux48.IN4
data_d[7] => Mux56.IN4
data_d[7] => Mux64.IN4
data_d[7] => Mux72.IN4
data_d[7] => Mux80.IN4
data_d[7] => Mux88.IN4
data_d[7] => Mux96.IN4
data_d[7] => Mux104.IN4
data_d[7] => Mux112.IN4
data_d[7] => Mux120.IN4
data_d[7] => Mux128.IN4
data_d[7] => Mux136.IN4
data_d[7] => Mux144.IN4
reg_debug[0] => Mux16.IN3
reg_debug[0] => Mux17.IN3
reg_debug[0] => Mux18.IN3
reg_debug[0] => Mux19.IN3
reg_debug[0] => Mux20.IN3
reg_debug[0] => Mux21.IN3
reg_debug[0] => Mux22.IN3
reg_debug[0] => Mux23.IN3
reg_debug[1] => Mux16.IN2
reg_debug[1] => Mux17.IN2
reg_debug[1] => Mux18.IN2
reg_debug[1] => Mux19.IN2
reg_debug[1] => Mux20.IN2
reg_debug[1] => Mux21.IN2
reg_debug[1] => Mux22.IN2
reg_debug[1] => Mux23.IN2
reg_debug[2] => Mux16.IN1
reg_debug[2] => Mux17.IN1
reg_debug[2] => Mux18.IN1
reg_debug[2] => Mux19.IN1
reg_debug[2] => Mux20.IN1
reg_debug[2] => Mux21.IN1
reg_debug[2] => Mux22.IN1
reg_debug[2] => Mux23.IN1
reg_debug[3] => Mux16.IN0
reg_debug[3] => Mux17.IN0
reg_debug[3] => Mux18.IN0
reg_debug[3] => Mux19.IN0
reg_debug[3] => Mux20.IN0
reg_debug[3] => Mux21.IN0
reg_debug[3] => Mux22.IN0
reg_debug[3] => Mux23.IN0
data_debug[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_debug[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_debug[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_debug[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_debug[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_debug[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_debug[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_debug[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rst_n => regs[0][0].ACLR
rst_n => regs[0][1].ACLR
rst_n => regs[0][2].ACLR
rst_n => regs[0][3].ACLR
rst_n => regs[0][4].ACLR
rst_n => regs[0][5].ACLR
rst_n => regs[0][6].ACLR
rst_n => regs[0][7].ACLR
rst_n => regs[1][0].ACLR
rst_n => regs[1][1].ACLR
rst_n => regs[1][2].ACLR
rst_n => regs[1][3].ACLR
rst_n => regs[1][4].ACLR
rst_n => regs[1][5].ACLR
rst_n => regs[1][6].ACLR
rst_n => regs[1][7].ACLR
rst_n => regs[2][0].ACLR
rst_n => regs[2][1].ACLR
rst_n => regs[2][2].ACLR
rst_n => regs[2][3].ACLR
rst_n => regs[2][4].ACLR
rst_n => regs[2][5].ACLR
rst_n => regs[2][6].ACLR
rst_n => regs[2][7].ACLR
rst_n => regs[3][0].ACLR
rst_n => regs[3][1].ACLR
rst_n => regs[3][2].ACLR
rst_n => regs[3][3].ACLR
rst_n => regs[3][4].ACLR
rst_n => regs[3][5].ACLR
rst_n => regs[3][6].ACLR
rst_n => regs[3][7].ACLR
rst_n => regs[4][0].ACLR
rst_n => regs[4][1].ACLR
rst_n => regs[4][2].ACLR
rst_n => regs[4][3].ACLR
rst_n => regs[4][4].ACLR
rst_n => regs[4][5].ACLR
rst_n => regs[4][6].ACLR
rst_n => regs[4][7].ACLR
rst_n => regs[5][0].ACLR
rst_n => regs[5][1].ACLR
rst_n => regs[5][2].ACLR
rst_n => regs[5][3].ACLR
rst_n => regs[5][4].ACLR
rst_n => regs[5][5].ACLR
rst_n => regs[5][6].ACLR
rst_n => regs[5][7].ACLR
rst_n => regs[6][0].ACLR
rst_n => regs[6][1].ACLR
rst_n => regs[6][2].ACLR
rst_n => regs[6][3].ACLR
rst_n => regs[6][4].ACLR
rst_n => regs[6][5].ACLR
rst_n => regs[6][6].ACLR
rst_n => regs[6][7].ACLR
rst_n => regs[7][0].ACLR
rst_n => regs[7][1].ACLR
rst_n => regs[7][2].ACLR
rst_n => regs[7][3].ACLR
rst_n => regs[7][4].ACLR
rst_n => regs[7][5].ACLR
rst_n => regs[7][6].ACLR
rst_n => regs[7][7].ACLR
rst_n => regs[8][0].ACLR
rst_n => regs[8][1].ACLR
rst_n => regs[8][2].ACLR
rst_n => regs[8][3].ACLR
rst_n => regs[8][4].ACLR
rst_n => regs[8][5].ACLR
rst_n => regs[8][6].ACLR
rst_n => regs[8][7].ACLR
rst_n => regs[9][0].ACLR
rst_n => regs[9][1].ACLR
rst_n => regs[9][2].ACLR
rst_n => regs[9][3].ACLR
rst_n => regs[9][4].ACLR
rst_n => regs[9][5].ACLR
rst_n => regs[9][6].ACLR
rst_n => regs[9][7].ACLR
rst_n => regs[10][0].ACLR
rst_n => regs[10][1].ACLR
rst_n => regs[10][2].ACLR
rst_n => regs[10][3].ACLR
rst_n => regs[10][4].ACLR
rst_n => regs[10][5].ACLR
rst_n => regs[10][6].ACLR
rst_n => regs[10][7].ACLR
rst_n => regs[11][0].ACLR
rst_n => regs[11][1].ACLR
rst_n => regs[11][2].ACLR
rst_n => regs[11][3].ACLR
rst_n => regs[11][4].ACLR
rst_n => regs[11][5].ACLR
rst_n => regs[11][6].ACLR
rst_n => regs[11][7].ACLR
rst_n => regs[12][0].ACLR
rst_n => regs[12][1].ACLR
rst_n => regs[12][2].ACLR
rst_n => regs[12][3].ACLR
rst_n => regs[12][4].ACLR
rst_n => regs[12][5].ACLR
rst_n => regs[12][6].ACLR
rst_n => regs[12][7].ACLR
rst_n => regs[13][0].ACLR
rst_n => regs[13][1].ACLR
rst_n => regs[13][2].ACLR
rst_n => regs[13][3].ACLR
rst_n => regs[13][4].ACLR
rst_n => regs[13][5].ACLR
rst_n => regs[13][6].ACLR
rst_n => regs[13][7].ACLR
rst_n => regs[14][0].ACLR
rst_n => regs[14][1].ACLR
rst_n => regs[14][2].ACLR
rst_n => regs[14][3].ACLR
rst_n => regs[14][4].ACLR
rst_n => regs[14][5].ACLR
rst_n => regs[14][6].ACLR
rst_n => regs[14][7].ACLR
rst_n => regs[15][0].ACLR
rst_n => regs[15][1].ACLR
rst_n => regs[15][2].ACLR
rst_n => regs[15][3].ACLR
rst_n => regs[15][4].ACLR
rst_n => regs[15][5].ACLR
rst_n => regs[15][6].ACLR
rst_n => regs[15][7].ACLR
core_clk => regs[0][0].CLK
core_clk => regs[0][1].CLK
core_clk => regs[0][2].CLK
core_clk => regs[0][3].CLK
core_clk => regs[0][4].CLK
core_clk => regs[0][5].CLK
core_clk => regs[0][6].CLK
core_clk => regs[0][7].CLK
core_clk => regs[1][0].CLK
core_clk => regs[1][1].CLK
core_clk => regs[1][2].CLK
core_clk => regs[1][3].CLK
core_clk => regs[1][4].CLK
core_clk => regs[1][5].CLK
core_clk => regs[1][6].CLK
core_clk => regs[1][7].CLK
core_clk => regs[2][0].CLK
core_clk => regs[2][1].CLK
core_clk => regs[2][2].CLK
core_clk => regs[2][3].CLK
core_clk => regs[2][4].CLK
core_clk => regs[2][5].CLK
core_clk => regs[2][6].CLK
core_clk => regs[2][7].CLK
core_clk => regs[3][0].CLK
core_clk => regs[3][1].CLK
core_clk => regs[3][2].CLK
core_clk => regs[3][3].CLK
core_clk => regs[3][4].CLK
core_clk => regs[3][5].CLK
core_clk => regs[3][6].CLK
core_clk => regs[3][7].CLK
core_clk => regs[4][0].CLK
core_clk => regs[4][1].CLK
core_clk => regs[4][2].CLK
core_clk => regs[4][3].CLK
core_clk => regs[4][4].CLK
core_clk => regs[4][5].CLK
core_clk => regs[4][6].CLK
core_clk => regs[4][7].CLK
core_clk => regs[5][0].CLK
core_clk => regs[5][1].CLK
core_clk => regs[5][2].CLK
core_clk => regs[5][3].CLK
core_clk => regs[5][4].CLK
core_clk => regs[5][5].CLK
core_clk => regs[5][6].CLK
core_clk => regs[5][7].CLK
core_clk => regs[6][0].CLK
core_clk => regs[6][1].CLK
core_clk => regs[6][2].CLK
core_clk => regs[6][3].CLK
core_clk => regs[6][4].CLK
core_clk => regs[6][5].CLK
core_clk => regs[6][6].CLK
core_clk => regs[6][7].CLK
core_clk => regs[7][0].CLK
core_clk => regs[7][1].CLK
core_clk => regs[7][2].CLK
core_clk => regs[7][3].CLK
core_clk => regs[7][4].CLK
core_clk => regs[7][5].CLK
core_clk => regs[7][6].CLK
core_clk => regs[7][7].CLK
core_clk => regs[8][0].CLK
core_clk => regs[8][1].CLK
core_clk => regs[8][2].CLK
core_clk => regs[8][3].CLK
core_clk => regs[8][4].CLK
core_clk => regs[8][5].CLK
core_clk => regs[8][6].CLK
core_clk => regs[8][7].CLK
core_clk => regs[9][0].CLK
core_clk => regs[9][1].CLK
core_clk => regs[9][2].CLK
core_clk => regs[9][3].CLK
core_clk => regs[9][4].CLK
core_clk => regs[9][5].CLK
core_clk => regs[9][6].CLK
core_clk => regs[9][7].CLK
core_clk => regs[10][0].CLK
core_clk => regs[10][1].CLK
core_clk => regs[10][2].CLK
core_clk => regs[10][3].CLK
core_clk => regs[10][4].CLK
core_clk => regs[10][5].CLK
core_clk => regs[10][6].CLK
core_clk => regs[10][7].CLK
core_clk => regs[11][0].CLK
core_clk => regs[11][1].CLK
core_clk => regs[11][2].CLK
core_clk => regs[11][3].CLK
core_clk => regs[11][4].CLK
core_clk => regs[11][5].CLK
core_clk => regs[11][6].CLK
core_clk => regs[11][7].CLK
core_clk => regs[12][0].CLK
core_clk => regs[12][1].CLK
core_clk => regs[12][2].CLK
core_clk => regs[12][3].CLK
core_clk => regs[12][4].CLK
core_clk => regs[12][5].CLK
core_clk => regs[12][6].CLK
core_clk => regs[12][7].CLK
core_clk => regs[13][0].CLK
core_clk => regs[13][1].CLK
core_clk => regs[13][2].CLK
core_clk => regs[13][3].CLK
core_clk => regs[13][4].CLK
core_clk => regs[13][5].CLK
core_clk => regs[13][6].CLK
core_clk => regs[13][7].CLK
core_clk => regs[14][0].CLK
core_clk => regs[14][1].CLK
core_clk => regs[14][2].CLK
core_clk => regs[14][3].CLK
core_clk => regs[14][4].CLK
core_clk => regs[14][5].CLK
core_clk => regs[14][6].CLK
core_clk => regs[14][7].CLK
core_clk => regs[15][0].CLK
core_clk => regs[15][1].CLK
core_clk => regs[15][2].CLK
core_clk => regs[15][3].CLK
core_clk => regs[15][4].CLK
core_clk => regs[15][5].CLK
core_clk => regs[15][6].CLK
core_clk => regs[15][7].CLK


|Lab6|wb_processor:inst7|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|Lab6|wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|Lab6|wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_processor:inst7|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|Lab6|wb_processor:inst7|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|Lab6|wb_processor:inst7|BUSMUX:inst9|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|DeBounce:inst3
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => count[5].CLK
Clock => count[6].CLK
Clock => count[7].CLK
Clock => count[8].CLK
Clock => count[9].CLK
Clock => count[10].CLK
Clock => count[11].CLK
Clock => count[12].CLK
Clock => count[13].CLK
Clock => count[14].CLK
Clock => count[15].CLK
Clock => count[16].CLK
Clock => count[17].CLK
Clock => count[18].CLK
Clock => count[19].CLK
Clock => count[20].CLK
Clock => count[21].CLK
Clock => count[22].CLK
Clock => count[23].CLK
Clock => count[24].CLK
Clock => count[25].CLK
Clock => count[26].CLK
Clock => count[27].CLK
Clock => count[28].CLK
Clock => count[29].CLK
Clock => count[30].CLK
Clock => count[31].CLK
Clock => pulse_out~reg0.CLK
Clock => state.CLK
Reset_n => pulse_out~reg0.PRESET
Reset_n => state.ACLR
Reset_n => count[0].ENA
Reset_n => count[31].ENA
Reset_n => count[30].ENA
Reset_n => count[29].ENA
Reset_n => count[28].ENA
Reset_n => count[27].ENA
Reset_n => count[26].ENA
Reset_n => count[25].ENA
Reset_n => count[24].ENA
Reset_n => count[23].ENA
Reset_n => count[22].ENA
Reset_n => count[21].ENA
Reset_n => count[20].ENA
Reset_n => count[19].ENA
Reset_n => count[18].ENA
Reset_n => count[17].ENA
Reset_n => count[16].ENA
Reset_n => count[15].ENA
Reset_n => count[14].ENA
Reset_n => count[13].ENA
Reset_n => count[12].ENA
Reset_n => count[11].ENA
Reset_n => count[10].ENA
Reset_n => count[9].ENA
Reset_n => count[8].ENA
Reset_n => count[7].ENA
Reset_n => count[6].ENA
Reset_n => count[5].ENA
Reset_n => count[4].ENA
Reset_n => count[3].ENA
Reset_n => count[2].ENA
Reset_n => count[1].ENA
button_in => pulse_out.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => state.OUTPUTSELECT
button_in => state.DATAB
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|DeBounce:inst9
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => count[5].CLK
Clock => count[6].CLK
Clock => count[7].CLK
Clock => count[8].CLK
Clock => count[9].CLK
Clock => count[10].CLK
Clock => count[11].CLK
Clock => count[12].CLK
Clock => count[13].CLK
Clock => count[14].CLK
Clock => count[15].CLK
Clock => count[16].CLK
Clock => count[17].CLK
Clock => count[18].CLK
Clock => count[19].CLK
Clock => count[20].CLK
Clock => count[21].CLK
Clock => count[22].CLK
Clock => count[23].CLK
Clock => count[24].CLK
Clock => count[25].CLK
Clock => count[26].CLK
Clock => count[27].CLK
Clock => count[28].CLK
Clock => count[29].CLK
Clock => count[30].CLK
Clock => count[31].CLK
Clock => pulse_out~reg0.CLK
Clock => state.CLK
Reset_n => pulse_out~reg0.PRESET
Reset_n => state.ACLR
Reset_n => count[0].ENA
Reset_n => count[31].ENA
Reset_n => count[30].ENA
Reset_n => count[29].ENA
Reset_n => count[28].ENA
Reset_n => count[27].ENA
Reset_n => count[26].ENA
Reset_n => count[25].ENA
Reset_n => count[24].ENA
Reset_n => count[23].ENA
Reset_n => count[22].ENA
Reset_n => count[21].ENA
Reset_n => count[20].ENA
Reset_n => count[19].ENA
Reset_n => count[18].ENA
Reset_n => count[17].ENA
Reset_n => count[16].ENA
Reset_n => count[15].ENA
Reset_n => count[14].ENA
Reset_n => count[13].ENA
Reset_n => count[12].ENA
Reset_n => count[11].ENA
Reset_n => count[10].ENA
Reset_n => count[9].ENA
Reset_n => count[8].ENA
Reset_n => count[7].ENA
Reset_n => count[6].ENA
Reset_n => count[5].ENA
Reset_n => count[4].ENA
Reset_n => count[3].ENA
Reset_n => count[2].ENA
Reset_n => count[1].ENA
button_in => pulse_out.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => state.OUTPUTSELECT
button_in => state.DATAB
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|21mux:inst6
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Lab6|DeBounce:inst10
Clock => count[0].CLK
Clock => count[1].CLK
Clock => count[2].CLK
Clock => count[3].CLK
Clock => count[4].CLK
Clock => count[5].CLK
Clock => count[6].CLK
Clock => count[7].CLK
Clock => count[8].CLK
Clock => count[9].CLK
Clock => count[10].CLK
Clock => count[11].CLK
Clock => count[12].CLK
Clock => count[13].CLK
Clock => count[14].CLK
Clock => count[15].CLK
Clock => count[16].CLK
Clock => count[17].CLK
Clock => count[18].CLK
Clock => count[19].CLK
Clock => count[20].CLK
Clock => count[21].CLK
Clock => count[22].CLK
Clock => count[23].CLK
Clock => count[24].CLK
Clock => count[25].CLK
Clock => count[26].CLK
Clock => count[27].CLK
Clock => count[28].CLK
Clock => count[29].CLK
Clock => count[30].CLK
Clock => count[31].CLK
Clock => pulse_out~reg0.CLK
Clock => state.CLK
Reset_n => pulse_out~reg0.PRESET
Reset_n => state.ACLR
Reset_n => count[0].ENA
Reset_n => count[31].ENA
Reset_n => count[30].ENA
Reset_n => count[29].ENA
Reset_n => count[28].ENA
Reset_n => count[27].ENA
Reset_n => count[26].ENA
Reset_n => count[25].ENA
Reset_n => count[24].ENA
Reset_n => count[23].ENA
Reset_n => count[22].ENA
Reset_n => count[21].ENA
Reset_n => count[20].ENA
Reset_n => count[19].ENA
Reset_n => count[18].ENA
Reset_n => count[17].ENA
Reset_n => count[16].ENA
Reset_n => count[15].ENA
Reset_n => count[14].ENA
Reset_n => count[13].ENA
Reset_n => count[12].ENA
Reset_n => count[11].ENA
Reset_n => count[10].ENA
Reset_n => count[9].ENA
Reset_n => count[8].ENA
Reset_n => count[7].ENA
Reset_n => count[6].ENA
Reset_n => count[5].ENA
Reset_n => count[4].ENA
Reset_n => count[3].ENA
Reset_n => count[2].ENA
Reset_n => count[1].ENA
button_in => pulse_out.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => count.OUTPUTSELECT
button_in => state.OUTPUTSELECT
button_in => state.DATAB
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5
codec_DACLRCK <= wb_audio_BasicInterface:inst7.codecDACLRCK
11M28Hz => wb_audio_BasicInterface:inst7.11M28Hz_masterAudioClock
11M28Hz => wb_audioCFG_autoConfigOnReset:inst.clk
11M28Hz => wb_audioCFG_autoUpdate:inst8.clock
11M28Hz => codec_XCK.DATAIN
44k1Hz => wb_audio_BasicInterface:inst7.44k1Hz_frameClk
async_nreset => wb_audio_BasicInterface:inst7.async_nreset
async_nreset => wb_audioCFG_autoConfigOnReset:inst.async_nreset
async_nreset => wb_audioCFG_autoUpdate:inst8.async_nreset
nResetCodec => inst9.IN0
nResetCodec => inst1.IN1
nUpdateCodec => wb_audioCFG_autoUpdate:inst8.nCodecUpdateIn
cfgDataLatch => wb_audioCFG_autoUpdate:inst8.configDataLatchIn
line_MIC => wb_audioCFG_autoUpdate:inst8.line_MIC
cfgAddr[0] => wb_audioCFG_autoUpdate:inst8.configAddrIn[0]
cfgAddr[1] => wb_audioCFG_autoUpdate:inst8.configAddrIn[1]
cfgAddr[2] => wb_audioCFG_autoUpdate:inst8.configAddrIn[2]
cfgAddr[3] => wb_audioCFG_autoUpdate:inst8.configAddrIn[3]
cfgData[0] => wb_audioCFG_autoUpdate:inst8.configDataIn[0]
cfgData[1] => wb_audioCFG_autoUpdate:inst8.configDataIn[1]
cfgData[2] => wb_audioCFG_autoUpdate:inst8.configDataIn[2]
cfgData[3] => wb_audioCFG_autoUpdate:inst8.configDataIn[3]
cfgData[4] => wb_audioCFG_autoUpdate:inst8.configDataIn[4]
cfgData[5] => wb_audioCFG_autoUpdate:inst8.configDataIn[5]
cfgData[6] => wb_audioCFG_autoUpdate:inst8.configDataIn[6]
cfgData[7] => wb_audioCFG_autoUpdate:inst8.configDataIn[7]
cfgData[8] => wb_audioCFG_autoUpdate:inst8.configDataIn[8]
volume[0] => wb_audioCFG_autoUpdate:inst8.volume[0]
volume[1] => wb_audioCFG_autoUpdate:inst8.volume[1]
volume[2] => wb_audioCFG_autoUpdate:inst8.volume[2]
volume[3] => wb_audioCFG_autoUpdate:inst8.volume[3]
volume[4] => wb_audioCFG_autoUpdate:inst8.volume[4]
volume[5] => wb_audioCFG_autoUpdate:inst8.volume[5]
dvi => wb_audio_bypassMux:inst4.audioDVI
audioByPass => wb_audio_bypassMux:inst4.sel
audioDataIn[0] => wb_audio_bypassMux:inst4.audioDataIn[0]
audioDataIn[1] => wb_audio_bypassMux:inst4.audioDataIn[1]
audioDataIn[2] => wb_audio_bypassMux:inst4.audioDataIn[2]
audioDataIn[3] => wb_audio_bypassMux:inst4.audioDataIn[3]
audioDataIn[4] => wb_audio_bypassMux:inst4.audioDataIn[4]
audioDataIn[5] => wb_audio_bypassMux:inst4.audioDataIn[5]
audioDataIn[6] => wb_audio_bypassMux:inst4.audioDataIn[6]
audioDataIn[7] => wb_audio_bypassMux:inst4.audioDataIn[7]
audioDataIn[8] => wb_audio_bypassMux:inst4.audioDataIn[8]
audioDataIn[9] => wb_audio_bypassMux:inst4.audioDataIn[9]
audioDataIn[10] => wb_audio_bypassMux:inst4.audioDataIn[10]
audioDataIn[11] => wb_audio_bypassMux:inst4.audioDataIn[11]
audioDataIn[12] => wb_audio_bypassMux:inst4.audioDataIn[12]
audioDataIn[13] => wb_audio_bypassMux:inst4.audioDataIn[13]
audioDataIn[14] => wb_audio_bypassMux:inst4.audioDataIn[14]
audioDataIn[15] => wb_audio_bypassMux:inst4.audioDataIn[15]
codec_ADCDAT => wb_audio_BasicInterface:inst7.codecADCDAT
codec_ADCLRCK <= wb_audio_BasicInterface:inst7.codecDACLRCK
codec_SCLK <= wb_audio_BasicInterface:inst7.SCLK
codec_SDA <= wb_audio_BasicInterface:inst7.SDA
codec_BCLK <= wb_audio_BasicInterface:inst7.codecSerialClock
codec_XCK <= 11M28Hz.DB_MAX_OUTPUT_PORT_TYPE
regBusy <= wb_audioCFG_autoUpdate:inst8.registerInterfaceBusy
I2C_busy <= wb_audio_BasicInterface:inst7.I2C_busy
I2C_transErr <= wb_audio_BasicInterface:inst7.I2C_transErr
codec_DACDAT <= wb_audio_BasicInterface:inst7.codecDACDAT
dvo <= wb_audio_BasicInterface:inst7.audioStreamOutClock
audioDataOut[0] <= wb_audio_BasicInterface:inst7.audioStreamOutData[0]
audioDataOut[1] <= wb_audio_BasicInterface:inst7.audioStreamOutData[1]
audioDataOut[2] <= wb_audio_BasicInterface:inst7.audioStreamOutData[2]
audioDataOut[3] <= wb_audio_BasicInterface:inst7.audioStreamOutData[3]
audioDataOut[4] <= wb_audio_BasicInterface:inst7.audioStreamOutData[4]
audioDataOut[5] <= wb_audio_BasicInterface:inst7.audioStreamOutData[5]
audioDataOut[6] <= wb_audio_BasicInterface:inst7.audioStreamOutData[6]
audioDataOut[7] <= wb_audio_BasicInterface:inst7.audioStreamOutData[7]
audioDataOut[8] <= wb_audio_BasicInterface:inst7.audioStreamOutData[8]
audioDataOut[9] <= wb_audio_BasicInterface:inst7.audioStreamOutData[9]
audioDataOut[10] <= wb_audio_BasicInterface:inst7.audioStreamOutData[10]
audioDataOut[11] <= wb_audio_BasicInterface:inst7.audioStreamOutData[11]
audioDataOut[12] <= wb_audio_BasicInterface:inst7.audioStreamOutData[12]
audioDataOut[13] <= wb_audio_BasicInterface:inst7.audioStreamOutData[13]
audioDataOut[14] <= wb_audio_BasicInterface:inst7.audioStreamOutData[14]
audioDataOut[15] <= wb_audio_BasicInterface:inst7.audioStreamOutData[15]
cfgDataOut[0] <= wb_audio_BasicInterface:inst7.cfgDataOut[0]
cfgDataOut[1] <= wb_audio_BasicInterface:inst7.cfgDataOut[1]
cfgDataOut[2] <= wb_audio_BasicInterface:inst7.cfgDataOut[2]
cfgDataOut[3] <= wb_audio_BasicInterface:inst7.cfgDataOut[3]
cfgDataOut[4] <= wb_audio_BasicInterface:inst7.cfgDataOut[4]
cfgDataOut[5] <= wb_audio_BasicInterface:inst7.cfgDataOut[5]
cfgDataOut[6] <= wb_audio_BasicInterface:inst7.cfgDataOut[6]
cfgDataOut[7] <= wb_audio_BasicInterface:inst7.cfgDataOut[7]
cfgDataOut[8] <= wb_audio_BasicInterface:inst7.cfgDataOut[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7
audioStreamOutClock <= wb_audioStream_Interface:inst2.audioStreamOutClk
codecADCDAT => wb_audioStream_Interface:inst2.codecSDI
audioStreamInClock => wb_audioStream_Interface:inst2.audioStreamInClk
44k1Hz_frameClk => wb_audioStream_Interface:inst2.44k1Hz_frameClock
async_nreset => wb_audioStream_Interface:inst2.async_nreset
async_nreset => wb_audioCFG_CFGctrl:inst1.async_nreset
11M28Hz_masterAudioClock => wb_audioStream_Interface:inst2.11M29Hz_masterAudioClock
11M28Hz_masterAudioClock => wb_audioCFG_CFGctrl:inst1.clock
11M28Hz_masterAudioClock => codecSerialClock.DATAIN
audioStreamInData[0] => wb_audioStream_Interface:inst2.audioStreamIn[0]
audioStreamInData[1] => wb_audioStream_Interface:inst2.audioStreamIn[1]
audioStreamInData[2] => wb_audioStream_Interface:inst2.audioStreamIn[2]
audioStreamInData[3] => wb_audioStream_Interface:inst2.audioStreamIn[3]
audioStreamInData[4] => wb_audioStream_Interface:inst2.audioStreamIn[4]
audioStreamInData[5] => wb_audioStream_Interface:inst2.audioStreamIn[5]
audioStreamInData[6] => wb_audioStream_Interface:inst2.audioStreamIn[6]
audioStreamInData[7] => wb_audioStream_Interface:inst2.audioStreamIn[7]
audioStreamInData[8] => wb_audioStream_Interface:inst2.audioStreamIn[8]
audioStreamInData[9] => wb_audioStream_Interface:inst2.audioStreamIn[9]
audioStreamInData[10] => wb_audioStream_Interface:inst2.audioStreamIn[10]
audioStreamInData[11] => wb_audioStream_Interface:inst2.audioStreamIn[11]
audioStreamInData[12] => wb_audioStream_Interface:inst2.audioStreamIn[12]
audioStreamInData[13] => wb_audioStream_Interface:inst2.audioStreamIn[13]
audioStreamInData[14] => wb_audioStream_Interface:inst2.audioStreamIn[14]
audioStreamInData[15] => wb_audioStream_Interface:inst2.audioStreamIn[15]
codecDACDAT <= wb_audioStream_Interface:inst2.codecSDO
codecDACLRCK <= wb_audioStream_Interface:inst2.codecLRC
SCLK <= wb_audioCFG_CFGctrl:inst1.sclk
nResetCodec => wb_audioCFG_CFGctrl:inst1.n_resetCodec
nUpdateCodec => wb_audioCFG_CFGctrl:inst1.n_updateCodec
nCfgLatch => wb_audioCFG_CFGctrl:inst1.n_codecCfgLatch
SDA <> wb_audioCFG_CFGctrl:inst1.sda
cfgAddr[0] => wb_audioCFG_CFGctrl:inst1.codecCfgAddr[0]
cfgAddr[1] => wb_audioCFG_CFGctrl:inst1.codecCfgAddr[1]
cfgAddr[2] => wb_audioCFG_CFGctrl:inst1.codecCfgAddr[2]
cfgAddr[3] => wb_audioCFG_CFGctrl:inst1.codecCfgAddr[3]
cfgData[0] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[0]
cfgData[1] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[1]
cfgData[2] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[2]
cfgData[3] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[3]
cfgData[4] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[4]
cfgData[5] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[5]
cfgData[6] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[6]
cfgData[7] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[7]
cfgData[8] => wb_audioCFG_CFGctrl:inst1.codecCfgDataIn[8]
codecSerialClock <= 11M28Hz_masterAudioClock.DB_MAX_OUTPUT_PORT_TYPE
I2C_transErr <= wb_audioCFG_CFGctrl:inst1.Error
I2C_busy <= wb_audioCFG_CFGctrl:inst1.Busy
audioStreamOutData[0] <= wb_audioStream_Interface:inst2.audioStreamOut[0]
audioStreamOutData[1] <= wb_audioStream_Interface:inst2.audioStreamOut[1]
audioStreamOutData[2] <= wb_audioStream_Interface:inst2.audioStreamOut[2]
audioStreamOutData[3] <= wb_audioStream_Interface:inst2.audioStreamOut[3]
audioStreamOutData[4] <= wb_audioStream_Interface:inst2.audioStreamOut[4]
audioStreamOutData[5] <= wb_audioStream_Interface:inst2.audioStreamOut[5]
audioStreamOutData[6] <= wb_audioStream_Interface:inst2.audioStreamOut[6]
audioStreamOutData[7] <= wb_audioStream_Interface:inst2.audioStreamOut[7]
audioStreamOutData[8] <= wb_audioStream_Interface:inst2.audioStreamOut[8]
audioStreamOutData[9] <= wb_audioStream_Interface:inst2.audioStreamOut[9]
audioStreamOutData[10] <= wb_audioStream_Interface:inst2.audioStreamOut[10]
audioStreamOutData[11] <= wb_audioStream_Interface:inst2.audioStreamOut[11]
audioStreamOutData[12] <= wb_audioStream_Interface:inst2.audioStreamOut[12]
audioStreamOutData[13] <= wb_audioStream_Interface:inst2.audioStreamOut[13]
audioStreamOutData[14] <= wb_audioStream_Interface:inst2.audioStreamOut[14]
audioStreamOutData[15] <= wb_audioStream_Interface:inst2.audioStreamOut[15]
cfgDataOut[0] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[0]
cfgDataOut[1] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[1]
cfgDataOut[2] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[2]
cfgDataOut[3] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[3]
cfgDataOut[4] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[4]
cfgDataOut[5] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[5]
cfgDataOut[6] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[6]
cfgDataOut[7] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[7]
cfgDataOut[8] <= wb_audioCFG_CFGctrl:inst1.codecCfgDataOut[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2
codecSDO <= wb_block_serDes:inst9.sdo
11M29Hz_masterAudioClock => wb_block_serDes:inst9.clk
11M29Hz_masterAudioClock => inst18.CLK
11M29Hz_masterAudioClock => inst19.CLK
11M29Hz_masterAudioClock => inst15.CLK
11M29Hz_masterAudioClock => wb_block_oneShotDownCounter:inst10.clk
11M29Hz_masterAudioClock => inst14.CLK
11M29Hz_masterAudioClock => inst6.IN0
11M29Hz_masterAudioClock => inst11[15].CLK
11M29Hz_masterAudioClock => inst11[14].CLK
11M29Hz_masterAudioClock => inst11[13].CLK
11M29Hz_masterAudioClock => inst11[12].CLK
11M29Hz_masterAudioClock => inst11[11].CLK
11M29Hz_masterAudioClock => inst11[10].CLK
11M29Hz_masterAudioClock => inst11[9].CLK
11M29Hz_masterAudioClock => inst11[8].CLK
11M29Hz_masterAudioClock => inst11[7].CLK
11M29Hz_masterAudioClock => inst11[6].CLK
11M29Hz_masterAudioClock => inst11[5].CLK
11M29Hz_masterAudioClock => inst11[4].CLK
11M29Hz_masterAudioClock => inst11[3].CLK
11M29Hz_masterAudioClock => inst11[2].CLK
11M29Hz_masterAudioClock => inst11[1].CLK
11M29Hz_masterAudioClock => inst11[0].CLK
async_nreset => wb_block_serDes:inst9.async_nreset
async_nreset => inst18.ACLR
async_nreset => inst30[15].ACLR
async_nreset => inst30[14].ACLR
async_nreset => inst30[13].ACLR
async_nreset => inst30[12].ACLR
async_nreset => inst30[11].ACLR
async_nreset => inst30[10].ACLR
async_nreset => inst30[9].ACLR
async_nreset => inst30[8].ACLR
async_nreset => inst30[7].ACLR
async_nreset => inst30[6].ACLR
async_nreset => inst30[5].ACLR
async_nreset => inst30[4].ACLR
async_nreset => inst30[3].ACLR
async_nreset => inst30[2].ACLR
async_nreset => inst30[1].ACLR
async_nreset => inst30[0].ACLR
async_nreset => inst15.ACLR
async_nreset => wb_block_oneShotDownCounter:inst10.async_nreset
async_nreset => inst14.ACLR
async_nreset => inst3.ACLR
async_nreset => inst11[15].ACLR
async_nreset => inst11[14].ACLR
async_nreset => inst11[13].ACLR
async_nreset => inst11[12].ACLR
async_nreset => inst11[11].ACLR
async_nreset => inst11[10].ACLR
async_nreset => inst11[9].ACLR
async_nreset => inst11[8].ACLR
async_nreset => inst11[7].ACLR
async_nreset => inst11[6].ACLR
async_nreset => inst11[5].ACLR
async_nreset => inst11[4].ACLR
async_nreset => inst11[3].ACLR
async_nreset => inst11[2].ACLR
async_nreset => inst11[1].ACLR
async_nreset => inst11[0].ACLR
44k1Hz_frameClock => inst19.DATAIN
codecSDI => wb_block_serDes:inst9.sdi
audioStreamInClk => inst30[15].CLK
audioStreamInClk => inst30[14].CLK
audioStreamInClk => inst30[13].CLK
audioStreamInClk => inst30[12].CLK
audioStreamInClk => inst30[11].CLK
audioStreamInClk => inst30[10].CLK
audioStreamInClk => inst30[9].CLK
audioStreamInClk => inst30[8].CLK
audioStreamInClk => inst30[7].CLK
audioStreamInClk => inst30[6].CLK
audioStreamInClk => inst30[5].CLK
audioStreamInClk => inst30[4].CLK
audioStreamInClk => inst30[3].CLK
audioStreamInClk => inst30[2].CLK
audioStreamInClk => inst30[1].CLK
audioStreamInClk => inst30[0].CLK
audioStreamIn[0] => inst30[0].DATAIN
audioStreamIn[1] => inst30[1].DATAIN
audioStreamIn[2] => inst30[2].DATAIN
audioStreamIn[3] => inst30[3].DATAIN
audioStreamIn[4] => inst30[4].DATAIN
audioStreamIn[5] => inst30[5].DATAIN
audioStreamIn[6] => inst30[6].DATAIN
audioStreamIn[7] => inst30[7].DATAIN
audioStreamIn[8] => inst30[8].DATAIN
audioStreamIn[9] => inst30[9].DATAIN
audioStreamIn[10] => inst30[10].DATAIN
audioStreamIn[11] => inst30[11].DATAIN
audioStreamIn[12] => inst30[12].DATAIN
audioStreamIn[13] => inst30[13].DATAIN
audioStreamIn[14] => inst30[14].DATAIN
audioStreamIn[15] => inst30[15].DATAIN
codecLRC <= inst20.DB_MAX_OUTPUT_PORT_TYPE
audioStreamOutClk <= inst2.DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[0] <= inst11[0].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[1] <= inst11[1].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[2] <= inst11[2].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[3] <= inst11[3].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[4] <= inst11[4].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[5] <= inst11[5].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[6] <= inst11[6].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[7] <= inst11[7].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[8] <= inst11[8].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[9] <= inst11[9].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[10] <= inst11[10].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[11] <= inst11[11].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[12] <= inst11[12].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[13] <= inst11[13].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[14] <= inst11[14].DB_MAX_OUTPUT_PORT_TYPE
audioStreamOut[15] <= inst11[15].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9
clk => shiftRegister[0].CLK
clk => shiftRegister[1].CLK
clk => shiftRegister[2].CLK
clk => shiftRegister[3].CLK
clk => shiftRegister[4].CLK
clk => shiftRegister[5].CLK
clk => shiftRegister[6].CLK
clk => shiftRegister[7].CLK
clk => shiftRegister[8].CLK
clk => shiftRegister[9].CLK
clk => shiftRegister[10].CLK
clk => shiftRegister[11].CLK
clk => shiftRegister[12].CLK
clk => shiftRegister[13].CLK
clk => shiftRegister[14].CLK
clk => shiftRegister[15].CLK
clk => shiftRegister[16].CLK
clk => shiftRegister[17].CLK
clk => shiftRegister[18].CLK
clk => shiftRegister[19].CLK
clk => shiftRegister[20].CLK
clk => shiftRegister[21].CLK
clk => shiftRegister[22].CLK
clk => shiftRegister[23].CLK
clk => shiftRegister[24].CLK
clk => shiftRegister[25].CLK
clk => shiftRegister[26].CLK
clk => shiftRegister[27].CLK
clk => shiftRegister[28].CLK
clk => shiftRegister[29].CLK
clk => shiftRegister[30].CLK
clk => shiftRegister[31].CLK
async_nreset => shiftRegister[0].ACLR
async_nreset => shiftRegister[1].ACLR
async_nreset => shiftRegister[2].ACLR
async_nreset => shiftRegister[3].ACLR
async_nreset => shiftRegister[4].ACLR
async_nreset => shiftRegister[5].ACLR
async_nreset => shiftRegister[6].ACLR
async_nreset => shiftRegister[7].ACLR
async_nreset => shiftRegister[8].ACLR
async_nreset => shiftRegister[9].ACLR
async_nreset => shiftRegister[10].ACLR
async_nreset => shiftRegister[11].ACLR
async_nreset => shiftRegister[12].ACLR
async_nreset => shiftRegister[13].ACLR
async_nreset => shiftRegister[14].ACLR
async_nreset => shiftRegister[15].ACLR
async_nreset => shiftRegister[16].ACLR
async_nreset => shiftRegister[17].ACLR
async_nreset => shiftRegister[18].ACLR
async_nreset => shiftRegister[19].ACLR
async_nreset => shiftRegister[20].ACLR
async_nreset => shiftRegister[21].ACLR
async_nreset => shiftRegister[22].ACLR
async_nreset => shiftRegister[23].ACLR
async_nreset => shiftRegister[24].ACLR
async_nreset => shiftRegister[25].ACLR
async_nreset => shiftRegister[26].ACLR
async_nreset => shiftRegister[27].ACLR
async_nreset => shiftRegister[28].ACLR
async_nreset => shiftRegister[29].ACLR
async_nreset => shiftRegister[30].ACLR
async_nreset => shiftRegister[31].ACLR
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
enable => shiftRegister[31].ENA
enable => shiftRegister[30].ENA
enable => shiftRegister[29].ENA
enable => shiftRegister[28].ENA
enable => shiftRegister[27].ENA
enable => shiftRegister[26].ENA
enable => shiftRegister[25].ENA
enable => shiftRegister[24].ENA
enable => shiftRegister[23].ENA
enable => shiftRegister[22].ENA
enable => shiftRegister[21].ENA
enable => shiftRegister[20].ENA
enable => shiftRegister[19].ENA
enable => shiftRegister[18].ENA
enable => shiftRegister[17].ENA
enable => shiftRegister[16].ENA
enable => shiftRegister[15].ENA
enable => shiftRegister[14].ENA
enable => shiftRegister[13].ENA
enable => shiftRegister[12].ENA
enable => shiftRegister[11].ENA
enable => shiftRegister[10].ENA
enable => shiftRegister[9].ENA
enable => shiftRegister[8].ENA
enable => shiftRegister[7].ENA
enable => shiftRegister[6].ENA
enable => shiftRegister[5].ENA
enable => shiftRegister[4].ENA
enable => shiftRegister[3].ENA
enable => shiftRegister[2].ENA
enable => shiftRegister[1].ENA
enable => shiftRegister[0].ENA
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => sdo.OUTPUTSELECT
sdi => shiftRegister.DATAA
sdi => shiftRegister.DATAB
sdo <= sdo.DB_MAX_OUTPUT_PORT_TYPE
d[0] => shiftRegister.DATAB
d[1] => shiftRegister.DATAB
d[2] => shiftRegister.DATAB
d[3] => shiftRegister.DATAB
d[4] => shiftRegister.DATAB
d[5] => shiftRegister.DATAB
d[6] => shiftRegister.DATAB
d[7] => shiftRegister.DATAB
d[8] => shiftRegister.DATAB
d[9] => shiftRegister.DATAB
d[10] => shiftRegister.DATAB
d[11] => shiftRegister.DATAB
d[12] => shiftRegister.DATAB
d[13] => shiftRegister.DATAB
d[14] => shiftRegister.DATAB
d[15] => shiftRegister.DATAB
d[16] => shiftRegister.DATAB
d[17] => shiftRegister.DATAB
d[18] => shiftRegister.DATAB
d[19] => shiftRegister.DATAB
d[20] => shiftRegister.DATAB
d[21] => shiftRegister.DATAB
d[22] => shiftRegister.DATAB
d[23] => shiftRegister.DATAB
d[24] => shiftRegister.DATAB
d[25] => shiftRegister.DATAB
d[26] => shiftRegister.DATAB
d[27] => shiftRegister.DATAB
d[28] => shiftRegister.DATAB
d[29] => shiftRegister.DATAB
d[30] => shiftRegister.DATAB
d[31] => shiftRegister.DATAB
q[0] <= shiftRegister[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= shiftRegister[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= shiftRegister[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= shiftRegister[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= shiftRegister[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= shiftRegister[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= shiftRegister[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= shiftRegister[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= shiftRegister[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= shiftRegister[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= shiftRegister[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= shiftRegister[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= shiftRegister[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= shiftRegister[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= shiftRegister[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= shiftRegister[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= shiftRegister[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= shiftRegister[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= shiftRegister[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= shiftRegister[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= shiftRegister[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= shiftRegister[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= shiftRegister[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= shiftRegister[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= shiftRegister[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= shiftRegister[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= shiftRegister[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= shiftRegister[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= shiftRegister[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= shiftRegister[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= shiftRegister[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= shiftRegister[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
async_nreset => counter[0].ACLR
async_nreset => counter[1].ACLR
async_nreset => counter[2].ACLR
async_nreset => counter[3].ACLR
async_nreset => counter[4].ACLR
async_nreset => counter[5].ACLR
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
ce => proc_counter.IN1
d[0] => counter.DATAB
d[1] => counter.DATAB
d[2] => counter.DATAB
d[3] => counter.DATAB
d[4] => counter.DATAB
d[5] => counter.DATAB
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <VCC>


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4
outData[0] <= InDataSum[1].DB_MAX_OUTPUT_PORT_TYPE
outData[1] <= InDataSum[2].DB_MAX_OUTPUT_PORT_TYPE
outData[2] <= InDataSum[3].DB_MAX_OUTPUT_PORT_TYPE
outData[3] <= InDataSum[4].DB_MAX_OUTPUT_PORT_TYPE
outData[4] <= InDataSum[5].DB_MAX_OUTPUT_PORT_TYPE
outData[5] <= InDataSum[6].DB_MAX_OUTPUT_PORT_TYPE
outData[6] <= InDataSum[7].DB_MAX_OUTPUT_PORT_TYPE
outData[7] <= InDataSum[8].DB_MAX_OUTPUT_PORT_TYPE
outData[8] <= InDataSum[9].DB_MAX_OUTPUT_PORT_TYPE
outData[9] <= InDataSum[10].DB_MAX_OUTPUT_PORT_TYPE
outData[10] <= InDataSum[11].DB_MAX_OUTPUT_PORT_TYPE
outData[11] <= InDataSum[12].DB_MAX_OUTPUT_PORT_TYPE
outData[12] <= InDataSum[13].DB_MAX_OUTPUT_PORT_TYPE
outData[13] <= InDataSum[14].DB_MAX_OUTPUT_PORT_TYPE
outData[14] <= InDataSum[15].DB_MAX_OUTPUT_PORT_TYPE
outData[15] <= InDataSum[16].DB_MAX_OUTPUT_PORT_TYPE
inDataRight[0] => wb_audioStream_channelAdder:inst1.dataa[0]
inDataRight[1] => wb_audioStream_channelAdder:inst1.dataa[1]
inDataRight[2] => wb_audioStream_channelAdder:inst1.dataa[2]
inDataRight[3] => wb_audioStream_channelAdder:inst1.dataa[3]
inDataRight[4] => wb_audioStream_channelAdder:inst1.dataa[4]
inDataRight[5] => wb_audioStream_channelAdder:inst1.dataa[5]
inDataRight[6] => wb_audioStream_channelAdder:inst1.dataa[6]
inDataRight[7] => wb_audioStream_channelAdder:inst1.dataa[7]
inDataRight[8] => wb_audioStream_channelAdder:inst1.dataa[8]
inDataRight[9] => wb_audioStream_channelAdder:inst1.dataa[9]
inDataRight[10] => wb_audioStream_channelAdder:inst1.dataa[10]
inDataRight[11] => wb_audioStream_channelAdder:inst1.dataa[11]
inDataRight[12] => wb_audioStream_channelAdder:inst1.dataa[12]
inDataRight[13] => wb_audioStream_channelAdder:inst1.dataa[13]
inDataRight[14] => wb_audioStream_channelAdder:inst1.dataa[14]
inDataRight[15] => wb_audioStream_channelAdder:inst1.dataa[15]
inDataRight[15] => wb_audioStream_channelAdder:inst1.dataa[16]
inDataLeft[0] => wb_audioStream_channelAdder:inst1.datab[0]
inDataLeft[1] => wb_audioStream_channelAdder:inst1.datab[1]
inDataLeft[2] => wb_audioStream_channelAdder:inst1.datab[2]
inDataLeft[3] => wb_audioStream_channelAdder:inst1.datab[3]
inDataLeft[4] => wb_audioStream_channelAdder:inst1.datab[4]
inDataLeft[5] => wb_audioStream_channelAdder:inst1.datab[5]
inDataLeft[6] => wb_audioStream_channelAdder:inst1.datab[6]
inDataLeft[7] => wb_audioStream_channelAdder:inst1.datab[7]
inDataLeft[8] => wb_audioStream_channelAdder:inst1.datab[8]
inDataLeft[9] => wb_audioStream_channelAdder:inst1.datab[9]
inDataLeft[10] => wb_audioStream_channelAdder:inst1.datab[10]
inDataLeft[11] => wb_audioStream_channelAdder:inst1.datab[11]
inDataLeft[12] => wb_audioStream_channelAdder:inst1.datab[12]
inDataLeft[13] => wb_audioStream_channelAdder:inst1.datab[13]
inDataLeft[14] => wb_audioStream_channelAdder:inst1.datab[14]
inDataLeft[15] => wb_audioStream_channelAdder:inst1.datab[15]
inDataLeft[15] => wb_audioStream_channelAdder:inst1.datab[16]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[0]
dataa[1] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[1]
dataa[2] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[2]
dataa[3] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[3]
dataa[4] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[4]
dataa[5] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[5]
dataa[6] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[6]
dataa[7] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[7]
dataa[8] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[8]
dataa[9] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[9]
dataa[10] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[10]
dataa[11] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[11]
dataa[12] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[12]
dataa[13] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[13]
dataa[14] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[14]
dataa[15] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[15]
dataa[16] => wb_audioStream_channelAdder_add_sub:auto_generated.dataa[16]
datab[0] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[0]
datab[1] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[1]
datab[2] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[2]
datab[3] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[3]
datab[4] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[4]
datab[5] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[5]
datab[6] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[6]
datab[7] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[7]
datab[8] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[8]
datab[9] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[9]
datab[10] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[10]
datab[11] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[11]
datab[12] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[12]
datab[13] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[13]
datab[14] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[14]
datab[15] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[15]
datab[16] => wb_audioStream_channelAdder_add_sub:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[0]
result[1] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[1]
result[2] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[2]
result[3] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[3]
result[4] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[4]
result[5] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[5]
result[6] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[6]
result[7] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[7]
result[8] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[8]
result[9] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[9]
result[10] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[10]
result[11] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[11]
result[12] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[12]
result[13] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[13]
result[14] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[14]
result[15] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[15]
result[16] <= wb_audioStream_channelAdder_add_sub:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component|wb_audioStream_channelAdder_add_sub:auto_generated
dataa[0] => Add0.IN17
dataa[1] => Add0.IN16
dataa[2] => Add0.IN15
dataa[3] => Add0.IN14
dataa[4] => Add0.IN13
dataa[5] => Add0.IN12
dataa[6] => Add0.IN11
dataa[7] => Add0.IN10
dataa[8] => Add0.IN9
dataa[9] => Add0.IN8
dataa[10] => Add0.IN7
dataa[11] => Add0.IN6
dataa[12] => Add0.IN5
dataa[13] => Add0.IN4
dataa[14] => Add0.IN3
dataa[15] => Add0.IN2
dataa[16] => Add0.IN1
datab[0] => Add0.IN34
datab[1] => Add0.IN33
datab[2] => Add0.IN32
datab[3] => Add0.IN31
datab[4] => Add0.IN30
datab[5] => Add0.IN29
datab[6] => Add0.IN28
datab[7] => Add0.IN27
datab[8] => Add0.IN26
datab[9] => Add0.IN25
datab[10] => Add0.IN24
datab[11] => Add0.IN23
datab[12] => Add0.IN22
datab[13] => Add0.IN21
datab[14] => Add0.IN20
datab[15] => Add0.IN19
datab[16] => Add0.IN18
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1
Busy <= wb_audioCFG_CFGctrlUpdateSM:inst25.ctrl_busy
async_nreset => wb_audioCFG_CFGctrlUpdateSM:inst25.async_nreset
async_nreset => wb_audioCFG_twoWireMaster:inst8.async_nreset
async_nreset => wb_audioCFG_CFGctrlRegisterBank:inst26.async_reset
async_nreset => inst14.ACLR
async_nreset => inst17.ACLR
clock => wb_audioCFG_CFGctrlUpdateSM:inst25.clk
clock => wb_audioCFG_twoWireMaster:inst8.gClk
clock => wb_audioCFG_CFGctrlRegisterBank:inst26.rClk
clock => inst14.CLK
clock => inst17.CLK
sda <> wb_audioCFG_twoWireMaster:inst8.SDA
n_codecCfgLatch => inst28.IN0
codecCfgAddr[0] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrIn[0]
codecCfgAddr[0] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrOutA[0]
codecCfgAddr[1] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrIn[1]
codecCfgAddr[1] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrOutA[1]
codecCfgAddr[2] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrIn[2]
codecCfgAddr[2] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrOutA[2]
codecCfgAddr[3] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrIn[3]
codecCfgAddr[3] => wb_audioCFG_CFGctrlRegisterBank:inst26.addrOutA[3]
codecCfgDataIn[0] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[0]
codecCfgDataIn[1] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[1]
codecCfgDataIn[2] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[2]
codecCfgDataIn[3] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[3]
codecCfgDataIn[4] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[4]
codecCfgDataIn[5] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[5]
codecCfgDataIn[6] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[6]
codecCfgDataIn[7] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[7]
codecCfgDataIn[8] => wb_audioCFG_CFGctrlRegisterBank:inst26.dataIn[8]
n_resetCodec => inst1.IN0
n_updateCodec => inst6.IN0
Error <= wb_audioCFG_CFGctrlUpdateSM:inst25.ctrl_transErr
sclk <= wb_audioCFG_twoWireMaster:inst8.SCLK
codecCfgDataOut[0] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[0]
codecCfgDataOut[1] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[1]
codecCfgDataOut[2] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[2]
codecCfgDataOut[3] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[3]
codecCfgDataOut[4] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[4]
codecCfgDataOut[5] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[5]
codecCfgDataOut[6] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[6]
codecCfgDataOut[7] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[7]
codecCfgDataOut[8] <= wb_audioCFG_CFGctrlRegisterBank:inst26.dataOutA[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25
async_nreset => addressCounter[0].ACLR
async_nreset => addressCounter[1].ACLR
async_nreset => addressCounter[2].ACLR
async_nreset => addressCounter[3].ACLR
async_nreset => transmissionError.ACLR
async_nreset => sm_byteSequenceCurrentState~3.DATAIN
clk => addressCounter[0].CLK
clk => addressCounter[1].CLK
clk => addressCounter[2].CLK
clk => addressCounter[3].CLK
clk => transmissionError.CLK
clk => serDes_TransErrLast.CLK
clk => serDes_ByteReadLast.CLK
clk => cmdReg_resetCoDec.CLK
clk => addrCntEnableLast.CLK
clk => sm_byteSequenceCurrentState~1.DATAIN
serDes_TransErr => serDes_TransErrFlank.IN1
serDes_TransErr => serDes_TransErrLast.DATAIN
serDes_Idle => Selector1.IN4
serDes_ByteRead => serDes_ByteReadFlank.IN1
serDes_ByteRead => serDes_ByteReadLast.DATAIN
serDes_ContiuneStream <= serDes_ContiuneStream.DB_MAX_OUTPUT_PORT_TYPE
mux_chipAddr <= mux_chipAddr.DB_MAX_OUTPUT_PORT_TYPE
mux_msbLSB <= mux_msbLSB.DB_MAX_OUTPUT_PORT_TYPE
regBank_I2C_addr[0] <= addressCounter[0].DB_MAX_OUTPUT_PORT_TYPE
regBank_I2C_addr[1] <= addressCounter[1].DB_MAX_OUTPUT_PORT_TYPE
regBank_I2C_addr[2] <= addressCounter[2].DB_MAX_OUTPUT_PORT_TYPE
regBank_I2C_addr[3] <= addressCounter[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_resetCoDec => transmissionErrorReset.IN0
ctrl_resetCoDec => cmdReg_resetCoDec.DATAIN
ctrl_updateCoDec => transmissionErrorReset.IN1
ctrl_busy <= ctrl_busy.DB_MAX_OUTPUT_PORT_TYPE
ctrl_transErr <= transmissionError.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8
async_nreset => wb_block_oneShotDownCounter:comp_timer.async_nreset
async_nreset => wb_block_serDes:comp_serDes.async_nreset
async_nreset => sm_timeCurrentState~11.DATAIN
async_nreset => sm_seqCurrentState~15.DATAIN
gClk => wb_block_oneShotDownCounter:comp_timer.clk
gClk => SCLK~reg0.CLK
gClk => transErr~reg0.CLK
gClk => twoWire_ACKReg.CLK
gClk => twoWire_ACKRegClkLast.CLK
gClk => sm_timeCurrentState~9.DATAIN
gClk => sm_seqCurrentState~13.DATAIN
continueStream => proc_bitSequenceStateMachineLogic.IN1
continueStream => sm_seqNextState.state_BSM_sendStart.DATAB
continueStream => idle.DATAB
continueStream => Selector1.IN2
dataIn[0] => wb_block_serDes:comp_serDes.d[0]
dataIn[1] => wb_block_serDes:comp_serDes.d[1]
dataIn[2] => wb_block_serDes:comp_serDes.d[2]
dataIn[3] => wb_block_serDes:comp_serDes.d[3]
dataIn[4] => wb_block_serDes:comp_serDes.d[4]
dataIn[5] => wb_block_serDes:comp_serDes.d[5]
dataIn[6] => wb_block_serDes:comp_serDes.d[6]
dataIn[7] => wb_block_serDes:comp_serDes.d[7]
dataInRead <= dataInRead.DB_MAX_OUTPUT_PORT_TYPE
idle <= idle.DB_MAX_OUTPUT_PORT_TYPE
transErr <= transErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
async_nreset => counter[0].ACLR
async_nreset => counter[1].ACLR
async_nreset => counter[2].ACLR
async_nreset => counter[3].ACLR
async_nreset => counter[4].ACLR
async_nreset => counter[5].ACLR
async_nreset => counter[6].ACLR
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
le => counter.OUTPUTSELECT
ce => proc_counter.IN1
d[0] => counter.DATAB
d[1] => counter.DATAB
d[2] => counter.DATAB
d[3] => counter.DATAB
d[4] => counter.DATAB
d[5] => counter.DATAB
d[6] => counter.DATAB
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes
clk => shiftRegister[0].CLK
clk => shiftRegister[1].CLK
clk => shiftRegister[2].CLK
clk => shiftRegister[3].CLK
clk => shiftRegister[4].CLK
clk => shiftRegister[5].CLK
clk => shiftRegister[6].CLK
clk => shiftRegister[7].CLK
async_nreset => shiftRegister[0].ACLR
async_nreset => shiftRegister[1].ACLR
async_nreset => shiftRegister[2].ACLR
async_nreset => shiftRegister[3].ACLR
async_nreset => shiftRegister[4].ACLR
async_nreset => shiftRegister[5].ACLR
async_nreset => shiftRegister[6].ACLR
async_nreset => shiftRegister[7].ACLR
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
le => shiftRegister.OUTPUTSELECT
enable => shiftRegister[7].ENA
enable => shiftRegister[6].ENA
enable => shiftRegister[5].ENA
enable => shiftRegister[4].ENA
enable => shiftRegister[3].ENA
enable => shiftRegister[2].ENA
enable => shiftRegister[1].ENA
enable => shiftRegister[0].ENA
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => shiftRegister.OUTPUTSELECT
msb_first => sdo.OUTPUTSELECT
sdi => shiftRegister.DATAA
sdi => shiftRegister.DATAB
sdo <= sdo.DB_MAX_OUTPUT_PORT_TYPE
d[0] => shiftRegister.DATAB
d[1] => shiftRegister.DATAB
d[2] => shiftRegister.DATAB
d[3] => shiftRegister.DATAB
d[4] => shiftRegister.DATAB
d[5] => shiftRegister.DATAB
d[6] => shiftRegister.DATAB
d[7] => shiftRegister.DATAB
q[0] <= shiftRegister[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= shiftRegister[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= shiftRegister[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= shiftRegister[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= shiftRegister[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= shiftRegister[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= shiftRegister[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= shiftRegister[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26
async_reset => regBank[0][0].ACLR
async_reset => regBank[0][1].PRESET
async_reset => regBank[0][2].PRESET
async_reset => regBank[0][3].PRESET
async_reset => regBank[0][4].PRESET
async_reset => regBank[0][5].ACLR
async_reset => regBank[0][6].ACLR
async_reset => regBank[0][7].ACLR
async_reset => regBank[0][8].PRESET
async_reset => regBank[1][0].ACLR
async_reset => regBank[1][1].PRESET
async_reset => regBank[1][2].PRESET
async_reset => regBank[1][3].PRESET
async_reset => regBank[1][4].PRESET
async_reset => regBank[1][5].ACLR
async_reset => regBank[1][6].ACLR
async_reset => regBank[1][7].ACLR
async_reset => regBank[1][8].PRESET
async_reset => regBank[2][0].ACLR
async_reset => regBank[2][1].ACLR
async_reset => regBank[2][2].ACLR
async_reset => regBank[2][3].ACLR
async_reset => regBank[2][4].PRESET
async_reset => regBank[2][5].PRESET
async_reset => regBank[2][6].PRESET
async_reset => regBank[2][7].PRESET
async_reset => regBank[2][8].PRESET
async_reset => regBank[3][0].ACLR
async_reset => regBank[3][1].ACLR
async_reset => regBank[3][2].ACLR
async_reset => regBank[3][3].ACLR
async_reset => regBank[3][4].PRESET
async_reset => regBank[3][5].PRESET
async_reset => regBank[3][6].PRESET
async_reset => regBank[3][7].PRESET
async_reset => regBank[3][8].PRESET
async_reset => regBank[4][0].PRESET
async_reset => regBank[4][1].ACLR
async_reset => regBank[4][2].ACLR
async_reset => regBank[4][3].ACLR
async_reset => regBank[4][4].PRESET
async_reset => regBank[4][5].ACLR
async_reset => regBank[4][6].ACLR
async_reset => regBank[4][7].ACLR
async_reset => regBank[4][8].ACLR
async_reset => regBank[5][0].ACLR
async_reset => regBank[5][1].ACLR
async_reset => regBank[5][2].ACLR
async_reset => regBank[5][3].ACLR
async_reset => regBank[5][4].ACLR
async_reset => regBank[5][5].ACLR
async_reset => regBank[5][6].ACLR
async_reset => regBank[5][7].ACLR
async_reset => regBank[5][8].ACLR
async_reset => regBank[6][0].ACLR
async_reset => regBank[6][1].ACLR
async_reset => regBank[6][2].ACLR
async_reset => regBank[6][3].ACLR
async_reset => regBank[6][4].ACLR
async_reset => regBank[6][5].ACLR
async_reset => regBank[6][6].ACLR
async_reset => regBank[6][7].ACLR
async_reset => regBank[6][8].ACLR
async_reset => regBank[7][0].PRESET
async_reset => regBank[7][1].PRESET
async_reset => regBank[7][2].ACLR
async_reset => regBank[7][3].ACLR
async_reset => regBank[7][4].PRESET
async_reset => regBank[7][5].ACLR
async_reset => regBank[7][6].ACLR
async_reset => regBank[7][7].PRESET
async_reset => regBank[7][8].ACLR
async_reset => regBank[8][0].ACLR
async_reset => regBank[8][1].ACLR
async_reset => regBank[8][2].ACLR
async_reset => regBank[8][3].ACLR
async_reset => regBank[8][4].ACLR
async_reset => regBank[8][5].PRESET
async_reset => regBank[8][6].ACLR
async_reset => regBank[8][7].ACLR
async_reset => regBank[8][8].ACLR
async_reset => regBank[9][0].PRESET
async_reset => regBank[9][1].ACLR
async_reset => regBank[9][2].ACLR
async_reset => regBank[9][3].ACLR
async_reset => regBank[9][4].ACLR
async_reset => regBank[9][5].ACLR
async_reset => regBank[9][6].ACLR
async_reset => regBank[9][7].ACLR
async_reset => regBank[9][8].ACLR
rClk => regBank[0][0].CLK
rClk => regBank[0][1].CLK
rClk => regBank[0][2].CLK
rClk => regBank[0][3].CLK
rClk => regBank[0][4].CLK
rClk => regBank[0][5].CLK
rClk => regBank[0][6].CLK
rClk => regBank[0][7].CLK
rClk => regBank[0][8].CLK
rClk => regBank[1][0].CLK
rClk => regBank[1][1].CLK
rClk => regBank[1][2].CLK
rClk => regBank[1][3].CLK
rClk => regBank[1][4].CLK
rClk => regBank[1][5].CLK
rClk => regBank[1][6].CLK
rClk => regBank[1][7].CLK
rClk => regBank[1][8].CLK
rClk => regBank[2][0].CLK
rClk => regBank[2][1].CLK
rClk => regBank[2][2].CLK
rClk => regBank[2][3].CLK
rClk => regBank[2][4].CLK
rClk => regBank[2][5].CLK
rClk => regBank[2][6].CLK
rClk => regBank[2][7].CLK
rClk => regBank[2][8].CLK
rClk => regBank[3][0].CLK
rClk => regBank[3][1].CLK
rClk => regBank[3][2].CLK
rClk => regBank[3][3].CLK
rClk => regBank[3][4].CLK
rClk => regBank[3][5].CLK
rClk => regBank[3][6].CLK
rClk => regBank[3][7].CLK
rClk => regBank[3][8].CLK
rClk => regBank[4][0].CLK
rClk => regBank[4][1].CLK
rClk => regBank[4][2].CLK
rClk => regBank[4][3].CLK
rClk => regBank[4][4].CLK
rClk => regBank[4][5].CLK
rClk => regBank[4][6].CLK
rClk => regBank[4][7].CLK
rClk => regBank[4][8].CLK
rClk => regBank[5][0].CLK
rClk => regBank[5][1].CLK
rClk => regBank[5][2].CLK
rClk => regBank[5][3].CLK
rClk => regBank[5][4].CLK
rClk => regBank[5][5].CLK
rClk => regBank[5][6].CLK
rClk => regBank[5][7].CLK
rClk => regBank[5][8].CLK
rClk => regBank[6][0].CLK
rClk => regBank[6][1].CLK
rClk => regBank[6][2].CLK
rClk => regBank[6][3].CLK
rClk => regBank[6][4].CLK
rClk => regBank[6][5].CLK
rClk => regBank[6][6].CLK
rClk => regBank[6][7].CLK
rClk => regBank[6][8].CLK
rClk => regBank[7][0].CLK
rClk => regBank[7][1].CLK
rClk => regBank[7][2].CLK
rClk => regBank[7][3].CLK
rClk => regBank[7][4].CLK
rClk => regBank[7][5].CLK
rClk => regBank[7][6].CLK
rClk => regBank[7][7].CLK
rClk => regBank[7][8].CLK
rClk => regBank[8][0].CLK
rClk => regBank[8][1].CLK
rClk => regBank[8][2].CLK
rClk => regBank[8][3].CLK
rClk => regBank[8][4].CLK
rClk => regBank[8][5].CLK
rClk => regBank[8][6].CLK
rClk => regBank[8][7].CLK
rClk => regBank[8][8].CLK
rClk => regBank[9][0].CLK
rClk => regBank[9][1].CLK
rClk => regBank[9][2].CLK
rClk => regBank[9][3].CLK
rClk => regBank[9][4].CLK
rClk => regBank[9][5].CLK
rClk => regBank[9][6].CLK
rClk => regBank[9][7].CLK
rClk => regBank[9][8].CLK
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[0] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[1] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[2] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[3] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[4] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[5] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[6] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[7] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
dataIn[8] => regBank.DATAB
addrIn[0] => LessThan0.IN8
addrIn[0] => Decoder0.IN3
addrIn[1] => LessThan0.IN7
addrIn[1] => Decoder0.IN2
addrIn[2] => LessThan0.IN6
addrIn[2] => Decoder0.IN1
addrIn[3] => LessThan0.IN5
addrIn[3] => Decoder0.IN0
writeEnable => regBank[9][8].ENA
writeEnable => regBank[9][7].ENA
writeEnable => regBank[9][6].ENA
writeEnable => regBank[9][5].ENA
writeEnable => regBank[9][4].ENA
writeEnable => regBank[9][3].ENA
writeEnable => regBank[9][2].ENA
writeEnable => regBank[9][1].ENA
writeEnable => regBank[9][0].ENA
writeEnable => regBank[8][8].ENA
writeEnable => regBank[8][7].ENA
writeEnable => regBank[8][6].ENA
writeEnable => regBank[8][5].ENA
writeEnable => regBank[8][4].ENA
writeEnable => regBank[8][3].ENA
writeEnable => regBank[8][2].ENA
writeEnable => regBank[8][1].ENA
writeEnable => regBank[8][0].ENA
writeEnable => regBank[7][8].ENA
writeEnable => regBank[7][7].ENA
writeEnable => regBank[7][6].ENA
writeEnable => regBank[7][5].ENA
writeEnable => regBank[7][4].ENA
writeEnable => regBank[7][3].ENA
writeEnable => regBank[7][2].ENA
writeEnable => regBank[7][1].ENA
writeEnable => regBank[7][0].ENA
writeEnable => regBank[6][8].ENA
writeEnable => regBank[6][7].ENA
writeEnable => regBank[6][6].ENA
writeEnable => regBank[6][5].ENA
writeEnable => regBank[6][4].ENA
writeEnable => regBank[6][3].ENA
writeEnable => regBank[6][2].ENA
writeEnable => regBank[6][1].ENA
writeEnable => regBank[6][0].ENA
writeEnable => regBank[5][8].ENA
writeEnable => regBank[5][7].ENA
writeEnable => regBank[5][6].ENA
writeEnable => regBank[5][5].ENA
writeEnable => regBank[5][4].ENA
writeEnable => regBank[5][3].ENA
writeEnable => regBank[5][2].ENA
writeEnable => regBank[5][1].ENA
writeEnable => regBank[5][0].ENA
writeEnable => regBank[4][8].ENA
writeEnable => regBank[4][7].ENA
writeEnable => regBank[4][6].ENA
writeEnable => regBank[4][5].ENA
writeEnable => regBank[4][4].ENA
writeEnable => regBank[4][3].ENA
writeEnable => regBank[4][2].ENA
writeEnable => regBank[4][1].ENA
writeEnable => regBank[4][0].ENA
writeEnable => regBank[3][8].ENA
writeEnable => regBank[3][7].ENA
writeEnable => regBank[3][6].ENA
writeEnable => regBank[3][5].ENA
writeEnable => regBank[3][4].ENA
writeEnable => regBank[3][3].ENA
writeEnable => regBank[3][2].ENA
writeEnable => regBank[3][1].ENA
writeEnable => regBank[3][0].ENA
writeEnable => regBank[2][8].ENA
writeEnable => regBank[2][7].ENA
writeEnable => regBank[2][6].ENA
writeEnable => regBank[2][5].ENA
writeEnable => regBank[2][4].ENA
writeEnable => regBank[2][3].ENA
writeEnable => regBank[2][2].ENA
writeEnable => regBank[2][1].ENA
writeEnable => regBank[2][0].ENA
writeEnable => regBank[1][8].ENA
writeEnable => regBank[1][7].ENA
writeEnable => regBank[1][6].ENA
writeEnable => regBank[1][5].ENA
writeEnable => regBank[1][4].ENA
writeEnable => regBank[1][3].ENA
writeEnable => regBank[1][2].ENA
writeEnable => regBank[1][1].ENA
writeEnable => regBank[1][0].ENA
writeEnable => regBank[0][8].ENA
writeEnable => regBank[0][7].ENA
writeEnable => regBank[0][6].ENA
writeEnable => regBank[0][5].ENA
writeEnable => regBank[0][4].ENA
writeEnable => regBank[0][3].ENA
writeEnable => regBank[0][2].ENA
writeEnable => regBank[0][1].ENA
writeEnable => regBank[0][0].ENA
dataOutA[0] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[1] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[2] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[3] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[4] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[5] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[6] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[7] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[8] <= dataOutA.DB_MAX_OUTPUT_PORT_TYPE
addrOutA[0] => LessThan1.IN8
addrOutA[0] => Mux0.IN9
addrOutA[0] => Mux1.IN9
addrOutA[0] => Mux2.IN9
addrOutA[0] => Mux3.IN9
addrOutA[0] => Mux4.IN9
addrOutA[0] => Mux5.IN9
addrOutA[0] => Mux6.IN9
addrOutA[0] => Mux7.IN9
addrOutA[0] => Mux8.IN9
addrOutA[1] => LessThan1.IN7
addrOutA[1] => Mux0.IN8
addrOutA[1] => Mux1.IN8
addrOutA[1] => Mux2.IN8
addrOutA[1] => Mux3.IN8
addrOutA[1] => Mux4.IN8
addrOutA[1] => Mux5.IN8
addrOutA[1] => Mux6.IN8
addrOutA[1] => Mux7.IN8
addrOutA[1] => Mux8.IN8
addrOutA[2] => LessThan1.IN6
addrOutA[2] => Mux0.IN7
addrOutA[2] => Mux1.IN7
addrOutA[2] => Mux2.IN7
addrOutA[2] => Mux3.IN7
addrOutA[2] => Mux4.IN7
addrOutA[2] => Mux5.IN7
addrOutA[2] => Mux6.IN7
addrOutA[2] => Mux7.IN7
addrOutA[2] => Mux8.IN7
addrOutA[3] => LessThan1.IN5
addrOutA[3] => Mux0.IN6
addrOutA[3] => Mux1.IN6
addrOutA[3] => Mux2.IN6
addrOutA[3] => Mux3.IN6
addrOutA[3] => Mux4.IN6
addrOutA[3] => Mux5.IN6
addrOutA[3] => Mux6.IN6
addrOutA[3] => Mux7.IN6
addrOutA[3] => Mux8.IN6
dataOutB[0] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[1] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[2] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[3] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[4] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[5] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[6] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[7] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[8] <= dataOutB.DB_MAX_OUTPUT_PORT_TYPE
addrOutB[0] => LessThan2.IN8
addrOutB[0] => Mux9.IN9
addrOutB[0] => Mux10.IN9
addrOutB[0] => Mux11.IN9
addrOutB[0] => Mux12.IN9
addrOutB[0] => Mux13.IN9
addrOutB[0] => Mux14.IN9
addrOutB[0] => Mux15.IN9
addrOutB[0] => Mux16.IN9
addrOutB[0] => Mux17.IN9
addrOutB[1] => LessThan2.IN7
addrOutB[1] => Mux9.IN8
addrOutB[1] => Mux10.IN8
addrOutB[1] => Mux11.IN8
addrOutB[1] => Mux12.IN8
addrOutB[1] => Mux13.IN8
addrOutB[1] => Mux14.IN8
addrOutB[1] => Mux15.IN8
addrOutB[1] => Mux16.IN8
addrOutB[1] => Mux17.IN8
addrOutB[2] => LessThan2.IN6
addrOutB[2] => Mux9.IN7
addrOutB[2] => Mux10.IN7
addrOutB[2] => Mux11.IN7
addrOutB[2] => Mux12.IN7
addrOutB[2] => Mux13.IN7
addrOutB[2] => Mux14.IN7
addrOutB[2] => Mux15.IN7
addrOutB[2] => Mux16.IN7
addrOutB[2] => Mux17.IN7
addrOutB[3] => LessThan2.IN5
addrOutB[3] => Mux9.IN6
addrOutB[3] => Mux10.IN6
addrOutB[3] => Mux11.IN6
addrOutB[3] => Mux12.IN6
addrOutB[3] => Mux13.IN6
addrOutB[3] => Mux14.IN6
addrOutB[3] => Mux15.IN6
addrOutB[3] => Mux16.IN6
addrOutB[3] => Mux17.IN6


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <VCC>
q[3] <= <GND>
q[4] <= <VCC>
q[5] <= <VCC>
q[6] <= <GND>
q[7] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst
async_nreset => Lev3LastI2CBusy.PRESET
async_nreset => Lev2LastI2CBusy.PRESET
async_nreset => Lev1LastI2CBusy.PRESET
async_nreset => sm_audioReset_current~3.DATAIN
clk => Lev3LastI2CBusy.CLK
clk => Lev2LastI2CBusy.CLK
clk => Lev1LastI2CBusy.CLK
clk => nUpdateCodec~reg0.CLK
clk => nResetCodec~reg0.CLK
clk => sm_audioReset_current~1.DATAIN
I2C_busy => I2CBusIsBusy.IN1
I2C_busy => Lev1LastI2CBusy.DATAIN
nResetCodec <= nResetCodec~reg0.DB_MAX_OUTPUT_PORT_TYPE
nUpdateCodec <= nUpdateCodec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8
registerInterfaceBusy <= inst8.DB_MAX_OUTPUT_PORT_TYPE
async_nreset => wb_audioCFG_autoUpdateSM:inst27.async_nreset
async_nreset => inst[5].ACLR
async_nreset => inst[4].ACLR
async_nreset => inst[3].ACLR
async_nreset => inst[2].ACLR
async_nreset => inst[1].ACLR
async_nreset => inst[0].ACLR
async_nreset => inst24.ACLR
clock => wb_audioCFG_autoUpdateSM:inst27.clk
clock => inst[5].CLK
clock => inst[4].CLK
clock => inst[3].CLK
clock => inst[2].CLK
clock => inst[1].CLK
clock => inst[0].CLK
clock => inst24.CLK
I2C_busy => wb_audioCFG_autoUpdateSM:inst27.I2C_busy
volume[0] => inst[0].DATAIN
volume[0] => wb_block_busEqual:inst25.B[0]
volume[1] => inst[1].DATAIN
volume[1] => wb_block_busEqual:inst25.B[1]
volume[2] => inst[2].DATAIN
volume[2] => wb_block_busEqual:inst25.B[2]
volume[3] => inst[3].DATAIN
volume[3] => wb_block_busEqual:inst25.B[3]
volume[4] => inst[4].DATAIN
volume[4] => wb_block_busEqual:inst25.B[4]
volume[5] => inst[5].DATAIN
volume[5] => wb_block_busEqual:inst25.B[5]
line_MIC => inst26.IN0
line_MIC => inst24.DATAIN
nCodecUpdateOut <= wb_block_2-1mux:inst14.X
nCodecUpdateIn => wb_block_2-1mux:inst14.A
nDataLatchOut <= wb_block_2-1mux:inst15.X
configDataLatchIn => wb_block_2-1mux:inst15.A
configAddrOut[0] <= wb_block_busMux_8-1:inst13.dataOut[0]
configAddrOut[1] <= wb_block_busMux_8-1:inst13.dataOut[1]
configAddrOut[2] <= wb_block_busMux_8-1:inst13.dataOut[2]
configAddrOut[3] <= wb_block_busMux_8-1:inst13.dataOut[3]
configAddrIn[0] => wb_block_busMux_8-1:inst13.dataA[0]
configAddrIn[1] => wb_block_busMux_8-1:inst13.dataA[1]
configAddrIn[2] => wb_block_busMux_8-1:inst13.dataA[2]
configAddrIn[3] => wb_block_busMux_8-1:inst13.dataA[3]
configDataOut[0] <= wb_block_busMux_8-1:inst12.dataOut[0]
configDataOut[1] <= wb_block_busMux_8-1:inst12.dataOut[1]
configDataOut[2] <= wb_block_busMux_8-1:inst12.dataOut[2]
configDataOut[3] <= wb_block_busMux_8-1:inst12.dataOut[3]
configDataOut[4] <= wb_block_busMux_8-1:inst12.dataOut[4]
configDataOut[5] <= wb_block_busMux_8-1:inst12.dataOut[5]
configDataOut[6] <= wb_block_busMux_8-1:inst12.dataOut[6]
configDataOut[7] <= wb_block_busMux_8-1:inst12.dataOut[7]
configDataOut[8] <= wb_block_busMux_8-1:inst12.dataOut[8]
configDataIn[0] => wb_block_busMux_8-1:inst12.dataA[0]
configDataIn[1] => wb_block_busMux_8-1:inst12.dataA[1]
configDataIn[2] => wb_block_busMux_8-1:inst12.dataA[2]
configDataIn[3] => wb_block_busMux_8-1:inst12.dataA[3]
configDataIn[4] => wb_block_busMux_8-1:inst12.dataA[4]
configDataIn[5] => wb_block_busMux_8-1:inst12.dataA[5]
configDataIn[6] => wb_block_busMux_8-1:inst12.dataA[6]
configDataIn[7] => wb_block_busMux_8-1:inst12.dataA[7]
configDataIn[8] => wb_block_busMux_8-1:inst12.dataA[8]
configDataFromReg[0] => wb_block_busMux_8-1:inst12.dataD[0]
configDataFromReg[1] => wb_block_busMux_8-1:inst12.dataD[1]
configDataFromReg[2] => ~NO_FANOUT~
configDataFromReg[3] => wb_block_busMux_8-1:inst12.dataD[3]
configDataFromReg[4] => wb_block_busMux_8-1:inst12.dataD[4]
configDataFromReg[5] => wb_block_busMux_8-1:inst12.dataB[5]
configDataFromReg[5] => wb_block_busMux_8-1:inst12.dataC[5]
configDataFromReg[5] => wb_block_busMux_8-1:inst12.dataD[5]
configDataFromReg[6] => wb_block_busMux_8-1:inst12.dataB[6]
configDataFromReg[6] => wb_block_busMux_8-1:inst12.dataC[6]
configDataFromReg[6] => wb_block_busMux_8-1:inst12.dataD[6]
configDataFromReg[6] => wb_block_busMux_8-1:inst12.dataE[6]
configDataFromReg[6] => wb_block_busMux_8-1:inst12.dataF[6]
configDataFromReg[7] => wb_block_busMux_8-1:inst12.dataB[7]
configDataFromReg[7] => wb_block_busMux_8-1:inst12.dataC[7]
configDataFromReg[7] => wb_block_busMux_8-1:inst12.dataD[7]
configDataFromReg[7] => wb_block_busMux_8-1:inst12.dataE[7]
configDataFromReg[7] => wb_block_busMux_8-1:inst12.dataF[7]
configDataFromReg[8] => wb_block_busMux_8-1:inst12.dataB[8]
configDataFromReg[8] => wb_block_busMux_8-1:inst12.dataC[8]
configDataFromReg[8] => wb_block_busMux_8-1:inst12.dataD[8]
configDataFromReg[8] => wb_block_busMux_8-1:inst12.dataE[8]
configDataFromReg[8] => wb_block_busMux_8-1:inst12.dataF[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27
async_nreset => sm_audioCFG_current~3.DATAIN
clk => inMuxSel[0]~reg0.CLK
clk => inMuxSel[1]~reg0.CLK
clk => inMuxSel[2]~reg0.CLK
clk => internal_nDataLatch~reg0.CLK
clk => internal_nUpdate~reg0.CLK
clk => readVolumeValue~reg0.CLK
clk => readLineMICvalue~reg0.CLK
clk => sm_audioCFG_current~1.DATAIN
I2C_busy => Selector1.IN4
I2C_busy => next_internal_nUpdate.DATAB
I2C_busy => Selector0.IN2
volumeNeedUpdate => sm_audioCFG_next.OUTPUTSELECT
volumeNeedUpdate => next_readLineMICvalue.OUTPUTSELECT
volumeNeedUpdate => sm_audioCFG_next.state_readOutVolume.DATAB
volumeNeedUpdate => next_readVolumeValue.DATAB
lineMICneedUpdate => next_readLineMICvalue.DATAA
lineMICneedUpdate => sm_audioCFG_next.DATAA
readLineMICvalue <= readLineMICvalue~reg0.DB_MAX_OUTPUT_PORT_TYPE
readVolumeValue <= readVolumeValue~reg0.DB_MAX_OUTPUT_PORT_TYPE
internal_nUpdate <= internal_nUpdate~reg0.DB_MAX_OUTPUT_PORT_TYPE
internal_nDataLatch <= internal_nDataLatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
inMuxSel[0] <= inMuxSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inMuxSel[1] <= inMuxSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inMuxSel[2] <= inMuxSel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25
Eq <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst1[0].IN0
A[1] => inst1[1].IN0
A[2] => inst1[2].IN0
A[3] => inst1[3].IN0
A[4] => inst1[4].IN0
A[5] => inst1[5].IN0
B[0] => inst1[0].IN1
B[1] => inst1[1].IN1
B[2] => inst1[2].IN1
B[3] => inst1[3].IN1
B[4] => inst1[4].IN1
B[5] => inst1[5].IN1


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_2-1mux:inst14
X <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Sel => inst4.IN0
Sel => inst5.IN0
B => inst4.IN1
A => inst.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_2-1mux:inst15
X <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Sel => inst4.IN0
Sel => inst5.IN0
B => inst4.IN1
A => inst.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13
dataOut[0] <= BUSMUX:inst6.result[0]
dataOut[1] <= BUSMUX:inst6.result[1]
dataOut[2] <= BUSMUX:inst6.result[2]
dataOut[3] <= BUSMUX:inst6.result[3]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst5.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst2.sel
sel[1] => BUSMUX:inst4.sel
sel[2] => BUSMUX:inst6.sel
dataA[0] => BUSMUX:inst.dataa[0]
dataA[1] => BUSMUX:inst.dataa[1]
dataA[2] => BUSMUX:inst.dataa[2]
dataA[3] => BUSMUX:inst.dataa[3]
dataB[0] => BUSMUX:inst.datab[0]
dataB[1] => BUSMUX:inst.datab[1]
dataB[2] => BUSMUX:inst.datab[2]
dataB[3] => BUSMUX:inst.datab[3]
dataC[0] => BUSMUX:inst1.dataa[0]
dataC[1] => BUSMUX:inst1.dataa[1]
dataC[2] => BUSMUX:inst1.dataa[2]
dataC[3] => BUSMUX:inst1.dataa[3]
dataD[0] => BUSMUX:inst1.datab[0]
dataD[1] => BUSMUX:inst1.datab[1]
dataD[2] => BUSMUX:inst1.datab[2]
dataD[3] => BUSMUX:inst1.datab[3]
dataE[0] => BUSMUX:inst5.dataa[0]
dataE[1] => BUSMUX:inst5.dataa[1]
dataE[2] => BUSMUX:inst5.dataa[2]
dataE[3] => BUSMUX:inst5.dataa[3]
dataF[0] => BUSMUX:inst5.datab[0]
dataF[1] => BUSMUX:inst5.datab[1]
dataF[2] => BUSMUX:inst5.datab[2]
dataF[3] => BUSMUX:inst5.datab[3]
dataG[0] => BUSMUX:inst3.dataa[0]
dataG[1] => BUSMUX:inst3.dataa[1]
dataG[2] => BUSMUX:inst3.dataa[2]
dataG[3] => BUSMUX:inst3.dataa[3]
dataH[0] => BUSMUX:inst3.datab[0]
dataH[1] => BUSMUX:inst3.datab[1]
dataH[2] => BUSMUX:inst3.datab[2]
dataH[3] => BUSMUX:inst3.datab[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2
q[0] <= <VCC>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <VCC>
q[3] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5
q[0] <= <GND>
q[1] <= <VCC>
q[2] <= <GND>
q[3] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6
q[0] <= <VCC>
q[1] <= <VCC>
q[2] <= <GND>
q[3] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12
dataOut[0] <= BUSMUX:inst6.result[0]
dataOut[1] <= BUSMUX:inst6.result[1]
dataOut[2] <= BUSMUX:inst6.result[2]
dataOut[3] <= BUSMUX:inst6.result[3]
dataOut[4] <= BUSMUX:inst6.result[4]
dataOut[5] <= BUSMUX:inst6.result[5]
dataOut[6] <= BUSMUX:inst6.result[6]
dataOut[7] <= BUSMUX:inst6.result[7]
dataOut[8] <= BUSMUX:inst6.result[8]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst5.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst2.sel
sel[1] => BUSMUX:inst4.sel
sel[2] => BUSMUX:inst6.sel
dataA[0] => BUSMUX:inst.dataa[0]
dataA[1] => BUSMUX:inst.dataa[1]
dataA[2] => BUSMUX:inst.dataa[2]
dataA[3] => BUSMUX:inst.dataa[3]
dataA[4] => BUSMUX:inst.dataa[4]
dataA[5] => BUSMUX:inst.dataa[5]
dataA[6] => BUSMUX:inst.dataa[6]
dataA[7] => BUSMUX:inst.dataa[7]
dataA[8] => BUSMUX:inst.dataa[8]
dataB[0] => BUSMUX:inst.datab[0]
dataB[1] => BUSMUX:inst.datab[1]
dataB[2] => BUSMUX:inst.datab[2]
dataB[3] => BUSMUX:inst.datab[3]
dataB[4] => BUSMUX:inst.datab[4]
dataB[5] => BUSMUX:inst.datab[5]
dataB[6] => BUSMUX:inst.datab[6]
dataB[7] => BUSMUX:inst.datab[7]
dataB[8] => BUSMUX:inst.datab[8]
dataC[0] => BUSMUX:inst1.dataa[0]
dataC[1] => BUSMUX:inst1.dataa[1]
dataC[2] => BUSMUX:inst1.dataa[2]
dataC[3] => BUSMUX:inst1.dataa[3]
dataC[4] => BUSMUX:inst1.dataa[4]
dataC[5] => BUSMUX:inst1.dataa[5]
dataC[6] => BUSMUX:inst1.dataa[6]
dataC[7] => BUSMUX:inst1.dataa[7]
dataC[8] => BUSMUX:inst1.dataa[8]
dataD[0] => BUSMUX:inst1.datab[0]
dataD[1] => BUSMUX:inst1.datab[1]
dataD[2] => BUSMUX:inst1.datab[2]
dataD[3] => BUSMUX:inst1.datab[3]
dataD[4] => BUSMUX:inst1.datab[4]
dataD[5] => BUSMUX:inst1.datab[5]
dataD[6] => BUSMUX:inst1.datab[6]
dataD[7] => BUSMUX:inst1.datab[7]
dataD[8] => BUSMUX:inst1.datab[8]
dataE[0] => BUSMUX:inst5.dataa[0]
dataE[1] => BUSMUX:inst5.dataa[1]
dataE[2] => BUSMUX:inst5.dataa[2]
dataE[3] => BUSMUX:inst5.dataa[3]
dataE[4] => BUSMUX:inst5.dataa[4]
dataE[5] => BUSMUX:inst5.dataa[5]
dataE[6] => BUSMUX:inst5.dataa[6]
dataE[7] => BUSMUX:inst5.dataa[7]
dataE[8] => BUSMUX:inst5.dataa[8]
dataF[0] => BUSMUX:inst5.datab[0]
dataF[1] => BUSMUX:inst5.datab[1]
dataF[2] => BUSMUX:inst5.datab[2]
dataF[3] => BUSMUX:inst5.datab[3]
dataF[4] => BUSMUX:inst5.datab[4]
dataF[5] => BUSMUX:inst5.datab[5]
dataF[6] => BUSMUX:inst5.datab[6]
dataF[7] => BUSMUX:inst5.datab[7]
dataF[8] => BUSMUX:inst5.datab[8]
dataG[0] => BUSMUX:inst3.dataa[0]
dataG[1] => BUSMUX:inst3.dataa[1]
dataG[2] => BUSMUX:inst3.dataa[2]
dataG[3] => BUSMUX:inst3.dataa[3]
dataG[4] => BUSMUX:inst3.dataa[4]
dataG[5] => BUSMUX:inst3.dataa[5]
dataG[6] => BUSMUX:inst3.dataa[6]
dataG[7] => BUSMUX:inst3.dataa[7]
dataG[8] => BUSMUX:inst3.dataa[8]
dataH[0] => BUSMUX:inst3.datab[0]
dataH[1] => BUSMUX:inst3.datab[1]
dataH[2] => BUSMUX:inst3.datab[2]
dataH[3] => BUSMUX:inst3.datab[3]
dataH[4] => BUSMUX:inst3.datab[4]
dataH[5] => BUSMUX:inst3.datab[5]
dataH[6] => BUSMUX:inst3.datab[6]
dataH[7] => BUSMUX:inst3.datab[7]
dataH[8] => BUSMUX:inst3.datab[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_frc:auto_generated.data[0]
data[0][1] => mux_frc:auto_generated.data[1]
data[0][2] => mux_frc:auto_generated.data[2]
data[0][3] => mux_frc:auto_generated.data[3]
data[0][4] => mux_frc:auto_generated.data[4]
data[0][5] => mux_frc:auto_generated.data[5]
data[0][6] => mux_frc:auto_generated.data[6]
data[0][7] => mux_frc:auto_generated.data[7]
data[0][8] => mux_frc:auto_generated.data[8]
data[1][0] => mux_frc:auto_generated.data[9]
data[1][1] => mux_frc:auto_generated.data[10]
data[1][2] => mux_frc:auto_generated.data[11]
data[1][3] => mux_frc:auto_generated.data[12]
data[1][4] => mux_frc:auto_generated.data[13]
data[1][5] => mux_frc:auto_generated.data[14]
data[1][6] => mux_frc:auto_generated.data[15]
data[1][7] => mux_frc:auto_generated.data[16]
data[1][8] => mux_frc:auto_generated.data[17]
sel[0] => mux_frc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]
result[1] <= mux_frc:auto_generated.result[1]
result[2] <= mux_frc:auto_generated.result[2]
result[3] <= mux_frc:auto_generated.result[3]
result[4] <= mux_frc:auto_generated.result[4]
result[5] <= mux_frc:auto_generated.result[5]
result[6] <= mux_frc:auto_generated.result[6]
result[7] <= mux_frc:auto_generated.result[7]
result[8] <= mux_frc:auto_generated.result[8]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3|lpm_mux:$00000|mux_frc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_brc:auto_generated.data[0]
data[0][1] => mux_brc:auto_generated.data[1]
data[0][2] => mux_brc:auto_generated.data[2]
data[0][3] => mux_brc:auto_generated.data[3]
data[0][4] => mux_brc:auto_generated.data[4]
data[1][0] => mux_brc:auto_generated.data[5]
data[1][1] => mux_brc:auto_generated.data[6]
data[1][2] => mux_brc:auto_generated.data[7]
data[1][3] => mux_brc:auto_generated.data[8]
data[1][4] => mux_brc:auto_generated.data[9]
sel[0] => mux_brc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_brc:auto_generated.result[0]
result[1] <= mux_brc:auto_generated.result[1]
result[2] <= mux_brc:auto_generated.result[2]
result[3] <= mux_brc:auto_generated.result[3]
result[4] <= mux_brc:auto_generated.result[4]


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000|mux_brc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[0].IN1
data[6] => result_node[1].IN1
data[7] => result_node[2].IN1
data[8] => result_node[3].IN1
data[9] => result_node[4].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9
q[0] <= <GND>
q[1] <= <VCC>
q[2] <= <VCC>
q[3] <= <VCC>
q[4] <= <VCC>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10
q[0] <= <VCC>
q[1] <= <VCC>
q[2] <= <VCC>
q[3] <= <VCC>
q[4] <= <VCC>


|Lab6|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4
selectedDVI <= BUSMUX:inst10.result[0]
sel => BUSMUX:inst10.sel
sel => BUSMUX:inst9.sel
audioDVI => BUSMUX:inst10.dataa[0]
bypassDVI => BUSMUX:inst10.datab[0]
selectedAudioIn[0] <= BUSMUX:inst9.result[0]
selectedAudioIn[1] <= BUSMUX:inst9.result[1]
selectedAudioIn[2] <= BUSMUX:inst9.result[2]
selectedAudioIn[3] <= BUSMUX:inst9.result[3]
selectedAudioIn[4] <= BUSMUX:inst9.result[4]
selectedAudioIn[5] <= BUSMUX:inst9.result[5]
selectedAudioIn[6] <= BUSMUX:inst9.result[6]
selectedAudioIn[7] <= BUSMUX:inst9.result[7]
selectedAudioIn[8] <= BUSMUX:inst9.result[8]
selectedAudioIn[9] <= BUSMUX:inst9.result[9]
selectedAudioIn[10] <= BUSMUX:inst9.result[10]
selectedAudioIn[11] <= BUSMUX:inst9.result[11]
selectedAudioIn[12] <= BUSMUX:inst9.result[12]
selectedAudioIn[13] <= BUSMUX:inst9.result[13]
selectedAudioIn[14] <= BUSMUX:inst9.result[14]
selectedAudioIn[15] <= BUSMUX:inst9.result[15]
audioDataIn[0] => BUSMUX:inst9.dataa[0]
audioDataIn[1] => BUSMUX:inst9.dataa[1]
audioDataIn[2] => BUSMUX:inst9.dataa[2]
audioDataIn[3] => BUSMUX:inst9.dataa[3]
audioDataIn[4] => BUSMUX:inst9.dataa[4]
audioDataIn[5] => BUSMUX:inst9.dataa[5]
audioDataIn[6] => BUSMUX:inst9.dataa[6]
audioDataIn[7] => BUSMUX:inst9.dataa[7]
audioDataIn[8] => BUSMUX:inst9.dataa[8]
audioDataIn[9] => BUSMUX:inst9.dataa[9]
audioDataIn[10] => BUSMUX:inst9.dataa[10]
audioDataIn[11] => BUSMUX:inst9.dataa[11]
audioDataIn[12] => BUSMUX:inst9.dataa[12]
audioDataIn[13] => BUSMUX:inst9.dataa[13]
audioDataIn[14] => BUSMUX:inst9.dataa[14]
audioDataIn[15] => BUSMUX:inst9.dataa[15]
bypassDataIn[0] => BUSMUX:inst9.datab[0]
bypassDataIn[1] => BUSMUX:inst9.datab[1]
bypassDataIn[2] => BUSMUX:inst9.datab[2]
bypassDataIn[3] => BUSMUX:inst9.datab[3]
bypassDataIn[4] => BUSMUX:inst9.datab[4]
bypassDataIn[5] => BUSMUX:inst9.datab[5]
bypassDataIn[6] => BUSMUX:inst9.datab[6]
bypassDataIn[7] => BUSMUX:inst9.datab[7]
bypassDataIn[8] => BUSMUX:inst9.datab[8]
bypassDataIn[9] => BUSMUX:inst9.datab[9]
bypassDataIn[10] => BUSMUX:inst9.datab[10]
bypassDataIn[11] => BUSMUX:inst9.datab[11]
bypassDataIn[12] => BUSMUX:inst9.datab[12]
bypassDataIn[13] => BUSMUX:inst9.datab[13]
bypassDataIn[14] => BUSMUX:inst9.datab[14]
bypassDataIn[15] => BUSMUX:inst9.datab[15]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|Lab6|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1
DVO <= mul:inst1.DVO
STATUS[0] <= <GND>
STATUS[1] <= <GND>
STATUS[2] <= fact:inst5.DVO
STATUS[3] <= mul:inst1.DVO
STATUS[4] <= mul:inst1.COUNT[0]
STATUS[5] <= mul:inst1.COUNT[1]
STATUS[6] <= mul:inst1.COUNT[2]
STATUS[7] <= mul:inst1.COUNT[3]
CLK => mul:inst1.CLK
CLK => fact:inst5.CLK
RESET_N => mul:inst1.RESET_N
RESET_N => fact:inst5.RESET_N
C[0] => fact:inst5.reductionSpeed[0]
C[1] => fact:inst5.reductionSpeed[1]
C[2] => fact:inst5.reductionSpeed[2]
C[3] => fact:inst5.reductionSpeed[3]
C[4] => abs:inst.ENABS
C[5] => fact:inst5.ENFACT
C[6] => mul:inst1.ENMUL
C[7] => ~NO_FANOUT~
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => mul:inst1.SOUND
DVI => fact:inst5.DVI
A[0] => abs:inst.DI[0]
A[1] => abs:inst.DI[1]
A[2] => abs:inst.DI[2]
A[3] => abs:inst.DI[3]
A[4] => abs:inst.DI[4]
A[5] => abs:inst.DI[5]
A[6] => abs:inst.DI[6]
A[7] => abs:inst.DI[7]
A[8] => abs:inst.DI[8]
A[9] => abs:inst.DI[9]
A[10] => abs:inst.DI[10]
A[11] => abs:inst.DI[11]
A[12] => abs:inst.DI[12]
A[13] => abs:inst.DI[13]
A[14] => abs:inst.DI[14]
A[15] => abs:inst.DI[15]
B[0] => mul:inst1.MTOR[0]
B[1] => mul:inst1.MTOR[1]
B[2] => mul:inst1.MTOR[2]
B[3] => mul:inst1.MTOR[3]
B[4] => mul:inst1.MTOR[4]
B[5] => mul:inst1.MTOR[5]
B[6] => mul:inst1.MTOR[6]
B[7] => mul:inst1.MTOR[7]
B[8] => mul:inst1.MTOR[8]
B[9] => mul:inst1.MTOR[9]
B[10] => mul:inst1.MTOR[10]
B[11] => mul:inst1.MTOR[11]
B[12] => mul:inst1.MTOR[12]
B[13] => mul:inst1.MTOR[13]
B[14] => mul:inst1.MTOR[14]
B[15] => mul:inst1.MTOR[15]
RESULT_A[0] <= mul:inst1.RESULT_A[0]
RESULT_A[1] <= mul:inst1.RESULT_A[1]
RESULT_A[2] <= mul:inst1.RESULT_A[2]
RESULT_A[3] <= mul:inst1.RESULT_A[3]
RESULT_A[4] <= mul:inst1.RESULT_A[4]
RESULT_A[5] <= mul:inst1.RESULT_A[5]
RESULT_A[6] <= mul:inst1.RESULT_A[6]
RESULT_A[7] <= mul:inst1.RESULT_A[7]
RESULT_A[8] <= mul:inst1.RESULT_A[8]
RESULT_A[9] <= mul:inst1.RESULT_A[9]
RESULT_A[10] <= mul:inst1.RESULT_A[10]
RESULT_A[11] <= mul:inst1.RESULT_A[11]
RESULT_A[12] <= mul:inst1.RESULT_A[12]
RESULT_A[13] <= mul:inst1.RESULT_A[13]
RESULT_A[14] <= mul:inst1.RESULT_A[14]
RESULT_A[15] <= mul:inst1.RESULT_A[15]
RESULT_B[0] <= mul:inst1.RESULT_B[0]
RESULT_B[1] <= mul:inst1.RESULT_B[1]
RESULT_B[2] <= mul:inst1.RESULT_B[2]
RESULT_B[3] <= mul:inst1.RESULT_B[3]
RESULT_B[4] <= mul:inst1.RESULT_B[4]
RESULT_B[5] <= mul:inst1.RESULT_B[5]
RESULT_B[6] <= mul:inst1.RESULT_B[6]
RESULT_B[7] <= mul:inst1.RESULT_B[7]
RESULT_B[8] <= mul:inst1.RESULT_B[8]
RESULT_B[9] <= mul:inst1.RESULT_B[9]
RESULT_B[10] <= mul:inst1.RESULT_B[10]
RESULT_B[11] <= mul:inst1.RESULT_B[11]
RESULT_B[12] <= mul:inst1.RESULT_B[12]
RESULT_B[13] <= mul:inst1.RESULT_B[13]
RESULT_B[14] <= mul:inst1.RESULT_B[14]
RESULT_B[15] <= mul:inst1.RESULT_B[15]


|Lab6|StudentDesign:inst1|mul:inst1
DVO <= mul_control:inst5.DVO
DVI => mul_control:inst5.DVI
CLK => mul_control:inst5.CLK
CLK => mul_data_path:inst.CLK
RESET_N => mul_control:inst5.RESET_N
RESET_N => mul_data_path:inst.RESET_N
MTOR[0] => mul_control:inst5.MTOR[0]
MTOR[1] => mul_control:inst5.MTOR[1]
MTOR[2] => mul_control:inst5.MTOR[2]
MTOR[3] => mul_control:inst5.MTOR[3]
MTOR[4] => mul_control:inst5.MTOR[4]
MTOR[5] => mul_control:inst5.MTOR[5]
MTOR[6] => mul_control:inst5.MTOR[6]
MTOR[7] => mul_control:inst5.MTOR[7]
MTOR[8] => mul_control:inst5.MTOR[8]
MTOR[9] => mul_control:inst5.MTOR[9]
MTOR[10] => mul_control:inst5.MTOR[10]
MTOR[11] => mul_control:inst5.MTOR[11]
MTOR[12] => mul_control:inst5.MTOR[12]
MTOR[13] => mul_control:inst5.MTOR[13]
MTOR[14] => mul_control:inst5.MTOR[14]
MTOR[15] => mul_control:inst5.MTOR[15]
COUNT[0] <= mul_control:inst5.COUNT[0]
COUNT[1] <= mul_control:inst5.COUNT[1]
COUNT[2] <= mul_control:inst5.COUNT[2]
COUNT[3] <= mul_control:inst5.COUNT[3]
RESULT_A[0] <= mul_data_path:inst.RESULT_A[0]
RESULT_A[1] <= mul_data_path:inst.RESULT_A[1]
RESULT_A[2] <= mul_data_path:inst.RESULT_A[2]
RESULT_A[3] <= mul_data_path:inst.RESULT_A[3]
RESULT_A[4] <= mul_data_path:inst.RESULT_A[4]
RESULT_A[5] <= mul_data_path:inst.RESULT_A[5]
RESULT_A[6] <= mul_data_path:inst.RESULT_A[6]
RESULT_A[7] <= mul_data_path:inst.RESULT_A[7]
RESULT_A[8] <= mul_data_path:inst.RESULT_A[8]
RESULT_A[9] <= mul_data_path:inst.RESULT_A[9]
RESULT_A[10] <= mul_data_path:inst.RESULT_A[10]
RESULT_A[11] <= mul_data_path:inst.RESULT_A[11]
RESULT_A[12] <= mul_data_path:inst.RESULT_A[12]
RESULT_A[13] <= mul_data_path:inst.RESULT_A[13]
RESULT_A[14] <= mul_data_path:inst.RESULT_A[14]
RESULT_A[15] <= mul_data_path:inst.RESULT_A[15]
ENMUL => mul_data_path:inst.ENMUL
SOUND => mul_data_path:inst.SOUND
MAND[0] => mul_data_path:inst.MAND[0]
MAND[1] => mul_data_path:inst.MAND[1]
MAND[2] => mul_data_path:inst.MAND[2]
MAND[3] => mul_data_path:inst.MAND[3]
MAND[4] => mul_data_path:inst.MAND[4]
MAND[5] => mul_data_path:inst.MAND[5]
MAND[6] => mul_data_path:inst.MAND[6]
MAND[7] => mul_data_path:inst.MAND[7]
MAND[8] => mul_data_path:inst.MAND[8]
MAND[9] => mul_data_path:inst.MAND[9]
MAND[10] => mul_data_path:inst.MAND[10]
MAND[11] => mul_data_path:inst.MAND[11]
MAND[12] => mul_data_path:inst.MAND[12]
MAND[13] => mul_data_path:inst.MAND[13]
MAND[14] => mul_data_path:inst.MAND[14]
MAND[15] => mul_data_path:inst.MAND[15]
RESULT_B[0] <= mul_data_path:inst.RESULT_B[0]
RESULT_B[1] <= mul_data_path:inst.RESULT_B[1]
RESULT_B[2] <= mul_data_path:inst.RESULT_B[2]
RESULT_B[3] <= mul_data_path:inst.RESULT_B[3]
RESULT_B[4] <= mul_data_path:inst.RESULT_B[4]
RESULT_B[5] <= mul_data_path:inst.RESULT_B[5]
RESULT_B[6] <= mul_data_path:inst.RESULT_B[6]
RESULT_B[7] <= mul_data_path:inst.RESULT_B[7]
RESULT_B[8] <= mul_data_path:inst.RESULT_B[8]
RESULT_B[9] <= mul_data_path:inst.RESULT_B[9]
RESULT_B[10] <= mul_data_path:inst.RESULT_B[10]
RESULT_B[11] <= mul_data_path:inst.RESULT_B[11]
RESULT_B[12] <= mul_data_path:inst.RESULT_B[12]
RESULT_B[13] <= mul_data_path:inst.RESULT_B[13]
RESULT_B[14] <= mul_data_path:inst.RESULT_B[14]
RESULT_B[15] <= mul_data_path:inst.RESULT_B[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5
DVO <= wb_mul_dvCtrl:inst3.DVO
DVI => wb_mul_dvCtrl:inst3.DVI
CLK => wb_mul_dcnt4:inst1.CLK
CLK => mul_fsm:inst5.CLK
CLK => wb_mul_shiftreg16right:inst.CLK
CLK => wb_mul_dvCtrl:inst3.CLK
RESET_N => mul_fsm:inst5.RESET_N
RESET_N => wb_mul_shiftreg16right:inst.RESET_N
RESET_N => wb_mul_dcnt4:inst1.RESET_N
RESET_N => wb_mul_dvCtrl:inst3.RESET_N
LOAD_M <= wb_mul_dvCtrl:inst3.LOAD_M
MTOR[0] => wb_mul_shiftreg16right:inst.MTOR[0]
MTOR[1] => wb_mul_shiftreg16right:inst.MTOR[1]
MTOR[2] => wb_mul_shiftreg16right:inst.MTOR[2]
MTOR[3] => wb_mul_shiftreg16right:inst.MTOR[3]
MTOR[4] => wb_mul_shiftreg16right:inst.MTOR[4]
MTOR[5] => wb_mul_shiftreg16right:inst.MTOR[5]
MTOR[6] => wb_mul_shiftreg16right:inst.MTOR[6]
MTOR[7] => wb_mul_shiftreg16right:inst.MTOR[7]
MTOR[8] => wb_mul_shiftreg16right:inst.MTOR[8]
MTOR[9] => wb_mul_shiftreg16right:inst.MTOR[9]
MTOR[10] => wb_mul_shiftreg16right:inst.MTOR[10]
MTOR[11] => wb_mul_shiftreg16right:inst.MTOR[11]
MTOR[12] => wb_mul_shiftreg16right:inst.MTOR[12]
MTOR[13] => wb_mul_shiftreg16right:inst.MTOR[13]
MTOR[14] => wb_mul_shiftreg16right:inst.MTOR[14]
MTOR[15] => wb_mul_shiftreg16right:inst.MTOR[15]
RESET_DO <= mul_fsm:inst5.RESET_DO
LOAD_DO <= mul_fsm:inst5.LOAD_DO
LSL <= mul_fsm:inst5.LSL
TWOC <= mul_fsm:inst5.TWOC
COUNT[0] <= wb_mul_dcnt4:inst1.OUTDATA[0]
COUNT[1] <= wb_mul_dcnt4:inst1.OUTDATA[1]
COUNT[2] <= wb_mul_dcnt4:inst1.OUTDATA[2]
COUNT[3] <= wb_mul_dcnt4:inst1.OUTDATA[3]


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3
DVO <= inst13.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst13.ACLR
RESET_N => inst12.ACLR
RESET_N => inst9.ACLR
RESET_N => inst7.IN0
RESET_N => inst11.ACLR
RESET_N => inst5.ACLR
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst9.CLK
CLK => inst3.CLK
CLK => inst11.CLK
CLK => inst5.CLK
DVI => inst12.DATAIN
ZERO => inst8.IN0
ZERO => inst11.DATAIN
LOAD_M <= inst.DB_MAX_OUTPUT_PORT_TYPE
START_FSM <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2
ZERO <= inst.DB_MAX_OUTPUT_PORT_TYPE
INDATA[0] => inst.IN3
INDATA[1] => inst.IN1
INDATA[2] => inst.IN2
INDATA[3] => inst.IN0


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1
OUTDATA[0] <= lpm_counter0:inst.q[0]
OUTDATA[1] <= lpm_counter0:inst.q[1]
OUTDATA[2] <= lpm_counter0:inst.q[2]
OUTDATA[3] <= lpm_counter0:inst.q[3]
CLK => lpm_counter0:inst.clock
DEC => lpm_counter0:inst.cnt_en
RESET_N => inst1.IN0
LOAD => inst2.IN1


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_13j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_13j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_13j:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_13j:auto_generated.q[0]
q[1] <= cntr_13j:auto_generated.q[1]
q[2] <= cntr_13j:auto_generated.q[2]
q[3] <= cntr_13j:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_13j:auto_generated
aset => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5
MTOR_LSB => process_1.IN1
MTOR_LSB => process_1.IN1
MTOR_LSB => process_1.IN1
MTOR_LSB => process_1.IN1
START_FSM => process_1.IN1
ZERO => process_1.IN1
ZERO => process_1.IN1
CLK => state.CLK
RESET_N => state.OUTPUTSELECT
DEC <= DEC.DB_MAX_OUTPUT_PORT_TYPE
LSL <= LSL.DB_MAX_OUTPUT_PORT_TYPE
LSR <= LSR.DB_MAX_OUTPUT_PORT_TYPE
TWOC <= TWOC.DB_MAX_OUTPUT_PORT_TYPE
LOAD_DO <= LOAD_DO.DB_MAX_OUTPUT_PORT_TYPE
RESET_DO <= process_1.DB_MAX_OUTPUT_PORT_TYPE
LOAD_DCNT <= process_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst
MTOR_LSB <= lpm_shiftreg0:inst.shiftout
LOAD => lpm_shiftreg0:inst.load
LOAD => inst1.IN1
CLK => lpm_shiftreg0:inst.clock
LSR => inst1.IN0
RESET_N => inst3.IN0
MTOR[0] => lpm_shiftreg0:inst.data[0]
MTOR[1] => lpm_shiftreg0:inst.data[1]
MTOR[2] => lpm_shiftreg0:inst.data[2]
MTOR[3] => lpm_shiftreg0:inst.data[3]
MTOR[4] => lpm_shiftreg0:inst.data[4]
MTOR[5] => lpm_shiftreg0:inst.data[5]
MTOR[6] => lpm_shiftreg0:inst.data[6]
MTOR[7] => lpm_shiftreg0:inst.data[7]
MTOR[8] => lpm_shiftreg0:inst.data[8]
MTOR[9] => lpm_shiftreg0:inst.data[9]
MTOR[10] => lpm_shiftreg0:inst.data[10]
MTOR[11] => lpm_shiftreg0:inst.data[11]
MTOR[12] => lpm_shiftreg0:inst.data[12]
MTOR[13] => lpm_shiftreg0:inst.data[13]
MTOR[14] => lpm_shiftreg0:inst.data[14]
MTOR[15] => lpm_shiftreg0:inst.data[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst
aclr => lpm_shiftreg:lpm_shiftreg_component.aclr
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Lab6|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst
RESULT_A[0] <= wb_mul_outputselector:inst7.RESULT_A[0]
RESULT_A[1] <= wb_mul_outputselector:inst7.RESULT_A[1]
RESULT_A[2] <= wb_mul_outputselector:inst7.RESULT_A[2]
RESULT_A[3] <= wb_mul_outputselector:inst7.RESULT_A[3]
RESULT_A[4] <= wb_mul_outputselector:inst7.RESULT_A[4]
RESULT_A[5] <= wb_mul_outputselector:inst7.RESULT_A[5]
RESULT_A[6] <= wb_mul_outputselector:inst7.RESULT_A[6]
RESULT_A[7] <= wb_mul_outputselector:inst7.RESULT_A[7]
RESULT_A[8] <= wb_mul_outputselector:inst7.RESULT_A[8]
RESULT_A[9] <= wb_mul_outputselector:inst7.RESULT_A[9]
RESULT_A[10] <= wb_mul_outputselector:inst7.RESULT_A[10]
RESULT_A[11] <= wb_mul_outputselector:inst7.RESULT_A[11]
RESULT_A[12] <= wb_mul_outputselector:inst7.RESULT_A[12]
RESULT_A[13] <= wb_mul_outputselector:inst7.RESULT_A[13]
RESULT_A[14] <= wb_mul_outputselector:inst7.RESULT_A[14]
RESULT_A[15] <= wb_mul_outputselector:inst7.RESULT_A[15]
ENMUL => wb_mul_outputselector:inst7.ENMUL
SOUND => wb_mul_outputselector:inst7.SOUND
MAND[0] => wb_mul_outputselector:inst7.MAND[0]
MAND[0] => wb_mul_shiftreg32left:inst.INDATA[0]
MAND[1] => wb_mul_outputselector:inst7.MAND[1]
MAND[1] => wb_mul_shiftreg32left:inst.INDATA[1]
MAND[2] => wb_mul_outputselector:inst7.MAND[2]
MAND[2] => wb_mul_shiftreg32left:inst.INDATA[2]
MAND[3] => wb_mul_outputselector:inst7.MAND[3]
MAND[3] => wb_mul_shiftreg32left:inst.INDATA[3]
MAND[4] => wb_mul_outputselector:inst7.MAND[4]
MAND[4] => wb_mul_shiftreg32left:inst.INDATA[4]
MAND[5] => wb_mul_outputselector:inst7.MAND[5]
MAND[5] => wb_mul_shiftreg32left:inst.INDATA[5]
MAND[6] => wb_mul_outputselector:inst7.MAND[6]
MAND[6] => wb_mul_shiftreg32left:inst.INDATA[6]
MAND[7] => wb_mul_outputselector:inst7.MAND[7]
MAND[7] => wb_mul_shiftreg32left:inst.INDATA[7]
MAND[8] => wb_mul_outputselector:inst7.MAND[8]
MAND[8] => wb_mul_shiftreg32left:inst.INDATA[8]
MAND[9] => wb_mul_outputselector:inst7.MAND[9]
MAND[9] => wb_mul_shiftreg32left:inst.INDATA[9]
MAND[10] => wb_mul_outputselector:inst7.MAND[10]
MAND[10] => wb_mul_shiftreg32left:inst.INDATA[10]
MAND[11] => wb_mul_outputselector:inst7.MAND[11]
MAND[11] => wb_mul_shiftreg32left:inst.INDATA[11]
MAND[12] => wb_mul_outputselector:inst7.MAND[12]
MAND[12] => wb_mul_shiftreg32left:inst.INDATA[12]
MAND[13] => wb_mul_outputselector:inst7.MAND[13]
MAND[13] => wb_mul_shiftreg32left:inst.INDATA[13]
MAND[14] => wb_mul_outputselector:inst7.MAND[14]
MAND[14] => wb_mul_shiftreg32left:inst.INDATA[14]
MAND[15] => wb_mul_outputselector:inst7.MAND[15]
MAND[15] => wb_mul_shiftreg32left:inst.INDATA[15]
CLK => lpm_dff0:inst4.clock
CLK => wb_mul_shiftreg32left:inst.CLK
LOAD_DO => lpm_dff0:inst4.enable
RESET_DO => inst5.IN0
RESET_N => inst6.IN0
RESET_N => wb_mul_shiftreg32left:inst.RESET_N
TWOC => lpm_add_sub0:inst3.cin
TWOC => inst2[31].IN0
TWOC => inst2[30].IN0
TWOC => inst2[29].IN0
TWOC => inst2[28].IN0
TWOC => inst2[27].IN0
TWOC => inst2[26].IN0
TWOC => inst2[25].IN0
TWOC => inst2[24].IN0
TWOC => inst2[23].IN0
TWOC => inst2[22].IN0
TWOC => inst2[21].IN0
TWOC => inst2[20].IN0
TWOC => inst2[19].IN0
TWOC => inst2[18].IN0
TWOC => inst2[17].IN0
TWOC => inst2[16].IN0
TWOC => inst2[15].IN0
TWOC => inst2[14].IN0
TWOC => inst2[13].IN0
TWOC => inst2[12].IN0
TWOC => inst2[11].IN0
TWOC => inst2[10].IN0
TWOC => inst2[9].IN0
TWOC => inst2[8].IN0
TWOC => inst2[7].IN0
TWOC => inst2[6].IN0
TWOC => inst2[5].IN0
TWOC => inst2[4].IN0
TWOC => inst2[3].IN0
TWOC => inst2[2].IN0
TWOC => inst2[1].IN0
TWOC => inst2[0].IN0
LSL => wb_mul_shiftreg32left:inst.LSL
LOAD_M => wb_mul_shiftreg32left:inst.LOAD
RESULT_B[0] <= wb_mul_outputselector:inst7.RESULT_B[0]
RESULT_B[1] <= wb_mul_outputselector:inst7.RESULT_B[1]
RESULT_B[2] <= wb_mul_outputselector:inst7.RESULT_B[2]
RESULT_B[3] <= wb_mul_outputselector:inst7.RESULT_B[3]
RESULT_B[4] <= wb_mul_outputselector:inst7.RESULT_B[4]
RESULT_B[5] <= wb_mul_outputselector:inst7.RESULT_B[5]
RESULT_B[6] <= wb_mul_outputselector:inst7.RESULT_B[6]
RESULT_B[7] <= wb_mul_outputselector:inst7.RESULT_B[7]
RESULT_B[8] <= wb_mul_outputselector:inst7.RESULT_B[8]
RESULT_B[9] <= wb_mul_outputselector:inst7.RESULT_B[9]
RESULT_B[10] <= wb_mul_outputselector:inst7.RESULT_B[10]
RESULT_B[11] <= wb_mul_outputselector:inst7.RESULT_B[11]
RESULT_B[12] <= wb_mul_outputselector:inst7.RESULT_B[12]
RESULT_B[13] <= wb_mul_outputselector:inst7.RESULT_B[13]
RESULT_B[14] <= wb_mul_outputselector:inst7.RESULT_B[14]
RESULT_B[15] <= wb_mul_outputselector:inst7.RESULT_B[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7
RESULT_A[0] <= BUSMUX:inst1.result[0]
RESULT_A[1] <= BUSMUX:inst1.result[1]
RESULT_A[2] <= BUSMUX:inst1.result[2]
RESULT_A[3] <= BUSMUX:inst1.result[3]
RESULT_A[4] <= BUSMUX:inst1.result[4]
RESULT_A[5] <= BUSMUX:inst1.result[5]
RESULT_A[6] <= BUSMUX:inst1.result[6]
RESULT_A[7] <= BUSMUX:inst1.result[7]
RESULT_A[8] <= BUSMUX:inst1.result[8]
RESULT_A[9] <= BUSMUX:inst1.result[9]
RESULT_A[10] <= BUSMUX:inst1.result[10]
RESULT_A[11] <= BUSMUX:inst1.result[11]
RESULT_A[12] <= BUSMUX:inst1.result[12]
RESULT_A[13] <= BUSMUX:inst1.result[13]
RESULT_A[14] <= BUSMUX:inst1.result[14]
RESULT_A[15] <= BUSMUX:inst1.result[15]
SOUND => BUSMUX:inst1.sel
SOUND => BUSMUX:inst.sel
ENMUL => BUSMUX:inst2.sel
MAND[0] => BUSMUX:inst2.dataa[0]
MAND[0] => BUSMUX:inst.datab[0]
MAND[1] => BUSMUX:inst2.dataa[1]
MAND[1] => BUSMUX:inst.datab[1]
MAND[2] => BUSMUX:inst2.dataa[2]
MAND[2] => BUSMUX:inst.datab[2]
MAND[3] => BUSMUX:inst2.dataa[3]
MAND[3] => BUSMUX:inst.datab[3]
MAND[4] => BUSMUX:inst2.dataa[4]
MAND[4] => BUSMUX:inst.datab[4]
MAND[5] => BUSMUX:inst2.dataa[5]
MAND[5] => BUSMUX:inst.datab[5]
MAND[6] => BUSMUX:inst2.dataa[6]
MAND[6] => BUSMUX:inst.datab[6]
MAND[7] => BUSMUX:inst2.dataa[7]
MAND[7] => BUSMUX:inst.datab[7]
MAND[8] => BUSMUX:inst2.dataa[8]
MAND[8] => BUSMUX:inst.datab[8]
MAND[9] => BUSMUX:inst2.dataa[9]
MAND[9] => BUSMUX:inst.datab[9]
MAND[10] => BUSMUX:inst2.dataa[10]
MAND[10] => BUSMUX:inst.datab[10]
MAND[11] => BUSMUX:inst2.dataa[11]
MAND[11] => BUSMUX:inst.datab[11]
MAND[12] => BUSMUX:inst2.dataa[12]
MAND[12] => BUSMUX:inst.datab[12]
MAND[13] => BUSMUX:inst2.dataa[13]
MAND[13] => BUSMUX:inst.datab[13]
MAND[14] => BUSMUX:inst2.dataa[14]
MAND[14] => BUSMUX:inst.datab[14]
MAND[15] => BUSMUX:inst2.dataa[15]
MAND[15] => BUSMUX:inst.datab[15]
PRODUCT[0] => BUSMUX:inst2.datab[0]
PRODUCT[0] => wb_aComp_twoComplBitClipping:inst24.input[0]
PRODUCT[1] => BUSMUX:inst2.datab[1]
PRODUCT[1] => wb_aComp_twoComplBitClipping:inst24.input[1]
PRODUCT[2] => BUSMUX:inst2.datab[2]
PRODUCT[2] => wb_aComp_twoComplBitClipping:inst24.input[2]
PRODUCT[3] => BUSMUX:inst2.datab[3]
PRODUCT[3] => wb_aComp_twoComplBitClipping:inst24.input[3]
PRODUCT[4] => BUSMUX:inst2.datab[4]
PRODUCT[4] => wb_aComp_twoComplBitClipping:inst24.input[4]
PRODUCT[5] => BUSMUX:inst2.datab[5]
PRODUCT[5] => wb_aComp_twoComplBitClipping:inst24.input[5]
PRODUCT[6] => BUSMUX:inst2.datab[6]
PRODUCT[6] => wb_aComp_twoComplBitClipping:inst24.input[6]
PRODUCT[7] => BUSMUX:inst2.datab[7]
PRODUCT[7] => wb_aComp_twoComplBitClipping:inst24.input[7]
PRODUCT[8] => BUSMUX:inst2.datab[8]
PRODUCT[8] => wb_aComp_twoComplBitClipping:inst24.input[8]
PRODUCT[9] => BUSMUX:inst2.datab[9]
PRODUCT[9] => wb_aComp_twoComplBitClipping:inst24.input[9]
PRODUCT[10] => BUSMUX:inst2.datab[10]
PRODUCT[10] => wb_aComp_twoComplBitClipping:inst24.input[10]
PRODUCT[11] => BUSMUX:inst2.datab[11]
PRODUCT[11] => wb_aComp_twoComplBitClipping:inst24.input[11]
PRODUCT[12] => BUSMUX:inst2.datab[12]
PRODUCT[12] => wb_aComp_twoComplBitClipping:inst24.input[12]
PRODUCT[13] => BUSMUX:inst2.datab[13]
PRODUCT[13] => wb_aComp_twoComplBitClipping:inst24.input[13]
PRODUCT[14] => BUSMUX:inst2.datab[14]
PRODUCT[14] => wb_aComp_twoComplBitClipping:inst24.input[14]
PRODUCT[15] => BUSMUX:inst2.datab[15]
PRODUCT[15] => wb_aComp_twoComplBitClipping:inst24.input[15]
PRODUCT[16] => wb_aComp_twoComplBitClipping:inst24.input[16]
PRODUCT[16] => BUSMUX:inst.dataa[0]
PRODUCT[17] => wb_aComp_twoComplBitClipping:inst24.input[17]
PRODUCT[17] => BUSMUX:inst.dataa[1]
PRODUCT[18] => wb_aComp_twoComplBitClipping:inst24.input[18]
PRODUCT[18] => BUSMUX:inst.dataa[2]
PRODUCT[19] => wb_aComp_twoComplBitClipping:inst24.input[19]
PRODUCT[19] => BUSMUX:inst.dataa[3]
PRODUCT[20] => wb_aComp_twoComplBitClipping:inst24.input[20]
PRODUCT[20] => BUSMUX:inst.dataa[4]
PRODUCT[21] => wb_aComp_twoComplBitClipping:inst24.input[21]
PRODUCT[21] => BUSMUX:inst.dataa[5]
PRODUCT[22] => wb_aComp_twoComplBitClipping:inst24.input[22]
PRODUCT[22] => BUSMUX:inst.dataa[6]
PRODUCT[23] => wb_aComp_twoComplBitClipping:inst24.input[23]
PRODUCT[23] => BUSMUX:inst.dataa[7]
PRODUCT[24] => wb_aComp_twoComplBitClipping:inst24.input[24]
PRODUCT[24] => BUSMUX:inst.dataa[8]
PRODUCT[25] => wb_aComp_twoComplBitClipping:inst24.input[25]
PRODUCT[25] => BUSMUX:inst.dataa[9]
PRODUCT[26] => wb_aComp_twoComplBitClipping:inst24.input[26]
PRODUCT[26] => BUSMUX:inst.dataa[10]
PRODUCT[27] => wb_aComp_twoComplBitClipping:inst24.input[27]
PRODUCT[27] => BUSMUX:inst.dataa[11]
PRODUCT[28] => wb_aComp_twoComplBitClipping:inst24.input[28]
PRODUCT[28] => BUSMUX:inst.dataa[12]
PRODUCT[29] => wb_aComp_twoComplBitClipping:inst24.input[29]
PRODUCT[29] => BUSMUX:inst.dataa[13]
PRODUCT[30] => wb_aComp_twoComplBitClipping:inst24.input[30]
PRODUCT[30] => BUSMUX:inst.dataa[14]
PRODUCT[31] => wb_aComp_twoComplBitClipping:inst24.input[31]
PRODUCT[31] => BUSMUX:inst.dataa[15]
RESULT_B[0] <= BUSMUX:inst.result[0]
RESULT_B[1] <= BUSMUX:inst.result[1]
RESULT_B[2] <= BUSMUX:inst.result[2]
RESULT_B[3] <= BUSMUX:inst.result[3]
RESULT_B[4] <= BUSMUX:inst.result[4]
RESULT_B[5] <= BUSMUX:inst.result[5]
RESULT_B[6] <= BUSMUX:inst.result[6]
RESULT_B[7] <= BUSMUX:inst.result[7]
RESULT_B[8] <= BUSMUX:inst.result[8]
RESULT_B[9] <= BUSMUX:inst.result[9]
RESULT_B[10] <= BUSMUX:inst.result[10]
RESULT_B[11] <= BUSMUX:inst.result[11]
RESULT_B[12] <= BUSMUX:inst.result[12]
RESULT_B[13] <= BUSMUX:inst.result[13]
RESULT_B[14] <= BUSMUX:inst.result[14]
RESULT_B[15] <= BUSMUX:inst.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24
overflow <= inst14.DB_MAX_OUTPUT_PORT_TYPE
input[0] => inst11[0].IN1
input[0] => inst10[0].IN1
input[1] => inst11[1].IN1
input[1] => inst10[1].IN1
input[2] => inst11[2].IN1
input[2] => inst10[2].IN1
input[3] => inst11[3].IN1
input[3] => inst10[3].IN1
input[4] => inst11[4].IN1
input[4] => inst10[4].IN1
input[5] => inst11[5].IN1
input[5] => inst10[5].IN1
input[6] => inst11[6].IN1
input[6] => inst10[6].IN1
input[7] => inst11[7].IN1
input[7] => inst10[7].IN1
input[8] => inst11[8].IN1
input[8] => inst10[8].IN1
input[9] => inst11[9].IN1
input[9] => inst10[9].IN1
input[10] => inst11[10].IN1
input[10] => inst10[10].IN1
input[11] => inst11[11].IN1
input[11] => inst10[11].IN1
input[12] => inst11[12].IN1
input[12] => inst10[12].IN1
input[13] => inst11[13].IN1
input[13] => inst10[13].IN1
input[14] => inst11[14].IN1
input[14] => inst10[14].IN1
input[15] => inst11[15].IN1
input[15] => inst10[15].IN1
input[16] => inst11[16].IN1
input[16] => inst10[16].IN1
input[17] => inst11[17].IN1
input[17] => inst10[17].IN1
input[18] => inst11[18].IN1
input[18] => inst10[18].IN1
input[19] => inst11[19].IN1
input[19] => inst10[19].IN1
input[20] => inst11[20].IN1
input[20] => inst10[20].IN1
input[21] => inst11[21].IN1
input[21] => inst10[21].IN1
input[22] => inst11[22].IN1
input[22] => inst10[22].IN1
input[23] => wb_block_busAND:inst9.in[0]
input[23] => wb_block_busOR:inst.in[0]
input[24] => wb_block_busAND:inst9.in[1]
input[24] => wb_block_busOR:inst.in[1]
input[25] => wb_block_busAND:inst9.in[2]
input[25] => wb_block_busOR:inst.in[2]
input[26] => wb_block_busAND:inst9.in[3]
input[26] => wb_block_busOR:inst.in[3]
input[27] => wb_block_busAND:inst9.in[4]
input[27] => wb_block_busOR:inst.in[4]
input[28] => wb_block_busAND:inst9.in[5]
input[28] => wb_block_busOR:inst.in[5]
input[29] => wb_block_busAND:inst9.in[6]
input[29] => wb_block_busOR:inst.in[6]
input[30] => wb_block_busAND:inst9.in[7]
input[30] => wb_block_busOR:inst.in[7]
input[31] => BUSMUX:inst8.sel
input[31] => output[23].DATAIN
output[0] <= BUSMUX:inst8.result[0]
output[1] <= BUSMUX:inst8.result[1]
output[2] <= BUSMUX:inst8.result[2]
output[3] <= BUSMUX:inst8.result[3]
output[4] <= BUSMUX:inst8.result[4]
output[5] <= BUSMUX:inst8.result[5]
output[6] <= BUSMUX:inst8.result[6]
output[7] <= BUSMUX:inst8.result[7]
output[8] <= BUSMUX:inst8.result[8]
output[9] <= BUSMUX:inst8.result[9]
output[10] <= BUSMUX:inst8.result[10]
output[11] <= BUSMUX:inst8.result[11]
output[12] <= BUSMUX:inst8.result[12]
output[13] <= BUSMUX:inst8.result[13]
output[14] <= BUSMUX:inst8.result[14]
output[15] <= BUSMUX:inst8.result[15]
output[16] <= BUSMUX:inst8.result[16]
output[17] <= BUSMUX:inst8.result[17]
output[18] <= BUSMUX:inst8.result[18]
output[19] <= BUSMUX:inst8.result[19]
output[20] <= BUSMUX:inst8.result[20]
output[21] <= BUSMUX:inst8.result[21]
output[22] <= BUSMUX:inst8.result[22]
output[23] <= input[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9
out <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst4[0].IN0
in[1] => inst4[1].IN0
in[2] => inst4[2].IN0
in[3] => inst4[3].IN0
in[4] => inst4[4].IN0
in[5] => inst4[5].IN0
in[6] => inst4[6].IN0
in[7] => inst4[7].IN0


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst
out <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].IN1
in[1] => inst[1].IN1
in[2] => inst[2].IN1
in[3] => inst[3].IN1
in[4] => inst[4].IN1
in[5] => inst[5].IN1
in[6] => inst[6].IN1
in[7] => inst[7].IN1


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[0][14] => mux_rsc:auto_generated.data[14]
data[0][15] => mux_rsc:auto_generated.data[15]
data[0][16] => mux_rsc:auto_generated.data[16]
data[0][17] => mux_rsc:auto_generated.data[17]
data[0][18] => mux_rsc:auto_generated.data[18]
data[0][19] => mux_rsc:auto_generated.data[19]
data[0][20] => mux_rsc:auto_generated.data[20]
data[0][21] => mux_rsc:auto_generated.data[21]
data[0][22] => mux_rsc:auto_generated.data[22]
data[1][0] => mux_rsc:auto_generated.data[23]
data[1][1] => mux_rsc:auto_generated.data[24]
data[1][2] => mux_rsc:auto_generated.data[25]
data[1][3] => mux_rsc:auto_generated.data[26]
data[1][4] => mux_rsc:auto_generated.data[27]
data[1][5] => mux_rsc:auto_generated.data[28]
data[1][6] => mux_rsc:auto_generated.data[29]
data[1][7] => mux_rsc:auto_generated.data[30]
data[1][8] => mux_rsc:auto_generated.data[31]
data[1][9] => mux_rsc:auto_generated.data[32]
data[1][10] => mux_rsc:auto_generated.data[33]
data[1][11] => mux_rsc:auto_generated.data[34]
data[1][12] => mux_rsc:auto_generated.data[35]
data[1][13] => mux_rsc:auto_generated.data[36]
data[1][14] => mux_rsc:auto_generated.data[37]
data[1][15] => mux_rsc:auto_generated.data[38]
data[1][16] => mux_rsc:auto_generated.data[39]
data[1][17] => mux_rsc:auto_generated.data[40]
data[1][18] => mux_rsc:auto_generated.data[41]
data[1][19] => mux_rsc:auto_generated.data[42]
data[1][20] => mux_rsc:auto_generated.data[43]
data[1][21] => mux_rsc:auto_generated.data[44]
data[1][22] => mux_rsc:auto_generated.data[45]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]
result[14] <= mux_rsc:auto_generated.result[14]
result[15] <= mux_rsc:auto_generated.result[15]
result[16] <= mux_rsc:auto_generated.result[16]
result[17] <= mux_rsc:auto_generated.result[17]
result[18] <= mux_rsc:auto_generated.result[18]
result[19] <= mux_rsc:auto_generated.result[19]
result[20] <= mux_rsc:auto_generated.result[20]
result[21] <= mux_rsc:auto_generated.result[21]
result[22] <= mux_rsc:auto_generated.result[22]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[0].IN1
data[24] => result_node[1].IN1
data[25] => result_node[2].IN1
data[26] => result_node[3].IN1
data[27] => result_node[4].IN1
data[28] => result_node[5].IN1
data[29] => result_node[6].IN1
data[30] => result_node[7].IN1
data[31] => result_node[8].IN1
data[32] => result_node[9].IN1
data[33] => result_node[10].IN1
data[34] => result_node[11].IN1
data[35] => result_node[12].IN1
data[36] => result_node[13].IN1
data[37] => result_node[14].IN1
data[38] => result_node[15].IN1
data[39] => result_node[16].IN1
data[40] => result_node[17].IN1
data[41] => result_node[18].IN1
data[42] => result_node[19].IN1
data[43] => result_node[20].IN1
data[44] => result_node[21].IN1
data[45] => result_node[22].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_55i:auto_generated.dataa[0]
dataa[1] => add_sub_55i:auto_generated.dataa[1]
dataa[2] => add_sub_55i:auto_generated.dataa[2]
dataa[3] => add_sub_55i:auto_generated.dataa[3]
dataa[4] => add_sub_55i:auto_generated.dataa[4]
dataa[5] => add_sub_55i:auto_generated.dataa[5]
dataa[6] => add_sub_55i:auto_generated.dataa[6]
dataa[7] => add_sub_55i:auto_generated.dataa[7]
dataa[8] => add_sub_55i:auto_generated.dataa[8]
dataa[9] => add_sub_55i:auto_generated.dataa[9]
dataa[10] => add_sub_55i:auto_generated.dataa[10]
dataa[11] => add_sub_55i:auto_generated.dataa[11]
dataa[12] => add_sub_55i:auto_generated.dataa[12]
dataa[13] => add_sub_55i:auto_generated.dataa[13]
dataa[14] => add_sub_55i:auto_generated.dataa[14]
dataa[15] => add_sub_55i:auto_generated.dataa[15]
dataa[16] => add_sub_55i:auto_generated.dataa[16]
dataa[17] => add_sub_55i:auto_generated.dataa[17]
dataa[18] => add_sub_55i:auto_generated.dataa[18]
dataa[19] => add_sub_55i:auto_generated.dataa[19]
dataa[20] => add_sub_55i:auto_generated.dataa[20]
dataa[21] => add_sub_55i:auto_generated.dataa[21]
dataa[22] => add_sub_55i:auto_generated.dataa[22]
dataa[23] => add_sub_55i:auto_generated.dataa[23]
dataa[24] => add_sub_55i:auto_generated.dataa[24]
dataa[25] => add_sub_55i:auto_generated.dataa[25]
dataa[26] => add_sub_55i:auto_generated.dataa[26]
dataa[27] => add_sub_55i:auto_generated.dataa[27]
dataa[28] => add_sub_55i:auto_generated.dataa[28]
dataa[29] => add_sub_55i:auto_generated.dataa[29]
dataa[30] => add_sub_55i:auto_generated.dataa[30]
dataa[31] => add_sub_55i:auto_generated.dataa[31]
datab[0] => add_sub_55i:auto_generated.datab[0]
datab[1] => add_sub_55i:auto_generated.datab[1]
datab[2] => add_sub_55i:auto_generated.datab[2]
datab[3] => add_sub_55i:auto_generated.datab[3]
datab[4] => add_sub_55i:auto_generated.datab[4]
datab[5] => add_sub_55i:auto_generated.datab[5]
datab[6] => add_sub_55i:auto_generated.datab[6]
datab[7] => add_sub_55i:auto_generated.datab[7]
datab[8] => add_sub_55i:auto_generated.datab[8]
datab[9] => add_sub_55i:auto_generated.datab[9]
datab[10] => add_sub_55i:auto_generated.datab[10]
datab[11] => add_sub_55i:auto_generated.datab[11]
datab[12] => add_sub_55i:auto_generated.datab[12]
datab[13] => add_sub_55i:auto_generated.datab[13]
datab[14] => add_sub_55i:auto_generated.datab[14]
datab[15] => add_sub_55i:auto_generated.datab[15]
datab[16] => add_sub_55i:auto_generated.datab[16]
datab[17] => add_sub_55i:auto_generated.datab[17]
datab[18] => add_sub_55i:auto_generated.datab[18]
datab[19] => add_sub_55i:auto_generated.datab[19]
datab[20] => add_sub_55i:auto_generated.datab[20]
datab[21] => add_sub_55i:auto_generated.datab[21]
datab[22] => add_sub_55i:auto_generated.datab[22]
datab[23] => add_sub_55i:auto_generated.datab[23]
datab[24] => add_sub_55i:auto_generated.datab[24]
datab[25] => add_sub_55i:auto_generated.datab[25]
datab[26] => add_sub_55i:auto_generated.datab[26]
datab[27] => add_sub_55i:auto_generated.datab[27]
datab[28] => add_sub_55i:auto_generated.datab[28]
datab[29] => add_sub_55i:auto_generated.datab[29]
datab[30] => add_sub_55i:auto_generated.datab[30]
datab[31] => add_sub_55i:auto_generated.datab[31]
cin => add_sub_55i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_55i:auto_generated.result[0]
result[1] <= add_sub_55i:auto_generated.result[1]
result[2] <= add_sub_55i:auto_generated.result[2]
result[3] <= add_sub_55i:auto_generated.result[3]
result[4] <= add_sub_55i:auto_generated.result[4]
result[5] <= add_sub_55i:auto_generated.result[5]
result[6] <= add_sub_55i:auto_generated.result[6]
result[7] <= add_sub_55i:auto_generated.result[7]
result[8] <= add_sub_55i:auto_generated.result[8]
result[9] <= add_sub_55i:auto_generated.result[9]
result[10] <= add_sub_55i:auto_generated.result[10]
result[11] <= add_sub_55i:auto_generated.result[11]
result[12] <= add_sub_55i:auto_generated.result[12]
result[13] <= add_sub_55i:auto_generated.result[13]
result[14] <= add_sub_55i:auto_generated.result[14]
result[15] <= add_sub_55i:auto_generated.result[15]
result[16] <= add_sub_55i:auto_generated.result[16]
result[17] <= add_sub_55i:auto_generated.result[17]
result[18] <= add_sub_55i:auto_generated.result[18]
result[19] <= add_sub_55i:auto_generated.result[19]
result[20] <= add_sub_55i:auto_generated.result[20]
result[21] <= add_sub_55i:auto_generated.result[21]
result[22] <= add_sub_55i:auto_generated.result[22]
result[23] <= add_sub_55i:auto_generated.result[23]
result[24] <= add_sub_55i:auto_generated.result[24]
result[25] <= add_sub_55i:auto_generated.result[25]
result[26] <= add_sub_55i:auto_generated.result[26]
result[27] <= add_sub_55i:auto_generated.result[27]
result[28] <= add_sub_55i:auto_generated.result[28]
result[29] <= add_sub_55i:auto_generated.result[29]
result[30] <= add_sub_55i:auto_generated.result[30]
result[31] <= add_sub_55i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_55i:auto_generated
cin => op_1.IN64
cin => op_1.IN65
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst
OUTDATA[0] <= lpm_shiftreg1:inst1.q[0]
OUTDATA[1] <= lpm_shiftreg1:inst1.q[1]
OUTDATA[2] <= lpm_shiftreg1:inst1.q[2]
OUTDATA[3] <= lpm_shiftreg1:inst1.q[3]
OUTDATA[4] <= lpm_shiftreg1:inst1.q[4]
OUTDATA[5] <= lpm_shiftreg1:inst1.q[5]
OUTDATA[6] <= lpm_shiftreg1:inst1.q[6]
OUTDATA[7] <= lpm_shiftreg1:inst1.q[7]
OUTDATA[8] <= lpm_shiftreg1:inst1.q[8]
OUTDATA[9] <= lpm_shiftreg1:inst1.q[9]
OUTDATA[10] <= lpm_shiftreg1:inst1.q[10]
OUTDATA[11] <= lpm_shiftreg1:inst1.q[11]
OUTDATA[12] <= lpm_shiftreg1:inst1.q[12]
OUTDATA[13] <= lpm_shiftreg1:inst1.q[13]
OUTDATA[14] <= lpm_shiftreg1:inst1.q[14]
OUTDATA[15] <= lpm_shiftreg1:inst1.q[15]
OUTDATA[16] <= lpm_shiftreg1:inst.q[0]
OUTDATA[17] <= lpm_shiftreg1:inst.q[1]
OUTDATA[18] <= lpm_shiftreg1:inst.q[2]
OUTDATA[19] <= lpm_shiftreg1:inst.q[3]
OUTDATA[20] <= lpm_shiftreg1:inst.q[4]
OUTDATA[21] <= lpm_shiftreg1:inst.q[5]
OUTDATA[22] <= lpm_shiftreg1:inst.q[6]
OUTDATA[23] <= lpm_shiftreg1:inst.q[7]
OUTDATA[24] <= lpm_shiftreg1:inst.q[8]
OUTDATA[25] <= lpm_shiftreg1:inst.q[9]
OUTDATA[26] <= lpm_shiftreg1:inst.q[10]
OUTDATA[27] <= lpm_shiftreg1:inst.q[11]
OUTDATA[28] <= lpm_shiftreg1:inst.q[12]
OUTDATA[29] <= lpm_shiftreg1:inst.q[13]
OUTDATA[30] <= lpm_shiftreg1:inst.q[14]
OUTDATA[31] <= lpm_shiftreg1:inst.q[15]
LOAD => lpm_shiftreg1:inst1.load
LOAD => inst4.IN0
LOAD => lpm_shiftreg1:inst.load
CLK => lpm_shiftreg1:inst1.clock
CLK => lpm_shiftreg1:inst.clock
LSL => inst4.IN1
RESET_N => inst3.IN0
INDATA[0] => lpm_shiftreg1:inst1.data[0]
INDATA[1] => lpm_shiftreg1:inst1.data[1]
INDATA[2] => lpm_shiftreg1:inst1.data[2]
INDATA[3] => lpm_shiftreg1:inst1.data[3]
INDATA[4] => lpm_shiftreg1:inst1.data[4]
INDATA[5] => lpm_shiftreg1:inst1.data[5]
INDATA[6] => lpm_shiftreg1:inst1.data[6]
INDATA[7] => lpm_shiftreg1:inst1.data[7]
INDATA[8] => lpm_shiftreg1:inst1.data[8]
INDATA[9] => lpm_shiftreg1:inst1.data[9]
INDATA[10] => lpm_shiftreg1:inst1.data[10]
INDATA[11] => lpm_shiftreg1:inst1.data[11]
INDATA[12] => lpm_shiftreg1:inst1.data[12]
INDATA[13] => lpm_shiftreg1:inst1.data[13]
INDATA[14] => lpm_shiftreg1:inst1.data[14]
INDATA[15] => lpm_shiftreg1:inst1.data[15]
INDATA[15] => wb_mul_extend16:inst5.INDATA


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1
aclr => lpm_shiftreg:lpm_shiftreg_component.aclr
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst
aclr => lpm_shiftreg:lpm_shiftreg_component.aclr
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|wb_mul_extend16:inst5
OUTDATA[0] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[1] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[2] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[3] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[4] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[5] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[6] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[7] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[8] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[9] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[10] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[11] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[12] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[13] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[14] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[15] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
INDATA => OUTDATA[15].DATAIN
INDATA => OUTDATA[14].DATAIN
INDATA => OUTDATA[13].DATAIN
INDATA => OUTDATA[12].DATAIN
INDATA => OUTDATA[11].DATAIN
INDATA => OUTDATA[10].DATAIN
INDATA => OUTDATA[9].DATAIN
INDATA => OUTDATA[8].DATAIN
INDATA => OUTDATA[6].DATAIN
INDATA => OUTDATA[5].DATAIN
INDATA => OUTDATA[4].DATAIN
INDATA => OUTDATA[3].DATAIN
INDATA => OUTDATA[2].DATAIN
INDATA => OUTDATA[1].DATAIN
INDATA => OUTDATA[0].DATAIN
INDATA => OUTDATA[7].DATAIN


|Lab6|StudentDesign:inst1|fact:inst5
DVO <= wb_filt_bypassMux:inst4.selectedDVO
ENFACT => wb_filt_bypassMux:inst4.sel
DVI => wb_filt_bypassMux:inst4.DVI
DVI => edgeDetector:inst.DVI
RESET_N => wb_aComp_factorFinder:inst6.RESET_N
RESET_N => wb_aComp_envShape:inst8.RESET_N
RESET_N => edgeDetector:inst.RESET_N
RESET_N => factSTM:inst1.RESET_N
CLK => wb_aComp_factorFinder:inst6.CLK
CLK => wb_aComp_envShape:inst8.CLK
CLK => edgeDetector:inst.CLK
CLK => factSTM:inst1.CLK
DI[0] => wb_aComp_envShape:inst8.DI[0]
DI[0] => wb_filt_bypassMux:inst4.DI[0]
DI[1] => wb_aComp_envShape:inst8.DI[1]
DI[1] => wb_filt_bypassMux:inst4.DI[1]
DI[2] => wb_aComp_envShape:inst8.DI[2]
DI[2] => wb_filt_bypassMux:inst4.DI[2]
DI[3] => wb_aComp_envShape:inst8.DI[3]
DI[3] => wb_filt_bypassMux:inst4.DI[3]
DI[4] => wb_aComp_envShape:inst8.DI[4]
DI[4] => wb_filt_bypassMux:inst4.DI[4]
DI[5] => wb_aComp_envShape:inst8.DI[5]
DI[5] => wb_filt_bypassMux:inst4.DI[5]
DI[6] => wb_aComp_envShape:inst8.DI[6]
DI[6] => wb_filt_bypassMux:inst4.DI[6]
DI[7] => wb_aComp_envShape:inst8.DI[7]
DI[7] => wb_filt_bypassMux:inst4.DI[7]
DI[8] => wb_aComp_envShape:inst8.DI[8]
DI[8] => wb_filt_bypassMux:inst4.DI[8]
DI[9] => wb_aComp_envShape:inst8.DI[9]
DI[9] => wb_filt_bypassMux:inst4.DI[9]
DI[10] => wb_aComp_envShape:inst8.DI[10]
DI[10] => wb_filt_bypassMux:inst4.DI[10]
DI[11] => wb_aComp_envShape:inst8.DI[11]
DI[11] => wb_filt_bypassMux:inst4.DI[11]
DI[12] => wb_aComp_envShape:inst8.DI[12]
DI[12] => wb_filt_bypassMux:inst4.DI[12]
DI[13] => wb_aComp_envShape:inst8.DI[13]
DI[13] => wb_filt_bypassMux:inst4.DI[13]
DI[14] => wb_aComp_envShape:inst8.DI[14]
DI[14] => wb_filt_bypassMux:inst4.DI[14]
DI[15] => wb_aComp_envShape:inst8.DI[15]
DI[15] => wb_filt_bypassMux:inst4.DI[15]
reductionSpeed[0] => wb_aComp_envShape:inst8.reducationSpeed[0]
reductionSpeed[1] => wb_aComp_envShape:inst8.reducationSpeed[1]
reductionSpeed[2] => wb_aComp_envShape:inst8.reducationSpeed[2]
reductionSpeed[3] => wb_aComp_envShape:inst8.reducationSpeed[3]
factor[0] <= wb_filt_bypassMux:inst4.selectedDataOut[0]
factor[1] <= wb_filt_bypassMux:inst4.selectedDataOut[1]
factor[2] <= wb_filt_bypassMux:inst4.selectedDataOut[2]
factor[3] <= wb_filt_bypassMux:inst4.selectedDataOut[3]
factor[4] <= wb_filt_bypassMux:inst4.selectedDataOut[4]
factor[5] <= wb_filt_bypassMux:inst4.selectedDataOut[5]
factor[6] <= wb_filt_bypassMux:inst4.selectedDataOut[6]
factor[7] <= wb_filt_bypassMux:inst4.selectedDataOut[7]
factor[8] <= wb_filt_bypassMux:inst4.selectedDataOut[8]
factor[9] <= wb_filt_bypassMux:inst4.selectedDataOut[9]
factor[10] <= wb_filt_bypassMux:inst4.selectedDataOut[10]
factor[11] <= wb_filt_bypassMux:inst4.selectedDataOut[11]
factor[12] <= wb_filt_bypassMux:inst4.selectedDataOut[12]
factor[13] <= wb_filt_bypassMux:inst4.selectedDataOut[13]
factor[14] <= wb_filt_bypassMux:inst4.selectedDataOut[14]
factor[15] <= wb_filt_bypassMux:inst4.selectedDataOut[15]


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4
selectedDVO <= BUSMUX:inst10.result[0]
sel => BUSMUX:inst10.sel
sel => BUSMUX:inst9.sel
DVI => BUSMUX:inst10.dataa[0]
DVOfound => BUSMUX:inst10.datab[0]
selectedDataOut[0] <= BUSMUX:inst9.result[0]
selectedDataOut[1] <= BUSMUX:inst9.result[1]
selectedDataOut[2] <= BUSMUX:inst9.result[2]
selectedDataOut[3] <= BUSMUX:inst9.result[3]
selectedDataOut[4] <= BUSMUX:inst9.result[4]
selectedDataOut[5] <= BUSMUX:inst9.result[5]
selectedDataOut[6] <= BUSMUX:inst9.result[6]
selectedDataOut[7] <= BUSMUX:inst9.result[7]
selectedDataOut[8] <= BUSMUX:inst9.result[8]
selectedDataOut[9] <= BUSMUX:inst9.result[9]
selectedDataOut[10] <= BUSMUX:inst9.result[10]
selectedDataOut[11] <= BUSMUX:inst9.result[11]
selectedDataOut[12] <= BUSMUX:inst9.result[12]
selectedDataOut[13] <= BUSMUX:inst9.result[13]
selectedDataOut[14] <= BUSMUX:inst9.result[14]
selectedDataOut[15] <= BUSMUX:inst9.result[15]
DI[0] => BUSMUX:inst9.dataa[0]
DI[1] => BUSMUX:inst9.dataa[1]
DI[2] => BUSMUX:inst9.dataa[2]
DI[3] => BUSMUX:inst9.dataa[3]
DI[4] => BUSMUX:inst9.dataa[4]
DI[5] => BUSMUX:inst9.dataa[5]
DI[6] => BUSMUX:inst9.dataa[6]
DI[7] => BUSMUX:inst9.dataa[7]
DI[8] => BUSMUX:inst9.dataa[8]
DI[9] => BUSMUX:inst9.dataa[9]
DI[10] => BUSMUX:inst9.dataa[10]
DI[11] => BUSMUX:inst9.dataa[11]
DI[12] => BUSMUX:inst9.dataa[12]
DI[13] => BUSMUX:inst9.dataa[13]
DI[14] => BUSMUX:inst9.dataa[14]
DI[15] => BUSMUX:inst9.dataa[15]
factorFound[0] => BUSMUX:inst9.datab[0]
factorFound[1] => BUSMUX:inst9.datab[1]
factorFound[2] => BUSMUX:inst9.datab[2]
factorFound[3] => BUSMUX:inst9.datab[3]
factorFound[4] => BUSMUX:inst9.datab[4]
factorFound[5] => BUSMUX:inst9.datab[5]
factorFound[6] => BUSMUX:inst9.datab[6]
factorFound[7] => BUSMUX:inst9.datab[7]
factorFound[8] => BUSMUX:inst9.datab[8]
factorFound[9] => BUSMUX:inst9.datab[9]
factorFound[10] => BUSMUX:inst9.datab[10]
factorFound[11] => BUSMUX:inst9.datab[11]
factorFound[12] => BUSMUX:inst9.datab[12]
factorFound[13] => BUSMUX:inst9.datab[13]
factorFound[14] => BUSMUX:inst9.datab[14]
factorFound[15] => BUSMUX:inst9.datab[15]


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|Lab6|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab6|StudentDesign:inst1|fact:inst5|factSTM:inst1
DVO <= inst14.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst1.ACLR
RESET_N => inst.ACLR
CLK => inst1.CLK
CLK => inst.CLK
DVIedge => inst10.IN1
DVIedge => inst2.IN0
DVIedge => inst11.IN2
findFinished => inst3.IN0
findFinished => inst13.IN2
startFinder <= inst.DB_MAX_OUTPUT_PORT_TYPE
storeEnvelope <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6
finished <= inst15.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst15.ACLR
RESET_N => inst11.ACLR
RESET_N => inst19.ACLR
RESET_N => inst8.IN0
RESET_N => inst16.ACLR
RESET_N => inst3[15].ACLR
RESET_N => inst3[14].ACLR
RESET_N => inst3[13].ACLR
RESET_N => inst3[12].ACLR
RESET_N => inst3[11].ACLR
RESET_N => inst3[10].ACLR
RESET_N => inst3[9].ACLR
RESET_N => inst3[8].ACLR
RESET_N => inst3[7].ACLR
RESET_N => inst3[6].ACLR
RESET_N => inst3[5].ACLR
RESET_N => inst3[4].ACLR
RESET_N => inst3[3].ACLR
RESET_N => inst3[2].ACLR
RESET_N => inst3[1].ACLR
RESET_N => inst3[0].ACLR
RESET_N => wb_aComp_binSearchReg:inst2.async_nreset
CLK => inst15.CLK
CLK => inst11.CLK
CLK => wb_aComp_factCount:inst7.clock
CLK => inst19.CLK
CLK => inst16.CLK
CLK => wb_aComp_binSearchReg:inst2.clk
CLK => inst3[15].CLK
CLK => inst3[14].CLK
CLK => inst3[13].CLK
CLK => inst3[12].CLK
CLK => inst3[11].CLK
CLK => inst3[10].CLK
CLK => inst3[9].CLK
CLK => inst3[8].CLK
CLK => inst3[7].CLK
CLK => inst3[6].CLK
CLK => inst3[5].CLK
CLK => inst3[4].CLK
CLK => inst3[3].CLK
CLK => inst3[2].CLK
CLK => inst3[1].CLK
CLK => inst3[0].CLK
start => inst19.IN1
start => inst22.IN0
factor[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
factor[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
factor[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
factor[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
factor[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
factor[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
factor[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
factor[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
factor[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
factor[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
factor[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
factor[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
factor[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
factor[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
factor[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
factor[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
envelope[0] => wb_aComp_factorMult:inst.datab[0]
envelope[1] => wb_aComp_factorMult:inst.datab[1]
envelope[2] => wb_aComp_factorMult:inst.datab[2]
envelope[3] => wb_aComp_factorMult:inst.datab[3]
envelope[4] => wb_aComp_factorMult:inst.datab[4]
envelope[5] => wb_aComp_factorMult:inst.datab[5]
envelope[6] => wb_aComp_factorMult:inst.datab[6]
envelope[7] => wb_aComp_factorMult:inst.datab[7]
envelope[8] => wb_aComp_factorMult:inst.datab[8]
envelope[9] => wb_aComp_factorMult:inst.datab[9]
envelope[10] => wb_aComp_factorMult:inst.datab[10]
envelope[11] => wb_aComp_factorMult:inst.datab[11]
envelope[12] => wb_aComp_factorMult:inst.datab[12]
envelope[13] => wb_aComp_factorMult:inst.datab[13]
envelope[14] => wb_aComp_factorMult:inst.datab[14]
envelope[15] => wb_aComp_factorMult:inst.datab[15]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component
clock => cntr_lhj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_lhj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_lhj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_lhj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_lhj:auto_generated.q[0]
q[1] <= cntr_lhj:auto_generated.q[1]
q[2] <= cntr_lhj:auto_generated.q[2]
q[3] <= cntr_lhj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_lhj:auto_generated
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2
output[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
result_TEST => wb_block_decoder:inst2.en
testBit[0] => wb_block_decoder:inst2.A[0]
testBit[1] => wb_block_decoder:inst2.A[1]
testBit[2] => wb_block_decoder:inst2.A[2]
testBit[3] => wb_block_decoder:inst2.A[3]
async_nreset => inst[15].ACLR
async_nreset => inst[14].ACLR
async_nreset => inst[13].ACLR
async_nreset => inst[12].ACLR
async_nreset => inst[11].ACLR
async_nreset => inst[10].ACLR
async_nreset => inst[9].ACLR
async_nreset => inst[8].ACLR
async_nreset => inst[7].ACLR
async_nreset => inst[6].ACLR
async_nreset => inst[5].ACLR
async_nreset => inst[4].ACLR
async_nreset => inst[3].ACLR
async_nreset => inst[2].ACLR
async_nreset => inst[1].ACLR
async_nreset => inst[0].ACLR
data => inst10.IN0
sync_reset => inst11.IN0
sync_reset => inst7[15].IN1
sync_reset => inst7[14].IN1
sync_reset => inst7[13].IN1
sync_reset => inst7[12].IN1
sync_reset => inst7[11].IN1
sync_reset => inst7[10].IN1
sync_reset => inst7[9].IN1
sync_reset => inst7[8].IN1
sync_reset => inst7[7].IN1
sync_reset => inst7[6].IN1
sync_reset => inst7[5].IN1
sync_reset => inst7[4].IN1
sync_reset => inst7[3].IN1
sync_reset => inst7[2].IN1
sync_reset => inst7[1].IN1
sync_reset => inst7[0].IN1
clk => inst[15].CLK
clk => inst[14].CLK
clk => inst[13].CLK
clk => inst[12].CLK
clk => inst[11].CLK
clk => inst[10].CLK
clk => inst[9].CLK
clk => inst[8].CLK
clk => inst[7].CLK
clk => inst[6].CLK
clk => inst[5].CLK
clk => inst[4].CLK
clk => inst[3].CLK
clk => inst[2].CLK
clk => inst[1].CLK
clk => inst[0].CLK


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2
A[0] => Equal0.IN4
A[0] => Equal1.IN5
A[0] => Equal2.IN3
A[0] => Equal3.IN5
A[0] => Equal4.IN3
A[0] => Equal5.IN5
A[0] => Equal6.IN2
A[0] => Equal7.IN5
A[0] => Equal8.IN3
A[0] => Equal9.IN5
A[0] => Equal10.IN2
A[0] => Equal11.IN5
A[0] => Equal12.IN2
A[0] => Equal13.IN5
A[0] => Equal14.IN1
A[0] => Equal15.IN5
A[1] => Equal0.IN3
A[1] => Equal1.IN3
A[1] => Equal2.IN5
A[1] => Equal3.IN4
A[1] => Equal4.IN2
A[1] => Equal5.IN2
A[1] => Equal6.IN5
A[1] => Equal7.IN4
A[1] => Equal8.IN2
A[1] => Equal9.IN2
A[1] => Equal10.IN5
A[1] => Equal11.IN4
A[1] => Equal12.IN1
A[1] => Equal13.IN1
A[1] => Equal14.IN5
A[1] => Equal15.IN4
A[2] => Equal0.IN2
A[2] => Equal1.IN2
A[2] => Equal2.IN2
A[2] => Equal3.IN2
A[2] => Equal4.IN5
A[2] => Equal5.IN4
A[2] => Equal6.IN4
A[2] => Equal7.IN3
A[2] => Equal8.IN1
A[2] => Equal9.IN1
A[2] => Equal10.IN1
A[2] => Equal11.IN1
A[2] => Equal12.IN5
A[2] => Equal13.IN4
A[2] => Equal14.IN4
A[2] => Equal15.IN3
A[3] => Equal0.IN1
A[3] => Equal1.IN1
A[3] => Equal2.IN1
A[3] => Equal3.IN1
A[3] => Equal4.IN1
A[3] => Equal5.IN1
A[3] => Equal6.IN1
A[3] => Equal7.IN1
A[3] => Equal8.IN5
A[3] => Equal9.IN4
A[3] => Equal10.IN4
A[3] => Equal11.IN3
A[3] => Equal12.IN4
A[3] => Equal13.IN3
A[3] => Equal14.IN3
A[3] => Equal15.IN2
Y[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
dataa[16] => lpm_compare:lpm_compare_component.dataa[16]
dataa[17] => lpm_compare:lpm_compare_component.dataa[17]
dataa[18] => lpm_compare:lpm_compare_component.dataa[18]
dataa[19] => lpm_compare:lpm_compare_component.dataa[19]
dataa[20] => lpm_compare:lpm_compare_component.dataa[20]
dataa[21] => lpm_compare:lpm_compare_component.dataa[21]
dataa[22] => lpm_compare:lpm_compare_component.dataa[22]
dataa[23] => lpm_compare:lpm_compare_component.dataa[23]
dataa[24] => lpm_compare:lpm_compare_component.dataa[24]
dataa[25] => lpm_compare:lpm_compare_component.dataa[25]
dataa[26] => lpm_compare:lpm_compare_component.dataa[26]
dataa[27] => lpm_compare:lpm_compare_component.dataa[27]
dataa[28] => lpm_compare:lpm_compare_component.dataa[28]
dataa[29] => lpm_compare:lpm_compare_component.dataa[29]
dataa[30] => lpm_compare:lpm_compare_component.dataa[30]
dataa[31] => lpm_compare:lpm_compare_component.dataa[31]
AleB <= lpm_compare:lpm_compare_component.AleB


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_vgj:auto_generated.dataa[0]
dataa[1] => cmpr_vgj:auto_generated.dataa[1]
dataa[2] => cmpr_vgj:auto_generated.dataa[2]
dataa[3] => cmpr_vgj:auto_generated.dataa[3]
dataa[4] => cmpr_vgj:auto_generated.dataa[4]
dataa[5] => cmpr_vgj:auto_generated.dataa[5]
dataa[6] => cmpr_vgj:auto_generated.dataa[6]
dataa[7] => cmpr_vgj:auto_generated.dataa[7]
dataa[8] => cmpr_vgj:auto_generated.dataa[8]
dataa[9] => cmpr_vgj:auto_generated.dataa[9]
dataa[10] => cmpr_vgj:auto_generated.dataa[10]
dataa[11] => cmpr_vgj:auto_generated.dataa[11]
dataa[12] => cmpr_vgj:auto_generated.dataa[12]
dataa[13] => cmpr_vgj:auto_generated.dataa[13]
dataa[14] => cmpr_vgj:auto_generated.dataa[14]
dataa[15] => cmpr_vgj:auto_generated.dataa[15]
dataa[16] => cmpr_vgj:auto_generated.dataa[16]
dataa[17] => cmpr_vgj:auto_generated.dataa[17]
dataa[18] => cmpr_vgj:auto_generated.dataa[18]
dataa[19] => cmpr_vgj:auto_generated.dataa[19]
dataa[20] => cmpr_vgj:auto_generated.dataa[20]
dataa[21] => cmpr_vgj:auto_generated.dataa[21]
dataa[22] => cmpr_vgj:auto_generated.dataa[22]
dataa[23] => cmpr_vgj:auto_generated.dataa[23]
dataa[24] => cmpr_vgj:auto_generated.dataa[24]
dataa[25] => cmpr_vgj:auto_generated.dataa[25]
dataa[26] => cmpr_vgj:auto_generated.dataa[26]
dataa[27] => cmpr_vgj:auto_generated.dataa[27]
dataa[28] => cmpr_vgj:auto_generated.dataa[28]
dataa[29] => cmpr_vgj:auto_generated.dataa[29]
dataa[30] => cmpr_vgj:auto_generated.dataa[30]
dataa[31] => cmpr_vgj:auto_generated.dataa[31]
datab[0] => cmpr_vgj:auto_generated.datab[0]
datab[1] => cmpr_vgj:auto_generated.datab[1]
datab[2] => cmpr_vgj:auto_generated.datab[2]
datab[3] => cmpr_vgj:auto_generated.datab[3]
datab[4] => cmpr_vgj:auto_generated.datab[4]
datab[5] => cmpr_vgj:auto_generated.datab[5]
datab[6] => cmpr_vgj:auto_generated.datab[6]
datab[7] => cmpr_vgj:auto_generated.datab[7]
datab[8] => cmpr_vgj:auto_generated.datab[8]
datab[9] => cmpr_vgj:auto_generated.datab[9]
datab[10] => cmpr_vgj:auto_generated.datab[10]
datab[11] => cmpr_vgj:auto_generated.datab[11]
datab[12] => cmpr_vgj:auto_generated.datab[12]
datab[13] => cmpr_vgj:auto_generated.datab[13]
datab[14] => cmpr_vgj:auto_generated.datab[14]
datab[15] => cmpr_vgj:auto_generated.datab[15]
datab[16] => cmpr_vgj:auto_generated.datab[16]
datab[17] => cmpr_vgj:auto_generated.datab[17]
datab[18] => cmpr_vgj:auto_generated.datab[18]
datab[19] => cmpr_vgj:auto_generated.datab[19]
datab[20] => cmpr_vgj:auto_generated.datab[20]
datab[21] => cmpr_vgj:auto_generated.datab[21]
datab[22] => cmpr_vgj:auto_generated.datab[22]
datab[23] => cmpr_vgj:auto_generated.datab[23]
datab[24] => cmpr_vgj:auto_generated.datab[24]
datab[25] => cmpr_vgj:auto_generated.datab[25]
datab[26] => cmpr_vgj:auto_generated.datab[26]
datab[27] => cmpr_vgj:auto_generated.datab[27]
datab[28] => cmpr_vgj:auto_generated.datab[28]
datab[29] => cmpr_vgj:auto_generated.datab[29]
datab[30] => cmpr_vgj:auto_generated.datab[30]
datab[31] => cmpr_vgj:auto_generated.datab[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_vgj:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_vgj:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN63
dataa[1] => _.IN0
dataa[1] => op_1.IN61
dataa[2] => _.IN0
dataa[2] => op_1.IN59
dataa[3] => _.IN0
dataa[3] => op_1.IN57
dataa[4] => _.IN0
dataa[4] => op_1.IN55
dataa[5] => _.IN0
dataa[5] => op_1.IN53
dataa[6] => _.IN0
dataa[6] => op_1.IN51
dataa[7] => _.IN0
dataa[7] => op_1.IN49
dataa[8] => _.IN0
dataa[8] => op_1.IN47
dataa[9] => _.IN0
dataa[9] => op_1.IN45
dataa[10] => _.IN0
dataa[10] => op_1.IN43
dataa[11] => _.IN0
dataa[11] => op_1.IN41
dataa[12] => _.IN0
dataa[12] => op_1.IN39
dataa[13] => _.IN0
dataa[13] => op_1.IN37
dataa[14] => _.IN0
dataa[14] => op_1.IN35
dataa[15] => _.IN0
dataa[15] => op_1.IN33
dataa[16] => _.IN0
dataa[16] => op_1.IN31
dataa[17] => _.IN0
dataa[17] => op_1.IN29
dataa[18] => _.IN0
dataa[18] => op_1.IN27
dataa[19] => _.IN0
dataa[19] => op_1.IN25
dataa[20] => _.IN0
dataa[20] => op_1.IN23
dataa[21] => _.IN0
dataa[21] => op_1.IN21
dataa[22] => _.IN0
dataa[22] => op_1.IN19
dataa[23] => _.IN0
dataa[23] => op_1.IN17
dataa[24] => _.IN0
dataa[24] => op_1.IN15
dataa[25] => _.IN0
dataa[25] => op_1.IN13
dataa[26] => _.IN0
dataa[26] => op_1.IN11
dataa[27] => _.IN0
dataa[27] => op_1.IN9
dataa[28] => _.IN0
dataa[28] => op_1.IN7
dataa[29] => _.IN0
dataa[29] => op_1.IN5
dataa[30] => _.IN0
dataa[30] => op_1.IN3
dataa[31] => _.IN0
dataa[31] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN64
datab[1] => _.IN1
datab[1] => op_1.IN62
datab[2] => _.IN1
datab[2] => op_1.IN60
datab[3] => _.IN1
datab[3] => op_1.IN58
datab[4] => _.IN1
datab[4] => op_1.IN56
datab[5] => _.IN1
datab[5] => op_1.IN54
datab[6] => _.IN1
datab[6] => op_1.IN52
datab[7] => _.IN1
datab[7] => op_1.IN50
datab[8] => _.IN1
datab[8] => op_1.IN48
datab[9] => _.IN1
datab[9] => op_1.IN46
datab[10] => _.IN1
datab[10] => op_1.IN44
datab[11] => _.IN1
datab[11] => op_1.IN42
datab[12] => _.IN1
datab[12] => op_1.IN40
datab[13] => _.IN1
datab[13] => op_1.IN38
datab[14] => _.IN1
datab[14] => op_1.IN36
datab[15] => _.IN1
datab[15] => op_1.IN34
datab[16] => _.IN1
datab[16] => op_1.IN32
datab[17] => _.IN1
datab[17] => op_1.IN30
datab[18] => _.IN1
datab[18] => op_1.IN28
datab[19] => _.IN1
datab[19] => op_1.IN26
datab[20] => _.IN1
datab[20] => op_1.IN24
datab[21] => _.IN1
datab[21] => op_1.IN22
datab[22] => _.IN1
datab[22] => op_1.IN20
datab[23] => _.IN1
datab[23] => op_1.IN18
datab[24] => _.IN1
datab[24] => op_1.IN16
datab[25] => _.IN1
datab[25] => op_1.IN14
datab[26] => _.IN1
datab[26] => op_1.IN12
datab[27] => _.IN1
datab[27] => op_1.IN10
datab[28] => _.IN1
datab[28] => op_1.IN8
datab[29] => _.IN1
datab[29] => op_1.IN6
datab[30] => _.IN1
datab[30] => op_1.IN4
datab[31] => _.IN1
datab[31] => op_1.IN2


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component
dataa[0] => mult_ofn:auto_generated.dataa[0]
dataa[1] => mult_ofn:auto_generated.dataa[1]
dataa[2] => mult_ofn:auto_generated.dataa[2]
dataa[3] => mult_ofn:auto_generated.dataa[3]
dataa[4] => mult_ofn:auto_generated.dataa[4]
dataa[5] => mult_ofn:auto_generated.dataa[5]
dataa[6] => mult_ofn:auto_generated.dataa[6]
dataa[7] => mult_ofn:auto_generated.dataa[7]
dataa[8] => mult_ofn:auto_generated.dataa[8]
dataa[9] => mult_ofn:auto_generated.dataa[9]
dataa[10] => mult_ofn:auto_generated.dataa[10]
dataa[11] => mult_ofn:auto_generated.dataa[11]
dataa[12] => mult_ofn:auto_generated.dataa[12]
dataa[13] => mult_ofn:auto_generated.dataa[13]
dataa[14] => mult_ofn:auto_generated.dataa[14]
dataa[15] => mult_ofn:auto_generated.dataa[15]
datab[0] => mult_ofn:auto_generated.datab[0]
datab[1] => mult_ofn:auto_generated.datab[1]
datab[2] => mult_ofn:auto_generated.datab[2]
datab[3] => mult_ofn:auto_generated.datab[3]
datab[4] => mult_ofn:auto_generated.datab[4]
datab[5] => mult_ofn:auto_generated.datab[5]
datab[6] => mult_ofn:auto_generated.datab[6]
datab[7] => mult_ofn:auto_generated.datab[7]
datab[8] => mult_ofn:auto_generated.datab[8]
datab[9] => mult_ofn:auto_generated.datab[9]
datab[10] => mult_ofn:auto_generated.datab[10]
datab[11] => mult_ofn:auto_generated.datab[11]
datab[12] => mult_ofn:auto_generated.datab[12]
datab[13] => mult_ofn:auto_generated.datab[13]
datab[14] => mult_ofn:auto_generated.datab[14]
datab[15] => mult_ofn:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_ofn:auto_generated.result[0]
result[1] <= mult_ofn:auto_generated.result[1]
result[2] <= mult_ofn:auto_generated.result[2]
result[3] <= mult_ofn:auto_generated.result[3]
result[4] <= mult_ofn:auto_generated.result[4]
result[5] <= mult_ofn:auto_generated.result[5]
result[6] <= mult_ofn:auto_generated.result[6]
result[7] <= mult_ofn:auto_generated.result[7]
result[8] <= mult_ofn:auto_generated.result[8]
result[9] <= mult_ofn:auto_generated.result[9]
result[10] <= mult_ofn:auto_generated.result[10]
result[11] <= mult_ofn:auto_generated.result[11]
result[12] <= mult_ofn:auto_generated.result[12]
result[13] <= mult_ofn:auto_generated.result[13]
result[14] <= mult_ofn:auto_generated.result[14]
result[15] <= mult_ofn:auto_generated.result[15]
result[16] <= mult_ofn:auto_generated.result[16]
result[17] <= mult_ofn:auto_generated.result[17]
result[18] <= mult_ofn:auto_generated.result[18]
result[19] <= mult_ofn:auto_generated.result[19]
result[20] <= mult_ofn:auto_generated.result[20]
result[21] <= mult_ofn:auto_generated.result[21]
result[22] <= mult_ofn:auto_generated.result[22]
result[23] <= mult_ofn:auto_generated.result[23]
result[24] <= mult_ofn:auto_generated.result[24]
result[25] <= mult_ofn:auto_generated.result[25]
result[26] <= mult_ofn:auto_generated.result[26]
result[27] <= mult_ofn:auto_generated.result[27]
result[28] <= mult_ofn:auto_generated.result[28]
result[29] <= mult_ofn:auto_generated.result[29]
result[30] <= mult_ofn:auto_generated.result[30]
result[31] <= mult_ofn:auto_generated.result[31]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_ofn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8
envelope[0] <= inst2[24].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= inst2[25].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= inst2[26].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= inst2[27].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= inst2[28].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= inst2[29].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= inst2[30].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= inst2[31].DB_MAX_OUTPUT_PORT_TYPE
envelope[8] <= inst2[32].DB_MAX_OUTPUT_PORT_TYPE
envelope[9] <= inst2[33].DB_MAX_OUTPUT_PORT_TYPE
envelope[10] <= inst2[34].DB_MAX_OUTPUT_PORT_TYPE
envelope[11] <= inst2[35].DB_MAX_OUTPUT_PORT_TYPE
envelope[12] <= inst2[36].DB_MAX_OUTPUT_PORT_TYPE
envelope[13] <= inst2[37].DB_MAX_OUTPUT_PORT_TYPE
envelope[14] <= inst2[38].DB_MAX_OUTPUT_PORT_TYPE
envelope[15] <= inst2[39].DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst2[39].ACLR
RESET_N => inst2[38].ACLR
RESET_N => inst2[37].ACLR
RESET_N => inst2[36].ACLR
RESET_N => inst2[35].ACLR
RESET_N => inst2[34].ACLR
RESET_N => inst2[33].ACLR
RESET_N => inst2[32].ACLR
RESET_N => inst2[31].ACLR
RESET_N => inst2[30].ACLR
RESET_N => inst2[29].ACLR
RESET_N => inst2[28].ACLR
RESET_N => inst2[27].ACLR
RESET_N => inst2[26].ACLR
RESET_N => inst2[25].ACLR
RESET_N => inst2[24].ACLR
RESET_N => inst2[23].ACLR
RESET_N => inst2[22].ACLR
RESET_N => inst2[21].ACLR
RESET_N => inst2[20].ACLR
RESET_N => inst2[19].ACLR
RESET_N => inst2[18].ACLR
RESET_N => inst2[17].ACLR
RESET_N => inst2[16].ACLR
RESET_N => inst2[15].ACLR
RESET_N => inst2[14].ACLR
RESET_N => inst2[13].ACLR
RESET_N => inst2[12].ACLR
RESET_N => inst2[11].ACLR
RESET_N => inst2[10].ACLR
RESET_N => inst2[9].ACLR
RESET_N => inst2[8].ACLR
RESET_N => inst2[7].ACLR
RESET_N => inst2[6].ACLR
RESET_N => inst2[5].ACLR
RESET_N => inst2[4].ACLR
RESET_N => inst2[3].ACLR
RESET_N => inst2[2].ACLR
RESET_N => inst2[1].ACLR
RESET_N => inst2[0].ACLR
reducationSpeed[0] => wb_aComp_valueReducer:inst1.redSpeed[0]
reducationSpeed[1] => wb_aComp_valueReducer:inst1.redSpeed[1]
reducationSpeed[2] => wb_aComp_valueReducer:inst1.redSpeed[2]
reducationSpeed[3] => wb_aComp_valueReducer:inst1.redSpeed[3]
DI[0] => wb_aComp_envComp:inst.datab[24]
DI[0] => 2-1-mux:inst9.data1[24]
DI[1] => wb_aComp_envComp:inst.datab[25]
DI[1] => 2-1-mux:inst9.data1[25]
DI[2] => wb_aComp_envComp:inst.datab[26]
DI[2] => 2-1-mux:inst9.data1[26]
DI[3] => wb_aComp_envComp:inst.datab[27]
DI[3] => 2-1-mux:inst9.data1[27]
DI[4] => wb_aComp_envComp:inst.datab[28]
DI[4] => 2-1-mux:inst9.data1[28]
DI[5] => wb_aComp_envComp:inst.datab[29]
DI[5] => 2-1-mux:inst9.data1[29]
DI[6] => wb_aComp_envComp:inst.datab[30]
DI[6] => 2-1-mux:inst9.data1[30]
DI[7] => wb_aComp_envComp:inst.datab[31]
DI[7] => 2-1-mux:inst9.data1[31]
DI[8] => wb_aComp_envComp:inst.datab[32]
DI[8] => 2-1-mux:inst9.data1[32]
DI[9] => wb_aComp_envComp:inst.datab[33]
DI[9] => 2-1-mux:inst9.data1[33]
DI[10] => wb_aComp_envComp:inst.datab[34]
DI[10] => 2-1-mux:inst9.data1[34]
DI[11] => wb_aComp_envComp:inst.datab[35]
DI[11] => 2-1-mux:inst9.data1[35]
DI[12] => wb_aComp_envComp:inst.datab[36]
DI[12] => 2-1-mux:inst9.data1[36]
DI[13] => wb_aComp_envComp:inst.datab[37]
DI[13] => 2-1-mux:inst9.data1[37]
DI[14] => wb_aComp_envComp:inst.datab[38]
DI[14] => 2-1-mux:inst9.data1[38]
DI[15] => wb_aComp_envComp:inst.datab[39]
DI[15] => 2-1-mux:inst9.data1[39]
CLK => inst2[39].CLK
CLK => inst2[38].CLK
CLK => inst2[37].CLK
CLK => inst2[36].CLK
CLK => inst2[35].CLK
CLK => inst2[34].CLK
CLK => inst2[33].CLK
CLK => inst2[32].CLK
CLK => inst2[31].CLK
CLK => inst2[30].CLK
CLK => inst2[29].CLK
CLK => inst2[28].CLK
CLK => inst2[27].CLK
CLK => inst2[26].CLK
CLK => inst2[25].CLK
CLK => inst2[24].CLK
CLK => inst2[23].CLK
CLK => inst2[22].CLK
CLK => inst2[21].CLK
CLK => inst2[20].CLK
CLK => inst2[19].CLK
CLK => inst2[18].CLK
CLK => inst2[17].CLK
CLK => inst2[16].CLK
CLK => inst2[15].CLK
CLK => inst2[14].CLK
CLK => inst2[13].CLK
CLK => inst2[12].CLK
CLK => inst2[11].CLK
CLK => inst2[10].CLK
CLK => inst2[9].CLK
CLK => inst2[8].CLK
CLK => inst2[7].CLK
CLK => inst2[6].CLK
CLK => inst2[5].CLK
CLK => inst2[4].CLK
CLK => inst2[3].CLK
CLK => inst2[2].CLK
CLK => inst2[1].CLK
CLK => inst2[0].CLK
store => inst2[39].ENA
store => inst2[38].ENA
store => inst2[37].ENA
store => inst2[36].ENA
store => inst2[35].ENA
store => inst2[34].ENA
store => inst2[33].ENA
store => inst2[32].ENA
store => inst2[31].ENA
store => inst2[30].ENA
store => inst2[29].ENA
store => inst2[28].ENA
store => inst2[27].ENA
store => inst2[26].ENA
store => inst2[25].ENA
store => inst2[24].ENA
store => inst2[23].ENA
store => inst2[22].ENA
store => inst2[21].ENA
store => inst2[20].ENA
store => inst2[19].ENA
store => inst2[18].ENA
store => inst2[17].ENA
store => inst2[16].ENA
store => inst2[15].ENA
store => inst2[14].ENA
store => inst2[13].ENA
store => inst2[12].ENA
store => inst2[11].ENA
store => inst2[10].ENA
store => inst2[9].ENA
store => inst2[8].ENA
store => inst2[7].ENA
store => inst2[6].ENA
store => inst2[5].ENA
store => inst2[4].ENA
store => inst2[3].ENA
store => inst2[2].ENA
store => inst2[1].ENA
store => inst2[0].ENA


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9
dataOut[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
dataOut[32] <= inst3[32].DB_MAX_OUTPUT_PORT_TYPE
dataOut[33] <= inst3[33].DB_MAX_OUTPUT_PORT_TYPE
dataOut[34] <= inst3[34].DB_MAX_OUTPUT_PORT_TYPE
dataOut[35] <= inst3[35].DB_MAX_OUTPUT_PORT_TYPE
dataOut[36] <= inst3[36].DB_MAX_OUTPUT_PORT_TYPE
dataOut[37] <= inst3[37].DB_MAX_OUTPUT_PORT_TYPE
dataOut[38] <= inst3[38].DB_MAX_OUTPUT_PORT_TYPE
dataOut[39] <= inst3[39].DB_MAX_OUTPUT_PORT_TYPE
data1[0] => inst2[0].IN0
data1[1] => inst2[1].IN0
data1[2] => inst2[2].IN0
data1[3] => inst2[3].IN0
data1[4] => inst2[4].IN0
data1[5] => inst2[5].IN0
data1[6] => inst2[6].IN0
data1[7] => inst2[7].IN0
data1[8] => inst2[8].IN0
data1[9] => inst2[9].IN0
data1[10] => inst2[10].IN0
data1[11] => inst2[11].IN0
data1[12] => inst2[12].IN0
data1[13] => inst2[13].IN0
data1[14] => inst2[14].IN0
data1[15] => inst2[15].IN0
data1[16] => inst2[16].IN0
data1[17] => inst2[17].IN0
data1[18] => inst2[18].IN0
data1[19] => inst2[19].IN0
data1[20] => inst2[20].IN0
data1[21] => inst2[21].IN0
data1[22] => inst2[22].IN0
data1[23] => inst2[23].IN0
data1[24] => inst2[24].IN0
data1[25] => inst2[25].IN0
data1[26] => inst2[26].IN0
data1[27] => inst2[27].IN0
data1[28] => inst2[28].IN0
data1[29] => inst2[29].IN0
data1[30] => inst2[30].IN0
data1[31] => inst2[31].IN0
data1[32] => inst2[32].IN0
data1[33] => inst2[33].IN0
data1[34] => inst2[34].IN0
data1[35] => inst2[35].IN0
data1[36] => inst2[36].IN0
data1[37] => inst2[37].IN0
data1[38] => inst2[38].IN0
data1[39] => inst2[39].IN0
sel => inst2[39].IN1
sel => inst2[38].IN1
sel => inst2[37].IN1
sel => inst2[36].IN1
sel => inst2[35].IN1
sel => inst2[34].IN1
sel => inst2[33].IN1
sel => inst2[32].IN1
sel => inst2[31].IN1
sel => inst2[30].IN1
sel => inst2[29].IN1
sel => inst2[28].IN1
sel => inst2[27].IN1
sel => inst2[26].IN1
sel => inst2[25].IN1
sel => inst2[24].IN1
sel => inst2[23].IN1
sel => inst2[22].IN1
sel => inst2[21].IN1
sel => inst2[20].IN1
sel => inst2[19].IN1
sel => inst2[18].IN1
sel => inst2[17].IN1
sel => inst2[16].IN1
sel => inst2[15].IN1
sel => inst2[14].IN1
sel => inst2[13].IN1
sel => inst2[12].IN1
sel => inst2[11].IN1
sel => inst2[10].IN1
sel => inst2[9].IN1
sel => inst2[8].IN1
sel => inst2[7].IN1
sel => inst2[6].IN1
sel => inst2[5].IN1
sel => inst2[4].IN1
sel => inst2[3].IN1
sel => inst2[2].IN1
sel => inst2[1].IN1
sel => inst2[0].IN1
sel => inst1.IN0
data0[0] => inst[0].IN0
data0[1] => inst[1].IN0
data0[2] => inst[2].IN0
data0[3] => inst[3].IN0
data0[4] => inst[4].IN0
data0[5] => inst[5].IN0
data0[6] => inst[6].IN0
data0[7] => inst[7].IN0
data0[8] => inst[8].IN0
data0[9] => inst[9].IN0
data0[10] => inst[10].IN0
data0[11] => inst[11].IN0
data0[12] => inst[12].IN0
data0[13] => inst[13].IN0
data0[14] => inst[14].IN0
data0[15] => inst[15].IN0
data0[16] => inst[16].IN0
data0[17] => inst[17].IN0
data0[18] => inst[18].IN0
data0[19] => inst[19].IN0
data0[20] => inst[20].IN0
data0[21] => inst[21].IN0
data0[22] => inst[22].IN0
data0[23] => inst[23].IN0
data0[24] => inst[24].IN0
data0[25] => inst[25].IN0
data0[26] => inst[26].IN0
data0[27] => inst[27].IN0
data0[28] => inst[28].IN0
data0[29] => inst[29].IN0
data0[30] => inst[30].IN0
data0[31] => inst[31].IN0
data0[32] => inst[32].IN0
data0[33] => inst[33].IN0
data0[34] => inst[34].IN0
data0[35] => inst[35].IN0
data0[36] => inst[36].IN0
data0[37] => inst[37].IN0
data0[38] => inst[38].IN0
data0[39] => inst[39].IN0


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
dataa[16] => lpm_compare:lpm_compare_component.dataa[16]
dataa[17] => lpm_compare:lpm_compare_component.dataa[17]
dataa[18] => lpm_compare:lpm_compare_component.dataa[18]
dataa[19] => lpm_compare:lpm_compare_component.dataa[19]
dataa[20] => lpm_compare:lpm_compare_component.dataa[20]
dataa[21] => lpm_compare:lpm_compare_component.dataa[21]
dataa[22] => lpm_compare:lpm_compare_component.dataa[22]
dataa[23] => lpm_compare:lpm_compare_component.dataa[23]
dataa[24] => lpm_compare:lpm_compare_component.dataa[24]
dataa[25] => lpm_compare:lpm_compare_component.dataa[25]
dataa[26] => lpm_compare:lpm_compare_component.dataa[26]
dataa[27] => lpm_compare:lpm_compare_component.dataa[27]
dataa[28] => lpm_compare:lpm_compare_component.dataa[28]
dataa[29] => lpm_compare:lpm_compare_component.dataa[29]
dataa[30] => lpm_compare:lpm_compare_component.dataa[30]
dataa[31] => lpm_compare:lpm_compare_component.dataa[31]
dataa[32] => lpm_compare:lpm_compare_component.dataa[32]
dataa[33] => lpm_compare:lpm_compare_component.dataa[33]
dataa[34] => lpm_compare:lpm_compare_component.dataa[34]
dataa[35] => lpm_compare:lpm_compare_component.dataa[35]
dataa[36] => lpm_compare:lpm_compare_component.dataa[36]
dataa[37] => lpm_compare:lpm_compare_component.dataa[37]
dataa[38] => lpm_compare:lpm_compare_component.dataa[38]
dataa[39] => lpm_compare:lpm_compare_component.dataa[39]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
datab[16] => lpm_compare:lpm_compare_component.datab[16]
datab[17] => lpm_compare:lpm_compare_component.datab[17]
datab[18] => lpm_compare:lpm_compare_component.datab[18]
datab[19] => lpm_compare:lpm_compare_component.datab[19]
datab[20] => lpm_compare:lpm_compare_component.datab[20]
datab[21] => lpm_compare:lpm_compare_component.datab[21]
datab[22] => lpm_compare:lpm_compare_component.datab[22]
datab[23] => lpm_compare:lpm_compare_component.datab[23]
datab[24] => lpm_compare:lpm_compare_component.datab[24]
datab[25] => lpm_compare:lpm_compare_component.datab[25]
datab[26] => lpm_compare:lpm_compare_component.datab[26]
datab[27] => lpm_compare:lpm_compare_component.datab[27]
datab[28] => lpm_compare:lpm_compare_component.datab[28]
datab[29] => lpm_compare:lpm_compare_component.datab[29]
datab[30] => lpm_compare:lpm_compare_component.datab[30]
datab[31] => lpm_compare:lpm_compare_component.datab[31]
datab[32] => lpm_compare:lpm_compare_component.datab[32]
datab[33] => lpm_compare:lpm_compare_component.datab[33]
datab[34] => lpm_compare:lpm_compare_component.datab[34]
datab[35] => lpm_compare:lpm_compare_component.datab[35]
datab[36] => lpm_compare:lpm_compare_component.datab[36]
datab[37] => lpm_compare:lpm_compare_component.datab[37]
datab[38] => lpm_compare:lpm_compare_component.datab[38]
datab[39] => lpm_compare:lpm_compare_component.datab[39]
AlB <= lpm_compare:lpm_compare_component.AlB


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ing:auto_generated.dataa[0]
dataa[1] => cmpr_ing:auto_generated.dataa[1]
dataa[2] => cmpr_ing:auto_generated.dataa[2]
dataa[3] => cmpr_ing:auto_generated.dataa[3]
dataa[4] => cmpr_ing:auto_generated.dataa[4]
dataa[5] => cmpr_ing:auto_generated.dataa[5]
dataa[6] => cmpr_ing:auto_generated.dataa[6]
dataa[7] => cmpr_ing:auto_generated.dataa[7]
dataa[8] => cmpr_ing:auto_generated.dataa[8]
dataa[9] => cmpr_ing:auto_generated.dataa[9]
dataa[10] => cmpr_ing:auto_generated.dataa[10]
dataa[11] => cmpr_ing:auto_generated.dataa[11]
dataa[12] => cmpr_ing:auto_generated.dataa[12]
dataa[13] => cmpr_ing:auto_generated.dataa[13]
dataa[14] => cmpr_ing:auto_generated.dataa[14]
dataa[15] => cmpr_ing:auto_generated.dataa[15]
dataa[16] => cmpr_ing:auto_generated.dataa[16]
dataa[17] => cmpr_ing:auto_generated.dataa[17]
dataa[18] => cmpr_ing:auto_generated.dataa[18]
dataa[19] => cmpr_ing:auto_generated.dataa[19]
dataa[20] => cmpr_ing:auto_generated.dataa[20]
dataa[21] => cmpr_ing:auto_generated.dataa[21]
dataa[22] => cmpr_ing:auto_generated.dataa[22]
dataa[23] => cmpr_ing:auto_generated.dataa[23]
dataa[24] => cmpr_ing:auto_generated.dataa[24]
dataa[25] => cmpr_ing:auto_generated.dataa[25]
dataa[26] => cmpr_ing:auto_generated.dataa[26]
dataa[27] => cmpr_ing:auto_generated.dataa[27]
dataa[28] => cmpr_ing:auto_generated.dataa[28]
dataa[29] => cmpr_ing:auto_generated.dataa[29]
dataa[30] => cmpr_ing:auto_generated.dataa[30]
dataa[31] => cmpr_ing:auto_generated.dataa[31]
dataa[32] => cmpr_ing:auto_generated.dataa[32]
dataa[33] => cmpr_ing:auto_generated.dataa[33]
dataa[34] => cmpr_ing:auto_generated.dataa[34]
dataa[35] => cmpr_ing:auto_generated.dataa[35]
dataa[36] => cmpr_ing:auto_generated.dataa[36]
dataa[37] => cmpr_ing:auto_generated.dataa[37]
dataa[38] => cmpr_ing:auto_generated.dataa[38]
dataa[39] => cmpr_ing:auto_generated.dataa[39]
datab[0] => cmpr_ing:auto_generated.datab[0]
datab[1] => cmpr_ing:auto_generated.datab[1]
datab[2] => cmpr_ing:auto_generated.datab[2]
datab[3] => cmpr_ing:auto_generated.datab[3]
datab[4] => cmpr_ing:auto_generated.datab[4]
datab[5] => cmpr_ing:auto_generated.datab[5]
datab[6] => cmpr_ing:auto_generated.datab[6]
datab[7] => cmpr_ing:auto_generated.datab[7]
datab[8] => cmpr_ing:auto_generated.datab[8]
datab[9] => cmpr_ing:auto_generated.datab[9]
datab[10] => cmpr_ing:auto_generated.datab[10]
datab[11] => cmpr_ing:auto_generated.datab[11]
datab[12] => cmpr_ing:auto_generated.datab[12]
datab[13] => cmpr_ing:auto_generated.datab[13]
datab[14] => cmpr_ing:auto_generated.datab[14]
datab[15] => cmpr_ing:auto_generated.datab[15]
datab[16] => cmpr_ing:auto_generated.datab[16]
datab[17] => cmpr_ing:auto_generated.datab[17]
datab[18] => cmpr_ing:auto_generated.datab[18]
datab[19] => cmpr_ing:auto_generated.datab[19]
datab[20] => cmpr_ing:auto_generated.datab[20]
datab[21] => cmpr_ing:auto_generated.datab[21]
datab[22] => cmpr_ing:auto_generated.datab[22]
datab[23] => cmpr_ing:auto_generated.datab[23]
datab[24] => cmpr_ing:auto_generated.datab[24]
datab[25] => cmpr_ing:auto_generated.datab[25]
datab[26] => cmpr_ing:auto_generated.datab[26]
datab[27] => cmpr_ing:auto_generated.datab[27]
datab[28] => cmpr_ing:auto_generated.datab[28]
datab[29] => cmpr_ing:auto_generated.datab[29]
datab[30] => cmpr_ing:auto_generated.datab[30]
datab[31] => cmpr_ing:auto_generated.datab[31]
datab[32] => cmpr_ing:auto_generated.datab[32]
datab[33] => cmpr_ing:auto_generated.datab[33]
datab[34] => cmpr_ing:auto_generated.datab[34]
datab[35] => cmpr_ing:auto_generated.datab[35]
datab[36] => cmpr_ing:auto_generated.datab[36]
datab[37] => cmpr_ing:auto_generated.datab[37]
datab[38] => cmpr_ing:auto_generated.datab[38]
datab[39] => cmpr_ing:auto_generated.datab[39]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_ing:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_ing:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN79
dataa[1] => op_1.IN77
dataa[2] => op_1.IN75
dataa[3] => op_1.IN73
dataa[4] => op_1.IN71
dataa[5] => op_1.IN69
dataa[6] => op_1.IN67
dataa[7] => op_1.IN65
dataa[8] => op_1.IN63
dataa[9] => op_1.IN61
dataa[10] => op_1.IN59
dataa[11] => op_1.IN57
dataa[12] => op_1.IN55
dataa[13] => op_1.IN53
dataa[14] => op_1.IN51
dataa[15] => op_1.IN49
dataa[16] => op_1.IN47
dataa[17] => op_1.IN45
dataa[18] => op_1.IN43
dataa[19] => op_1.IN41
dataa[20] => op_1.IN39
dataa[21] => op_1.IN37
dataa[22] => op_1.IN35
dataa[23] => op_1.IN33
dataa[24] => op_1.IN31
dataa[25] => op_1.IN29
dataa[26] => op_1.IN27
dataa[27] => op_1.IN25
dataa[28] => op_1.IN23
dataa[29] => op_1.IN21
dataa[30] => op_1.IN19
dataa[31] => op_1.IN17
dataa[32] => op_1.IN15
dataa[33] => op_1.IN13
dataa[34] => op_1.IN11
dataa[35] => op_1.IN9
dataa[36] => op_1.IN7
dataa[37] => op_1.IN5
dataa[38] => op_1.IN3
dataa[39] => op_1.IN1
datab[0] => op_1.IN80
datab[1] => op_1.IN78
datab[2] => op_1.IN76
datab[3] => op_1.IN74
datab[4] => op_1.IN72
datab[5] => op_1.IN70
datab[6] => op_1.IN68
datab[7] => op_1.IN66
datab[8] => op_1.IN64
datab[9] => op_1.IN62
datab[10] => op_1.IN60
datab[11] => op_1.IN58
datab[12] => op_1.IN56
datab[13] => op_1.IN54
datab[14] => op_1.IN52
datab[15] => op_1.IN50
datab[16] => op_1.IN48
datab[17] => op_1.IN46
datab[18] => op_1.IN44
datab[19] => op_1.IN42
datab[20] => op_1.IN40
datab[21] => op_1.IN38
datab[22] => op_1.IN36
datab[23] => op_1.IN34
datab[24] => op_1.IN32
datab[25] => op_1.IN30
datab[26] => op_1.IN28
datab[27] => op_1.IN26
datab[28] => op_1.IN24
datab[29] => op_1.IN22
datab[30] => op_1.IN20
datab[31] => op_1.IN18
datab[32] => op_1.IN16
datab[33] => op_1.IN14
datab[34] => op_1.IN12
datab[35] => op_1.IN10
datab[36] => op_1.IN8
datab[37] => op_1.IN6
datab[38] => op_1.IN4
datab[39] => op_1.IN2


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1
redOldValue[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[32] <= inst10[32].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[33] <= inst10[33].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[34] <= inst10[34].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[35] <= inst10[35].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[36] <= inst10[36].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[37] <= inst10[37].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[38] <= inst10[38].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[39] <= inst10[39].DB_MAX_OUTPUT_PORT_TYPE
oldValue[0] => wb_aComp_envShapeSub:inst7.dataa[0]
oldValue[1] => wb_aComp_envShapeSub:inst7.dataa[1]
oldValue[2] => wb_aComp_envShapeSub:inst7.dataa[2]
oldValue[3] => wb_aComp_envShapeSub:inst7.dataa[3]
oldValue[4] => wb_aComp_envShapeSub:inst7.dataa[4]
oldValue[5] => wb_aComp_envShapeSub:inst7.dataa[5]
oldValue[6] => wb_aComp_envShapeSub:inst7.dataa[6]
oldValue[7] => wb_aComp_envShapeSub:inst7.dataa[7]
oldValue[8] => wb_aComp_envShapeSub:inst7.dataa[8]
oldValue[9] => wb_aComp_envShapeSub:inst7.dataa[9]
oldValue[10] => wb_aComp_envShapeSub:inst7.dataa[10]
oldValue[11] => wb_aComp_envShapeSub:inst7.dataa[11]
oldValue[12] => wb_aComp_envShapeSub:inst7.dataa[12]
oldValue[13] => wb_aComp_envShapeSub:inst7.dataa[13]
oldValue[14] => wb_aComp_envShapeSub:inst7.dataa[14]
oldValue[15] => wb_aComp_envShapeSub:inst7.dataa[15]
oldValue[16] => wb_aComp_envShapeSub:inst7.dataa[16]
oldValue[16] => wb_aComp_envShapeMult:inst6.datab[0]
oldValue[17] => wb_aComp_envShapeSub:inst7.dataa[17]
oldValue[17] => wb_aComp_envShapeMult:inst6.datab[1]
oldValue[18] => wb_aComp_envShapeSub:inst7.dataa[18]
oldValue[18] => wb_aComp_envShapeMult:inst6.datab[2]
oldValue[19] => wb_aComp_envShapeSub:inst7.dataa[19]
oldValue[19] => wb_aComp_envShapeMult:inst6.datab[3]
oldValue[20] => wb_aComp_envShapeSub:inst7.dataa[20]
oldValue[20] => wb_aComp_envShapeMult:inst6.datab[4]
oldValue[21] => wb_aComp_envShapeSub:inst7.dataa[21]
oldValue[21] => wb_aComp_envShapeMult:inst6.datab[5]
oldValue[22] => wb_aComp_envShapeSub:inst7.dataa[22]
oldValue[22] => wb_aComp_envShapeMult:inst6.datab[6]
oldValue[23] => wb_aComp_envShapeSub:inst7.dataa[23]
oldValue[23] => wb_aComp_envShapeMult:inst6.datab[7]
oldValue[24] => wb_aComp_envShapeSub:inst7.dataa[24]
oldValue[24] => wb_aComp_envShapeMult:inst6.datab[8]
oldValue[25] => wb_aComp_envShapeSub:inst7.dataa[25]
oldValue[25] => wb_aComp_envShapeMult:inst6.datab[9]
oldValue[26] => wb_aComp_envShapeSub:inst7.dataa[26]
oldValue[26] => wb_aComp_envShapeMult:inst6.datab[10]
oldValue[27] => wb_aComp_envShapeSub:inst7.dataa[27]
oldValue[27] => wb_aComp_envShapeMult:inst6.datab[11]
oldValue[28] => wb_aComp_envShapeSub:inst7.dataa[28]
oldValue[28] => wb_aComp_envShapeMult:inst6.datab[12]
oldValue[29] => wb_aComp_envShapeSub:inst7.dataa[29]
oldValue[29] => wb_aComp_envShapeMult:inst6.datab[13]
oldValue[30] => wb_aComp_envShapeSub:inst7.dataa[30]
oldValue[30] => wb_aComp_envShapeMult:inst6.datab[14]
oldValue[31] => wb_aComp_envShapeSub:inst7.dataa[31]
oldValue[31] => wb_aComp_envShapeMult:inst6.datab[15]
oldValue[32] => wb_aComp_envShapeSub:inst7.dataa[32]
oldValue[32] => wb_aComp_envShapeMult:inst6.datab[16]
oldValue[33] => wb_aComp_envShapeSub:inst7.dataa[33]
oldValue[33] => wb_aComp_envShapeMult:inst6.datab[17]
oldValue[34] => wb_aComp_envShapeSub:inst7.dataa[34]
oldValue[34] => wb_aComp_envShapeMult:inst6.datab[18]
oldValue[35] => wb_aComp_envShapeSub:inst7.dataa[35]
oldValue[35] => wb_aComp_envShapeMult:inst6.datab[19]
oldValue[36] => wb_aComp_envShapeSub:inst7.dataa[36]
oldValue[36] => wb_aComp_envShapeMult:inst6.datab[20]
oldValue[37] => wb_aComp_envShapeSub:inst7.dataa[37]
oldValue[37] => wb_aComp_envShapeMult:inst6.datab[21]
oldValue[38] => wb_aComp_envShapeSub:inst7.dataa[38]
oldValue[38] => wb_aComp_envShapeMult:inst6.datab[22]
oldValue[39] => wb_aComp_envShapeSub:inst7.dataa[39]
oldValue[39] => wb_aComp_envShapeMult:inst6.datab[23]
redSpeed[0] => lpm_decode0:inst.data[0]
redSpeed[1] => lpm_decode0:inst.data[1]
redSpeed[2] => lpm_decode0:inst.data[2]
redSpeed[3] => lpm_decode0:inst.data[3]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
dataa[32] => lpm_add_sub:lpm_add_sub_component.dataa[32]
dataa[33] => lpm_add_sub:lpm_add_sub_component.dataa[33]
dataa[34] => lpm_add_sub:lpm_add_sub_component.dataa[34]
dataa[35] => lpm_add_sub:lpm_add_sub_component.dataa[35]
dataa[36] => lpm_add_sub:lpm_add_sub_component.dataa[36]
dataa[37] => lpm_add_sub:lpm_add_sub_component.dataa[37]
dataa[38] => lpm_add_sub:lpm_add_sub_component.dataa[38]
dataa[39] => lpm_add_sub:lpm_add_sub_component.dataa[39]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
datab[32] => lpm_add_sub:lpm_add_sub_component.datab[32]
datab[33] => lpm_add_sub:lpm_add_sub_component.datab[33]
datab[34] => lpm_add_sub:lpm_add_sub_component.datab[34]
datab[35] => lpm_add_sub:lpm_add_sub_component.datab[35]
datab[36] => lpm_add_sub:lpm_add_sub_component.datab[36]
datab[37] => lpm_add_sub:lpm_add_sub_component.datab[37]
datab[38] => lpm_add_sub:lpm_add_sub_component.datab[38]
datab[39] => lpm_add_sub:lpm_add_sub_component.datab[39]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]
result[32] <= lpm_add_sub:lpm_add_sub_component.result[32]
result[33] <= lpm_add_sub:lpm_add_sub_component.result[33]
result[34] <= lpm_add_sub:lpm_add_sub_component.result[34]
result[35] <= lpm_add_sub:lpm_add_sub_component.result[35]
result[36] <= lpm_add_sub:lpm_add_sub_component.result[36]
result[37] <= lpm_add_sub:lpm_add_sub_component.result[37]
result[38] <= lpm_add_sub:lpm_add_sub_component.result[38]
result[39] <= lpm_add_sub:lpm_add_sub_component.result[39]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_6ai:auto_generated.dataa[0]
dataa[1] => add_sub_6ai:auto_generated.dataa[1]
dataa[2] => add_sub_6ai:auto_generated.dataa[2]
dataa[3] => add_sub_6ai:auto_generated.dataa[3]
dataa[4] => add_sub_6ai:auto_generated.dataa[4]
dataa[5] => add_sub_6ai:auto_generated.dataa[5]
dataa[6] => add_sub_6ai:auto_generated.dataa[6]
dataa[7] => add_sub_6ai:auto_generated.dataa[7]
dataa[8] => add_sub_6ai:auto_generated.dataa[8]
dataa[9] => add_sub_6ai:auto_generated.dataa[9]
dataa[10] => add_sub_6ai:auto_generated.dataa[10]
dataa[11] => add_sub_6ai:auto_generated.dataa[11]
dataa[12] => add_sub_6ai:auto_generated.dataa[12]
dataa[13] => add_sub_6ai:auto_generated.dataa[13]
dataa[14] => add_sub_6ai:auto_generated.dataa[14]
dataa[15] => add_sub_6ai:auto_generated.dataa[15]
dataa[16] => add_sub_6ai:auto_generated.dataa[16]
dataa[17] => add_sub_6ai:auto_generated.dataa[17]
dataa[18] => add_sub_6ai:auto_generated.dataa[18]
dataa[19] => add_sub_6ai:auto_generated.dataa[19]
dataa[20] => add_sub_6ai:auto_generated.dataa[20]
dataa[21] => add_sub_6ai:auto_generated.dataa[21]
dataa[22] => add_sub_6ai:auto_generated.dataa[22]
dataa[23] => add_sub_6ai:auto_generated.dataa[23]
dataa[24] => add_sub_6ai:auto_generated.dataa[24]
dataa[25] => add_sub_6ai:auto_generated.dataa[25]
dataa[26] => add_sub_6ai:auto_generated.dataa[26]
dataa[27] => add_sub_6ai:auto_generated.dataa[27]
dataa[28] => add_sub_6ai:auto_generated.dataa[28]
dataa[29] => add_sub_6ai:auto_generated.dataa[29]
dataa[30] => add_sub_6ai:auto_generated.dataa[30]
dataa[31] => add_sub_6ai:auto_generated.dataa[31]
dataa[32] => add_sub_6ai:auto_generated.dataa[32]
dataa[33] => add_sub_6ai:auto_generated.dataa[33]
dataa[34] => add_sub_6ai:auto_generated.dataa[34]
dataa[35] => add_sub_6ai:auto_generated.dataa[35]
dataa[36] => add_sub_6ai:auto_generated.dataa[36]
dataa[37] => add_sub_6ai:auto_generated.dataa[37]
dataa[38] => add_sub_6ai:auto_generated.dataa[38]
dataa[39] => add_sub_6ai:auto_generated.dataa[39]
datab[0] => add_sub_6ai:auto_generated.datab[0]
datab[1] => add_sub_6ai:auto_generated.datab[1]
datab[2] => add_sub_6ai:auto_generated.datab[2]
datab[3] => add_sub_6ai:auto_generated.datab[3]
datab[4] => add_sub_6ai:auto_generated.datab[4]
datab[5] => add_sub_6ai:auto_generated.datab[5]
datab[6] => add_sub_6ai:auto_generated.datab[6]
datab[7] => add_sub_6ai:auto_generated.datab[7]
datab[8] => add_sub_6ai:auto_generated.datab[8]
datab[9] => add_sub_6ai:auto_generated.datab[9]
datab[10] => add_sub_6ai:auto_generated.datab[10]
datab[11] => add_sub_6ai:auto_generated.datab[11]
datab[12] => add_sub_6ai:auto_generated.datab[12]
datab[13] => add_sub_6ai:auto_generated.datab[13]
datab[14] => add_sub_6ai:auto_generated.datab[14]
datab[15] => add_sub_6ai:auto_generated.datab[15]
datab[16] => add_sub_6ai:auto_generated.datab[16]
datab[17] => add_sub_6ai:auto_generated.datab[17]
datab[18] => add_sub_6ai:auto_generated.datab[18]
datab[19] => add_sub_6ai:auto_generated.datab[19]
datab[20] => add_sub_6ai:auto_generated.datab[20]
datab[21] => add_sub_6ai:auto_generated.datab[21]
datab[22] => add_sub_6ai:auto_generated.datab[22]
datab[23] => add_sub_6ai:auto_generated.datab[23]
datab[24] => add_sub_6ai:auto_generated.datab[24]
datab[25] => add_sub_6ai:auto_generated.datab[25]
datab[26] => add_sub_6ai:auto_generated.datab[26]
datab[27] => add_sub_6ai:auto_generated.datab[27]
datab[28] => add_sub_6ai:auto_generated.datab[28]
datab[29] => add_sub_6ai:auto_generated.datab[29]
datab[30] => add_sub_6ai:auto_generated.datab[30]
datab[31] => add_sub_6ai:auto_generated.datab[31]
datab[32] => add_sub_6ai:auto_generated.datab[32]
datab[33] => add_sub_6ai:auto_generated.datab[33]
datab[34] => add_sub_6ai:auto_generated.datab[34]
datab[35] => add_sub_6ai:auto_generated.datab[35]
datab[36] => add_sub_6ai:auto_generated.datab[36]
datab[37] => add_sub_6ai:auto_generated.datab[37]
datab[38] => add_sub_6ai:auto_generated.datab[38]
datab[39] => add_sub_6ai:auto_generated.datab[39]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6ai:auto_generated.result[0]
result[1] <= add_sub_6ai:auto_generated.result[1]
result[2] <= add_sub_6ai:auto_generated.result[2]
result[3] <= add_sub_6ai:auto_generated.result[3]
result[4] <= add_sub_6ai:auto_generated.result[4]
result[5] <= add_sub_6ai:auto_generated.result[5]
result[6] <= add_sub_6ai:auto_generated.result[6]
result[7] <= add_sub_6ai:auto_generated.result[7]
result[8] <= add_sub_6ai:auto_generated.result[8]
result[9] <= add_sub_6ai:auto_generated.result[9]
result[10] <= add_sub_6ai:auto_generated.result[10]
result[11] <= add_sub_6ai:auto_generated.result[11]
result[12] <= add_sub_6ai:auto_generated.result[12]
result[13] <= add_sub_6ai:auto_generated.result[13]
result[14] <= add_sub_6ai:auto_generated.result[14]
result[15] <= add_sub_6ai:auto_generated.result[15]
result[16] <= add_sub_6ai:auto_generated.result[16]
result[17] <= add_sub_6ai:auto_generated.result[17]
result[18] <= add_sub_6ai:auto_generated.result[18]
result[19] <= add_sub_6ai:auto_generated.result[19]
result[20] <= add_sub_6ai:auto_generated.result[20]
result[21] <= add_sub_6ai:auto_generated.result[21]
result[22] <= add_sub_6ai:auto_generated.result[22]
result[23] <= add_sub_6ai:auto_generated.result[23]
result[24] <= add_sub_6ai:auto_generated.result[24]
result[25] <= add_sub_6ai:auto_generated.result[25]
result[26] <= add_sub_6ai:auto_generated.result[26]
result[27] <= add_sub_6ai:auto_generated.result[27]
result[28] <= add_sub_6ai:auto_generated.result[28]
result[29] <= add_sub_6ai:auto_generated.result[29]
result[30] <= add_sub_6ai:auto_generated.result[30]
result[31] <= add_sub_6ai:auto_generated.result[31]
result[32] <= add_sub_6ai:auto_generated.result[32]
result[33] <= add_sub_6ai:auto_generated.result[33]
result[34] <= add_sub_6ai:auto_generated.result[34]
result[35] <= add_sub_6ai:auto_generated.result[35]
result[36] <= add_sub_6ai:auto_generated.result[36]
result[37] <= add_sub_6ai:auto_generated.result[37]
result[38] <= add_sub_6ai:auto_generated.result[38]
result[39] <= add_sub_6ai:auto_generated.result[39]
cout <= add_sub_6ai:auto_generated.cout
overflow <= <GND>


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_6ai:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN81
dataa[1] => op_1.IN79
dataa[2] => op_1.IN77
dataa[3] => op_1.IN75
dataa[4] => op_1.IN73
dataa[5] => op_1.IN71
dataa[6] => op_1.IN69
dataa[7] => op_1.IN67
dataa[8] => op_1.IN65
dataa[9] => op_1.IN63
dataa[10] => op_1.IN61
dataa[11] => op_1.IN59
dataa[12] => op_1.IN57
dataa[13] => op_1.IN55
dataa[14] => op_1.IN53
dataa[15] => op_1.IN51
dataa[16] => op_1.IN49
dataa[17] => op_1.IN47
dataa[18] => op_1.IN45
dataa[19] => op_1.IN43
dataa[20] => op_1.IN41
dataa[21] => op_1.IN39
dataa[22] => op_1.IN37
dataa[23] => op_1.IN35
dataa[24] => op_1.IN33
dataa[25] => op_1.IN31
dataa[26] => op_1.IN29
dataa[27] => op_1.IN27
dataa[28] => op_1.IN25
dataa[29] => op_1.IN23
dataa[30] => op_1.IN21
dataa[31] => op_1.IN19
dataa[32] => op_1.IN17
dataa[33] => op_1.IN15
dataa[34] => op_1.IN13
dataa[35] => op_1.IN11
dataa[36] => op_1.IN9
dataa[37] => op_1.IN7
dataa[38] => op_1.IN5
dataa[39] => op_1.IN3
datab[0] => op_1.IN82
datab[1] => op_1.IN80
datab[2] => op_1.IN78
datab[3] => op_1.IN76
datab[4] => op_1.IN74
datab[5] => op_1.IN72
datab[6] => op_1.IN70
datab[7] => op_1.IN68
datab[8] => op_1.IN66
datab[9] => op_1.IN64
datab[10] => op_1.IN62
datab[11] => op_1.IN60
datab[12] => op_1.IN58
datab[13] => op_1.IN56
datab[14] => op_1.IN54
datab[15] => op_1.IN52
datab[16] => op_1.IN50
datab[17] => op_1.IN48
datab[18] => op_1.IN46
datab[19] => op_1.IN44
datab[20] => op_1.IN42
datab[21] => op_1.IN40
datab[22] => op_1.IN38
datab[23] => op_1.IN36
datab[24] => op_1.IN34
datab[25] => op_1.IN32
datab[26] => op_1.IN30
datab[27] => op_1.IN28
datab[28] => op_1.IN26
datab[29] => op_1.IN24
datab[30] => op_1.IN22
datab[31] => op_1.IN20
datab[32] => op_1.IN18
datab[33] => op_1.IN16
datab[34] => op_1.IN14
datab[35] => op_1.IN12
datab[36] => op_1.IN10
datab[37] => op_1.IN8
datab[38] => op_1.IN6
datab[39] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component
dataa[0] => mult_mfn:auto_generated.dataa[0]
dataa[1] => mult_mfn:auto_generated.dataa[1]
dataa[2] => mult_mfn:auto_generated.dataa[2]
dataa[3] => mult_mfn:auto_generated.dataa[3]
dataa[4] => mult_mfn:auto_generated.dataa[4]
dataa[5] => mult_mfn:auto_generated.dataa[5]
dataa[6] => mult_mfn:auto_generated.dataa[6]
dataa[7] => mult_mfn:auto_generated.dataa[7]
dataa[8] => mult_mfn:auto_generated.dataa[8]
dataa[9] => mult_mfn:auto_generated.dataa[9]
dataa[10] => mult_mfn:auto_generated.dataa[10]
dataa[11] => mult_mfn:auto_generated.dataa[11]
dataa[12] => mult_mfn:auto_generated.dataa[12]
dataa[13] => mult_mfn:auto_generated.dataa[13]
dataa[14] => mult_mfn:auto_generated.dataa[14]
dataa[15] => mult_mfn:auto_generated.dataa[15]
datab[0] => mult_mfn:auto_generated.datab[0]
datab[1] => mult_mfn:auto_generated.datab[1]
datab[2] => mult_mfn:auto_generated.datab[2]
datab[3] => mult_mfn:auto_generated.datab[3]
datab[4] => mult_mfn:auto_generated.datab[4]
datab[5] => mult_mfn:auto_generated.datab[5]
datab[6] => mult_mfn:auto_generated.datab[6]
datab[7] => mult_mfn:auto_generated.datab[7]
datab[8] => mult_mfn:auto_generated.datab[8]
datab[9] => mult_mfn:auto_generated.datab[9]
datab[10] => mult_mfn:auto_generated.datab[10]
datab[11] => mult_mfn:auto_generated.datab[11]
datab[12] => mult_mfn:auto_generated.datab[12]
datab[13] => mult_mfn:auto_generated.datab[13]
datab[14] => mult_mfn:auto_generated.datab[14]
datab[15] => mult_mfn:auto_generated.datab[15]
datab[16] => mult_mfn:auto_generated.datab[16]
datab[17] => mult_mfn:auto_generated.datab[17]
datab[18] => mult_mfn:auto_generated.datab[18]
datab[19] => mult_mfn:auto_generated.datab[19]
datab[20] => mult_mfn:auto_generated.datab[20]
datab[21] => mult_mfn:auto_generated.datab[21]
datab[22] => mult_mfn:auto_generated.datab[22]
datab[23] => mult_mfn:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_mfn:auto_generated.result[0]
result[1] <= mult_mfn:auto_generated.result[1]
result[2] <= mult_mfn:auto_generated.result[2]
result[3] <= mult_mfn:auto_generated.result[3]
result[4] <= mult_mfn:auto_generated.result[4]
result[5] <= mult_mfn:auto_generated.result[5]
result[6] <= mult_mfn:auto_generated.result[6]
result[7] <= mult_mfn:auto_generated.result[7]
result[8] <= mult_mfn:auto_generated.result[8]
result[9] <= mult_mfn:auto_generated.result[9]
result[10] <= mult_mfn:auto_generated.result[10]
result[11] <= mult_mfn:auto_generated.result[11]
result[12] <= mult_mfn:auto_generated.result[12]
result[13] <= mult_mfn:auto_generated.result[13]
result[14] <= mult_mfn:auto_generated.result[14]
result[15] <= mult_mfn:auto_generated.result[15]
result[16] <= mult_mfn:auto_generated.result[16]
result[17] <= mult_mfn:auto_generated.result[17]
result[18] <= mult_mfn:auto_generated.result[18]
result[19] <= mult_mfn:auto_generated.result[19]
result[20] <= mult_mfn:auto_generated.result[20]
result[21] <= mult_mfn:auto_generated.result[21]
result[22] <= mult_mfn:auto_generated.result[22]
result[23] <= mult_mfn:auto_generated.result[23]
result[24] <= mult_mfn:auto_generated.result[24]
result[25] <= mult_mfn:auto_generated.result[25]
result[26] <= mult_mfn:auto_generated.result[26]
result[27] <= mult_mfn:auto_generated.result[27]
result[28] <= mult_mfn:auto_generated.result[28]
result[29] <= mult_mfn:auto_generated.result[29]
result[30] <= mult_mfn:auto_generated.result[30]
result[31] <= mult_mfn:auto_generated.result[31]
result[32] <= mult_mfn:auto_generated.result[32]
result[33] <= mult_mfn:auto_generated.result[33]
result[34] <= mult_mfn:auto_generated.result[34]
result[35] <= mult_mfn:auto_generated.result[35]
result[36] <= mult_mfn:auto_generated.result[36]
result[37] <= mult_mfn:auto_generated.result[37]
result[38] <= mult_mfn:auto_generated.result[38]
result[39] <= mult_mfn:auto_generated.result[39]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_mfn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component
data[0] => decode_ucf:auto_generated.data[0]
data[1] => decode_ucf:auto_generated.data[1]
data[2] => decode_ucf:auto_generated.data[2]
data[3] => decode_ucf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ucf:auto_generated.eq[0]
eq[1] <= decode_ucf:auto_generated.eq[1]
eq[2] <= decode_ucf:auto_generated.eq[2]
eq[3] <= decode_ucf:auto_generated.eq[3]
eq[4] <= decode_ucf:auto_generated.eq[4]
eq[5] <= decode_ucf:auto_generated.eq[5]
eq[6] <= decode_ucf:auto_generated.eq[6]
eq[7] <= decode_ucf:auto_generated.eq[7]
eq[8] <= decode_ucf:auto_generated.eq[8]
eq[9] <= decode_ucf:auto_generated.eq[9]
eq[10] <= decode_ucf:auto_generated.eq[10]
eq[11] <= decode_ucf:auto_generated.eq[11]
eq[12] <= decode_ucf:auto_generated.eq[12]
eq[13] <= decode_ucf:auto_generated.eq[13]
eq[14] <= decode_ucf:auto_generated.eq[14]
eq[15] <= decode_ucf:auto_generated.eq[15]


|Lab6|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ucf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|fact:inst5|edgeDetector:inst
DVIedge <= inst2.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst.ACLR
RESET_N => inst1.ACLR
CLK => inst.CLK
CLK => inst1.CLK
DVI => inst.DATAIN


|Lab6|StudentDesign:inst1|abs:inst
DO[0] <= Krets_12:inst3.DO0
DO[1] <= Krets_12:inst3.DO1
DO[2] <= Krets_12:inst3.DO2
DO[3] <= Krets_12:inst3.DO3
DO[4] <= Krets_12:inst2.DO0
DO[5] <= Krets_12:inst2.DO1
DO[6] <= Krets_12:inst2.DO2
DO[7] <= Krets_12:inst2.DO3
DO[8] <= Krets_12:inst1.DO0
DO[9] <= Krets_12:inst1.DO1
DO[10] <= Krets_12:inst1.DO2
DO[11] <= Krets_12:inst1.DO3
DO[12] <= Krets_12:inst.DO0
DO[13] <= Krets_12:inst.DO1
DO[14] <= Krets_12:inst.DO2
DO[15] <= Krets_12:inst.DO3
DI[0] => Krets_12:inst3.DI0
DI[1] => Krets_12:inst3.DI1
DI[2] => Krets_12:inst3.DI2
DI[3] => Krets_12:inst3.DI3
DI[4] => Krets_12:inst2.DI0
DI[5] => Krets_12:inst2.DI1
DI[6] => Krets_12:inst2.DI2
DI[7] => Krets_12:inst2.DI3
DI[8] => Krets_12:inst1.DI0
DI[9] => Krets_12:inst1.DI1
DI[10] => Krets_12:inst1.DI2
DI[11] => Krets_12:inst1.DI3
DI[12] => Krets_12:inst.DI0
DI[13] => Krets_12:inst.DI1
DI[14] => Krets_12:inst.DI2
DI[15] => Krets_12:inst.DI3
DI[15] => inst4.IN1
ENABS => inst4.IN0


|Lab6|StudentDesign:inst1|abs:inst|Krets_12:inst
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|abs:inst|Krets_12:inst1
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|abs:inst|Krets_12:inst2
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|StudentDesign:inst1|abs:inst|Krets_12:inst3
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst2
hex[0] => wb_hexto7segone:U7seg0.hexin[0]
hex[1] => wb_hexto7segone:U7seg0.hexin[1]
hex[2] => wb_hexto7segone:U7seg0.hexin[2]
hex[3] => wb_hexto7segone:U7seg0.hexin[3]
hex[4] => wb_hexto7segone:U7seg1.hexin[0]
hex[5] => wb_hexto7segone:U7seg1.hexin[1]
hex[6] => wb_hexto7segone:U7seg1.hexin[2]
hex[7] => wb_hexto7segone:U7seg1.hexin[3]
hex[8] => wb_hexto7segone:U7seg2.hexin[0]
hex[9] => wb_hexto7segone:U7seg2.hexin[1]
hex[10] => wb_hexto7segone:U7seg2.hexin[2]
hex[11] => wb_hexto7segone:U7seg2.hexin[3]
hex[12] => wb_hexto7segone:U7seg3.hexin[0]
hex[13] => wb_hexto7segone:U7seg3.hexin[1]
hex[14] => wb_hexto7segone:U7seg3.hexin[2]
hex[15] => wb_hexto7segone:U7seg3.hexin[3]
seg3[0] <= wb_hexto7segone:U7seg3.segout[0]
seg3[1] <= wb_hexto7segone:U7seg3.segout[1]
seg3[2] <= wb_hexto7segone:U7seg3.segout[2]
seg3[3] <= wb_hexto7segone:U7seg3.segout[3]
seg3[4] <= wb_hexto7segone:U7seg3.segout[4]
seg3[5] <= wb_hexto7segone:U7seg3.segout[5]
seg3[6] <= wb_hexto7segone:U7seg3.segout[6]
seg2[0] <= wb_hexto7segone:U7seg2.segout[0]
seg2[1] <= wb_hexto7segone:U7seg2.segout[1]
seg2[2] <= wb_hexto7segone:U7seg2.segout[2]
seg2[3] <= wb_hexto7segone:U7seg2.segout[3]
seg2[4] <= wb_hexto7segone:U7seg2.segout[4]
seg2[5] <= wb_hexto7segone:U7seg2.segout[5]
seg2[6] <= wb_hexto7segone:U7seg2.segout[6]
seg1[0] <= wb_hexto7segone:U7seg1.segout[0]
seg1[1] <= wb_hexto7segone:U7seg1.segout[1]
seg1[2] <= wb_hexto7segone:U7seg1.segout[2]
seg1[3] <= wb_hexto7segone:U7seg1.segout[3]
seg1[4] <= wb_hexto7segone:U7seg1.segout[4]
seg1[5] <= wb_hexto7segone:U7seg1.segout[5]
seg1[6] <= wb_hexto7segone:U7seg1.segout[6]
seg0[0] <= wb_hexto7segone:U7seg0.segout[0]
seg0[1] <= wb_hexto7segone:U7seg0.segout[1]
seg0[2] <= wb_hexto7segone:U7seg0.segout[2]
seg0[3] <= wb_hexto7segone:U7seg0.segout[3]
seg0[4] <= wb_hexto7segone:U7seg0.segout[4]
seg0[5] <= wb_hexto7segone:U7seg0.segout[5]
seg0[6] <= wb_hexto7segone:U7seg0.segout[6]


|Lab6|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg2
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst8
hex[0] => wb_hexto7segone:U7seg0.hexin[0]
hex[1] => wb_hexto7segone:U7seg0.hexin[1]
hex[2] => wb_hexto7segone:U7seg0.hexin[2]
hex[3] => wb_hexto7segone:U7seg0.hexin[3]
hex[4] => wb_hexto7segone:U7seg1.hexin[0]
hex[5] => wb_hexto7segone:U7seg1.hexin[1]
hex[6] => wb_hexto7segone:U7seg1.hexin[2]
hex[7] => wb_hexto7segone:U7seg1.hexin[3]
hex[8] => wb_hexto7segone:U7seg2.hexin[0]
hex[9] => wb_hexto7segone:U7seg2.hexin[1]
hex[10] => wb_hexto7segone:U7seg2.hexin[2]
hex[11] => wb_hexto7segone:U7seg2.hexin[3]
hex[12] => wb_hexto7segone:U7seg3.hexin[0]
hex[13] => wb_hexto7segone:U7seg3.hexin[1]
hex[14] => wb_hexto7segone:U7seg3.hexin[2]
hex[15] => wb_hexto7segone:U7seg3.hexin[3]
seg3[0] <= wb_hexto7segone:U7seg3.segout[0]
seg3[1] <= wb_hexto7segone:U7seg3.segout[1]
seg3[2] <= wb_hexto7segone:U7seg3.segout[2]
seg3[3] <= wb_hexto7segone:U7seg3.segout[3]
seg3[4] <= wb_hexto7segone:U7seg3.segout[4]
seg3[5] <= wb_hexto7segone:U7seg3.segout[5]
seg3[6] <= wb_hexto7segone:U7seg3.segout[6]
seg2[0] <= wb_hexto7segone:U7seg2.segout[0]
seg2[1] <= wb_hexto7segone:U7seg2.segout[1]
seg2[2] <= wb_hexto7segone:U7seg2.segout[2]
seg2[3] <= wb_hexto7segone:U7seg2.segout[3]
seg2[4] <= wb_hexto7segone:U7seg2.segout[4]
seg2[5] <= wb_hexto7segone:U7seg2.segout[5]
seg2[6] <= wb_hexto7segone:U7seg2.segout[6]
seg1[0] <= wb_hexto7segone:U7seg1.segout[0]
seg1[1] <= wb_hexto7segone:U7seg1.segout[1]
seg1[2] <= wb_hexto7segone:U7seg1.segout[2]
seg1[3] <= wb_hexto7segone:U7seg1.segout[3]
seg1[4] <= wb_hexto7segone:U7seg1.segout[4]
seg1[5] <= wb_hexto7segone:U7seg1.segout[5]
seg1[6] <= wb_hexto7segone:U7seg1.segout[6]
seg0[0] <= wb_hexto7segone:U7seg0.segout[0]
seg0[1] <= wb_hexto7segone:U7seg0.segout[1]
seg0[2] <= wb_hexto7segone:U7seg0.segout[2]
seg0[3] <= wb_hexto7segone:U7seg0.segout[3]
seg0[4] <= wb_hexto7segone:U7seg0.segout[4]
seg0[5] <= wb_hexto7segone:U7seg0.segout[5]
seg0[6] <= wb_hexto7segone:U7seg0.segout[6]


|Lab6|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg3
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg2
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


|Lab6|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN0
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[0] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN1
hexin[1] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN0
hexin[2] => segout.IN1
hexin[2] => segout.IN0
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
hexin[3] => segout.IN1
segout[0] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[1] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[2] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[3] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[4] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[5] <= segout.DB_MAX_OUTPUT_PORT_TYPE
segout[6] <= segout.DB_MAX_OUTPUT_PORT_TYPE


