#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e2d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e2f00 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x17ce1a0 .functor NOT 1, L_0x180f6e0, C4<0>, C4<0>, C4<0>;
L_0x180ee10 .functor XOR 4, L_0x180f350, L_0x180f410, C4<0000>, C4<0000>;
L_0x180f5d0 .functor XOR 4, L_0x180ee10, L_0x180f500, C4<0000>, C4<0000>;
v0x180d220_0 .net *"_ivl_10", 3 0, L_0x180f500;  1 drivers
v0x180d320_0 .net *"_ivl_12", 3 0, L_0x180f5d0;  1 drivers
v0x180d400_0 .net *"_ivl_2", 3 0, L_0x180f2b0;  1 drivers
v0x180d4c0_0 .net *"_ivl_4", 3 0, L_0x180f350;  1 drivers
v0x180d5a0_0 .net *"_ivl_6", 3 0, L_0x180f410;  1 drivers
v0x180d6d0_0 .net *"_ivl_8", 3 0, L_0x180ee10;  1 drivers
v0x180d7b0_0 .net "c", 0 0, v0x180bb10_0;  1 drivers
v0x180d850_0 .var "clk", 0 0;
v0x180d8f0_0 .net "d", 0 0, v0x180bc50_0;  1 drivers
v0x180d990_0 .net "mux_in_dut", 3 0, L_0x180ef40;  1 drivers
v0x180da30_0 .net "mux_in_ref", 3 0, L_0x180e220;  1 drivers
v0x180dad0_0 .var/2u "stats1", 159 0;
v0x180db90_0 .var/2u "strobe", 0 0;
v0x180dc50_0 .net "tb_match", 0 0, L_0x180f6e0;  1 drivers
v0x180dd10_0 .net "tb_mismatch", 0 0, L_0x17ce1a0;  1 drivers
v0x180ddd0_0 .net "wavedrom_enable", 0 0, v0x180bcf0_0;  1 drivers
v0x180dea0_0 .net "wavedrom_title", 511 0, v0x180bd90_0;  1 drivers
L_0x180f2b0 .concat [ 4 0 0 0], L_0x180e220;
L_0x180f350 .concat [ 4 0 0 0], L_0x180e220;
L_0x180f410 .concat [ 4 0 0 0], L_0x180ef40;
L_0x180f500 .concat [ 4 0 0 0], L_0x180e220;
L_0x180f6e0 .cmp/eeq 4, L_0x180f2b0, L_0x180f5d0;
S_0x17e3090 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x17e2f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x17ce4a0 .functor OR 1, v0x180bb10_0, v0x180bc50_0, C4<0>, C4<0>;
L_0x17ce7e0 .functor NOT 1, v0x180bc50_0, C4<0>, C4<0>, C4<0>;
L_0x17e3800 .functor AND 1, v0x180bb10_0, v0x180bc50_0, C4<1>, C4<1>;
v0x17d41e0_0 .net *"_ivl_10", 0 0, L_0x17ce7e0;  1 drivers
v0x17d7c50_0 .net *"_ivl_15", 0 0, L_0x17e3800;  1 drivers
v0x17cdf60_0 .net *"_ivl_2", 0 0, L_0x17ce4a0;  1 drivers
L_0x7f4502a13018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17ce270_0 .net/2s *"_ivl_6", 0 0, L_0x7f4502a13018;  1 drivers
v0x17ce5b0_0 .net "c", 0 0, v0x180bb10_0;  alias, 1 drivers
v0x17ce8f0_0 .net "d", 0 0, v0x180bc50_0;  alias, 1 drivers
v0x180b1c0_0 .net "mux_in", 3 0, L_0x180e220;  alias, 1 drivers
L_0x180e220 .concat8 [ 1 1 1 1], L_0x17ce4a0, L_0x7f4502a13018, L_0x17ce7e0, L_0x17e3800;
S_0x180b320 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x17e2f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x180bb10_0 .var "c", 0 0;
v0x180bbb0_0 .net "clk", 0 0, v0x180d850_0;  1 drivers
v0x180bc50_0 .var "d", 0 0;
v0x180bcf0_0 .var "wavedrom_enable", 0 0;
v0x180bd90_0 .var "wavedrom_title", 511 0;
E_0x17dd2b0/0 .event negedge, v0x180bbb0_0;
E_0x17dd2b0/1 .event posedge, v0x180bbb0_0;
E_0x17dd2b0 .event/or E_0x17dd2b0/0, E_0x17dd2b0/1;
E_0x17dd520 .event negedge, v0x180bbb0_0;
E_0x17dd8c0 .event posedge, v0x180bbb0_0;
S_0x180b610 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x180b320;
 .timescale -12 -12;
v0x180b810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x180b910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x180b320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x180bf40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x17e2f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x17d7a50 .functor NOT 1, v0x180bb10_0, C4<0>, C4<0>, C4<0>;
L_0x180e3b0 .functor NOT 1, v0x180bc50_0, C4<0>, C4<0>, C4<0>;
L_0x180e440 .functor AND 1, L_0x17d7a50, L_0x180e3b0, C4<1>, C4<1>;
L_0x180e550 .functor AND 1, v0x180bb10_0, v0x180bc50_0, C4<1>, C4<1>;
L_0x180e700 .functor OR 1, L_0x180e440, L_0x180e550, C4<0>, C4<0>;
L_0x180e810 .functor NOT 1, v0x180bc50_0, C4<0>, C4<0>, C4<0>;
L_0x180e8c0 .functor AND 1, v0x180bb10_0, L_0x180e810, C4<1>, C4<1>;
L_0x180ea90 .functor AND 1, v0x180bb10_0, v0x180bc50_0, C4<1>, C4<1>;
L_0x180eb50 .functor NOT 1, v0x180bb10_0, C4<0>, C4<0>, C4<0>;
L_0x180ebc0 .functor AND 1, L_0x180eb50, v0x180bc50_0, C4<1>, C4<1>;
L_0x180ece0 .functor BUFZ 1, L_0x180e700, C4<0>, C4<0>, C4<0>;
L_0x180ed50 .functor BUFZ 1, L_0x180e8c0, C4<0>, C4<0>, C4<0>;
L_0x180ee80 .functor BUFZ 1, L_0x180ea90, C4<0>, C4<0>, C4<0>;
L_0x180f120 .functor BUFZ 1, L_0x180ebc0, C4<0>, C4<0>, C4<0>;
v0x180c120_0 .net *"_ivl_0", 0 0, L_0x17d7a50;  1 drivers
v0x180c220_0 .net *"_ivl_10", 0 0, L_0x180e810;  1 drivers
v0x180c300_0 .net *"_ivl_16", 0 0, L_0x180eb50;  1 drivers
v0x180c3c0_0 .net *"_ivl_2", 0 0, L_0x180e3b0;  1 drivers
v0x180c4a0_0 .net *"_ivl_23", 0 0, L_0x180ece0;  1 drivers
v0x180c5d0_0 .net *"_ivl_27", 0 0, L_0x180ed50;  1 drivers
v0x180c6b0_0 .net *"_ivl_31", 0 0, L_0x180ee80;  1 drivers
v0x180c790_0 .net *"_ivl_36", 0 0, L_0x180f120;  1 drivers
v0x180c870_0 .net *"_ivl_4", 0 0, L_0x180e440;  1 drivers
v0x180c950_0 .net *"_ivl_6", 0 0, L_0x180e550;  1 drivers
v0x180ca30_0 .net "c", 0 0, v0x180bb10_0;  alias, 1 drivers
v0x180cad0_0 .net "d", 0 0, v0x180bc50_0;  alias, 1 drivers
v0x180cbc0_0 .net "mux_in", 3 0, L_0x180ef40;  alias, 1 drivers
v0x180cca0_0 .net "x1", 0 0, L_0x180e700;  1 drivers
v0x180cd60_0 .net "x2", 0 0, L_0x180e8c0;  1 drivers
v0x180ce20_0 .net "x3", 0 0, L_0x180ea90;  1 drivers
v0x180cee0_0 .net "x4", 0 0, L_0x180ebc0;  1 drivers
L_0x180ef40 .concat8 [ 1 1 1 1], L_0x180ece0, L_0x180ed50, L_0x180ee80, L_0x180f120;
S_0x180d020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x17e2f00;
 .timescale -12 -12;
E_0x17c79f0 .event anyedge, v0x180db90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180db90_0;
    %nor/r;
    %assign/vec4 v0x180db90_0, 0;
    %wait E_0x17c79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x180b320;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x180bc50_0, 0;
    %assign/vec4 v0x180bb10_0, 0;
    %wait E_0x17dd520;
    %wait E_0x17dd8c0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x180bc50_0, 0;
    %assign/vec4 v0x180bb10_0, 0;
    %wait E_0x17dd8c0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x180bc50_0, 0;
    %assign/vec4 v0x180bb10_0, 0;
    %wait E_0x17dd8c0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x180bc50_0, 0;
    %assign/vec4 v0x180bb10_0, 0;
    %wait E_0x17dd8c0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x180bc50_0, 0;
    %assign/vec4 v0x180bb10_0, 0;
    %wait E_0x17dd520;
    %fork TD_tb.stim1.wavedrom_stop, S_0x180b910;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17dd2b0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x180bc50_0, 0;
    %assign/vec4 v0x180bb10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17e2f00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180d850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180db90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17e2f00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x180d850_0;
    %inv;
    %store/vec4 v0x180d850_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17e2f00;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x180bbb0_0, v0x180dd10_0, v0x180d7b0_0, v0x180d8f0_0, v0x180da30_0, v0x180d990_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17e2f00;
T_7 ;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17e2f00;
T_8 ;
    %wait E_0x17dd2b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180dad0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180dad0_0, 4, 32;
    %load/vec4 v0x180dc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180dad0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180dad0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180dad0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x180da30_0;
    %load/vec4 v0x180da30_0;
    %load/vec4 v0x180d990_0;
    %xor;
    %load/vec4 v0x180da30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180dad0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x180dad0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180dad0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2014_q3/iter4/response0/top_module.sv";
