// Seed: 2710631812
module module_0 (
    input supply1 id_0
);
  assign module_2.type_9 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1,
    output logic   id_2,
    output supply1 id_3
);
  always_comb do id_2 <= 1; while ("");
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  wor   id_0,
    input  logic id_1,
    input  uwire id_2,
    output logic id_3,
    input  wire  id_4
);
  reg id_6;
  always id_6 <= 1 == 1'h0;
  module_0 modCall_1 (id_2);
  always id_3 <= 1;
  assign id_6 = 1 !== 1;
  nor primCall (id_3, id_1, id_4, id_6, id_0);
endmodule
