

================================================================
== Vivado HLS Report for 'image_filter_AXIvideo2Mat'
================================================================
* Date:           Tue Dec 13 04:46:26 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      3.68|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2077923|    3|  2077923|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2077920| 4 ~ 1924 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3_i)
5 --> 
	7  / (exitcond4_i)
	6  / (!exitcond4_i)
6 --> 
	5  / true
7 --> 
	8  / (eol_2_i)
	7  / (!eol_2_i)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:2  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:3  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_13 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i16* %AXI_video_strm_V_data_V, i2* %AXI_video_strm_V_keep_V, i2* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: stg_16 [1/1] 0.00ns
entry:7  br label %.preheader188.i


 <State 2>: 0.00ns
ST_2: stg_17 [1/1] 0.00ns
.preheader188.i:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1867) nounwind

ST_2: tmp_i [1/1] 0.00ns
.preheader188.i:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1867)

ST_2: stg_19 [1/1] 0.00ns
.preheader188.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_2: stg_20 [1/1] 0.00ns
.preheader188.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_2: empty [1/1] 0.00ns
.preheader188.i:4  %empty = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %AXI_video_strm_V_data_V, i2* %AXI_video_strm_V_keep_V, i2* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
.preheader188.i:5  %tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
.preheader188.i:6  %tmp_user_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
.preheader188.i:7  %tmp_last_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 4

ST_2: empty_63 [1/1] 0.00ns
.preheader188.i:8  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1867, i32 %tmp_i)

ST_2: stg_26 [1/1] 0.00ns
.preheader188.i:9  br i1 %tmp_user_V, label %.preheader187.i.preheader, label %.preheader188.i


 <State 3>: 1.57ns
ST_3: sof_1_i [1/1] 0.00ns
.preheader187.i.preheader:0  %sof_1_i = alloca i1

ST_3: stg_28 [1/1] 1.57ns
.preheader187.i.preheader:1  store i1 true, i1* %sof_1_i

ST_3: stg_29 [1/1] 1.57ns
.preheader187.i.preheader:2  br label %.preheader187.i


 <State 4>: 3.48ns
ST_4: axi_last_V1_i [1/1] 0.00ns
.preheader187.i:0  %axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader187.i.preheader ]

ST_4: axi_data_V1_i [1/1] 0.00ns
.preheader187.i:1  %axi_data_V1_i = phi i16 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader187.i.preheader ]

ST_4: p_i [1/1] 0.00ns
.preheader187.i:2  %p_i = phi i11 [ %i_V, %5 ], [ 0, %.preheader187.i.preheader ]

ST_4: exitcond3_i [1/1] 2.11ns
.preheader187.i:3  %exitcond3_i = icmp eq i11 %p_i, %rows_read

ST_4: stg_34 [1/1] 0.00ns
.preheader187.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_4: i_V [1/1] 1.84ns
.preheader187.i:5  %i_V = add i11 %p_i, 1

ST_4: stg_36 [1/1] 0.00ns
.preheader187.i:6  br i1 %exitcond3_i, label %"AXIvideo2Mat<16, 1080, 1920, 2048>.exit", label %0

ST_4: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_4: tmp_91_i [1/1] 0.00ns
:1  %tmp_91_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_4: stg_39 [1/1] 1.57ns
:2  br label %1

ST_4: stg_40 [1/1] 0.00ns
AXIvideo2Mat<16, 1080, 1920, 2048>.exit:0  ret void


 <State 5>: 3.68ns
ST_5: eol [1/1] 0.00ns
:0  %eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %._crit_edge.i ]

ST_5: axi_data_V_1_i [1/1] 0.00ns
:1  %axi_data_V_1_i = phi i16 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %._crit_edge.i ]

ST_5: p_8_i [1/1] 0.00ns
:2  %p_8_i = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge.i ]

ST_5: eol_i [1/1] 0.00ns
:3  %eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %._crit_edge.i ]

ST_5: exitcond4_i [1/1] 2.11ns
:4  %exitcond4_i = icmp eq i11 %p_8_i, %cols_read

ST_5: stg_46 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_5: j_V [1/1] 1.84ns
:6  %j_V = add i11 %p_8_i, 1

ST_5: stg_48 [1/1] 1.57ns
:7  br i1 %exitcond4_i, label %.preheader.i, label %2

ST_5: sof_1_i_load [1/1] 0.00ns
:0  %sof_1_i_load = load i1* %sof_1_i

ST_5: brmerge_i [1/1] 1.37ns
:4  %brmerge_i = or i1 %sof_1_i_load, %eol_i

ST_5: stg_51 [1/1] 1.57ns
:5  br i1 %brmerge_i, label %._crit_edge.i, label %3

ST_5: empty_64 [1/1] 0.00ns
:0  %empty_64 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %AXI_video_strm_V_data_V, i2* %AXI_video_strm_V_keep_V, i2* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_64, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_64, 4

ST_5: stg_55 [1/1] 1.57ns
:3  br label %._crit_edge.i

ST_5: axi_last_V_2_i [1/1] 0.00ns
._crit_edge.i:0  %axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]

ST_5: p_Val2_s [1/1] 0.00ns
._crit_edge.i:1  %p_Val2_s = phi i16 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]

ST_5: tmp [1/1] 0.00ns
._crit_edge.i:2  %tmp = trunc i16 %p_Val2_s to i8

ST_5: tmp_4 [1/1] 0.00ns
._crit_edge.i:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 8, i32 15)

ST_5: stg_60 [1/1] 1.57ns
._crit_edge.i:10  store i1 false, i1* %sof_1_i


 <State 6>: 3.06ns
ST_6: stg_61 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_6: tmp_92_i [1/1] 0.00ns
:2  %tmp_92_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_6: stg_63 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_6: tmp_96_i [1/1] 0.00ns
._crit_edge.i:4  %tmp_96_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1832)

ST_6: stg_65 [1/1] 0.00ns
._crit_edge.i:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_6: stg_66 [1/1] 3.06ns
._crit_edge.i:6  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)

ST_6: stg_67 [1/1] 3.06ns
._crit_edge.i:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_4)

ST_6: empty_65 [1/1] 0.00ns
._crit_edge.i:8  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1832, i32 %tmp_96_i)

ST_6: empty_66 [1/1] 0.00ns
._crit_edge.i:9  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_92_i)

ST_6: stg_70 [1/1] 0.00ns
._crit_edge.i:11  br label %1


 <State 7>: 0.00ns
ST_7: axi_last_V_3_i [1/1] 0.00ns
.preheader.i:0  %axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]

ST_7: axi_data_V_3_i [1/1] 0.00ns
.preheader.i:1  %axi_data_V_3_i = phi i16 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %1 ]

ST_7: eol_2_i [1/1] 0.00ns
.preheader.i:2  %eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %1 ]

ST_7: stg_74 [1/1] 0.00ns
.preheader.i:3  br i1 %eol_2_i, label %5, label %4

ST_7: stg_75 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1868) nounwind

ST_7: tmp_93_i [1/1] 0.00ns
:1  %tmp_93_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1868)

ST_7: stg_77 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_7: stg_78 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_7: empty_67 [1/1] 0.00ns
:4  %empty_67 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %AXI_video_strm_V_data_V, i2* %AXI_video_strm_V_keep_V, i2* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_67, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_67, 4

ST_7: empty_68 [1/1] 0.00ns
:7  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1868, i32 %tmp_93_i)

ST_7: stg_83 [1/1] 0.00ns
:8  br label %.preheader.i


 <State 8>: 0.00ns
ST_8: empty_69 [1/1] 0.00ns
:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_91_i)

ST_8: stg_85 [1/1] 0.00ns
:1  br label %.preheader187.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9          (specinterface    ) [ 000000000]
stg_10         (specinterface    ) [ 000000000]
cols_read      (read             ) [ 001111111]
rows_read      (read             ) [ 001111111]
stg_13         (specinterface    ) [ 000000000]
stg_14         (specinterface    ) [ 000000000]
stg_15         (specinterface    ) [ 000000000]
stg_16         (br               ) [ 000000000]
stg_17         (specloopname     ) [ 000000000]
tmp_i          (specregionbegin  ) [ 000000000]
stg_19         (specpipeline     ) [ 000000000]
stg_20         (speclooptripcount) [ 000000000]
empty          (read             ) [ 000000000]
tmp_data_V     (extractvalue     ) [ 000111111]
tmp_user_V     (extractvalue     ) [ 001000000]
tmp_last_V     (extractvalue     ) [ 000111111]
empty_63       (specregionend    ) [ 000000000]
stg_26         (br               ) [ 000000000]
sof_1_i        (alloca           ) [ 000111111]
stg_28         (store            ) [ 000000000]
stg_29         (br               ) [ 000111111]
axi_last_V1_i  (phi              ) [ 000011100]
axi_data_V1_i  (phi              ) [ 000011100]
p_i            (phi              ) [ 000010000]
exitcond3_i    (icmp             ) [ 000011111]
stg_34         (speclooptripcount) [ 000000000]
i_V            (add              ) [ 000111111]
stg_36         (br               ) [ 000000000]
stg_37         (specloopname     ) [ 000000000]
tmp_91_i       (specregionbegin  ) [ 000001111]
stg_39         (br               ) [ 000011111]
stg_40         (ret              ) [ 000000000]
eol            (phi              ) [ 000001010]
axi_data_V_1_i (phi              ) [ 000001010]
p_8_i          (phi              ) [ 000001000]
eol_i          (phi              ) [ 000001010]
exitcond4_i    (icmp             ) [ 000011111]
stg_46         (speclooptripcount) [ 000000000]
j_V            (add              ) [ 000011111]
stg_48         (br               ) [ 000011111]
sof_1_i_load   (load             ) [ 000000000]
brmerge_i      (or               ) [ 000011111]
stg_51         (br               ) [ 000000000]
empty_64       (read             ) [ 000000000]
tmp_data_V_1   (extractvalue     ) [ 000000000]
tmp_last_V_1   (extractvalue     ) [ 000000000]
stg_55         (br               ) [ 000000000]
axi_last_V_2_i (phi              ) [ 000011111]
p_Val2_s       (phi              ) [ 000011111]
tmp            (trunc            ) [ 000001100]
tmp_4          (partselect       ) [ 000001100]
stg_60         (store            ) [ 000000000]
stg_61         (specloopname     ) [ 000000000]
tmp_92_i       (specregionbegin  ) [ 000000000]
stg_63         (specpipeline     ) [ 000000000]
tmp_96_i       (specregionbegin  ) [ 000000000]
stg_65         (specprotocol     ) [ 000000000]
stg_66         (write            ) [ 000000000]
stg_67         (write            ) [ 000000000]
empty_65       (specregionend    ) [ 000000000]
empty_66       (specregionend    ) [ 000000000]
stg_70         (br               ) [ 000011111]
axi_last_V_3_i (phi              ) [ 000110011]
axi_data_V_3_i (phi              ) [ 000110011]
eol_2_i        (phi              ) [ 000000010]
stg_74         (br               ) [ 000000000]
stg_75         (specloopname     ) [ 000000000]
tmp_93_i       (specregionbegin  ) [ 000000000]
stg_77         (specpipeline     ) [ 000000000]
stg_78         (speclooptripcount) [ 000000000]
empty_67       (read             ) [ 000000000]
tmp_data_V_2   (extractvalue     ) [ 000011111]
tmp_last_V_2   (extractvalue     ) [ 000011111]
empty_68       (specregionend    ) [ 000000000]
stg_83         (br               ) [ 000011111]
empty_69       (specregionend    ) [ 000000000]
stg_85         (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1867"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1868"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="sof_1_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cols_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rows_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="11" slack="0"/>
<pin id="105" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="2" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_64/5 empty_67/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_66_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="1"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_66/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stg_67_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="1"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="axi_last_V1_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="axi_last_V1_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="2"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="axi_data_V1_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="axi_data_V1_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="16" slack="2"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="eol_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="eol_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="axi_data_V_1_i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="axi_data_V_1_i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="16" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_8_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_8_i (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_8_i_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_8_i/5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="eol_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_i (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="eol_i_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="axi_last_V_2_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="axi_last_V_2_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_Val2_s_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Val2_s_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="16" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="axi_last_V_3_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="axi_last_V_3_i_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i/7 "/>
</bind>
</comp>

<comp id="253" class="1005" name="axi_data_V_3_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="axi_data_V_3_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="16" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="eol_2_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="eol_2_i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/5 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/5 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_user_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="24" slack="0"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="stg_28_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="exitcond3_i_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="3"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond4_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="4"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="j_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sof_1_i_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="2"/>
<pin id="318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_load/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="brmerge_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="0" index="3" bw="5" slack="0"/>
<pin id="334" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="stg_60_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="2"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="cols_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="4"/>
<pin id="346" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="rows_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="3"/>
<pin id="351" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_data_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="2"/>
<pin id="356" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_last_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2"/>
<pin id="364" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="sof_1_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i "/>
</bind>
</comp>

<comp id="374" class="1005" name="exitcond3_i_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_i "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_V_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="383" class="1005" name="exitcond4_i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="387" class="1005" name="j_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="brmerge_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_data_V_2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_last_V_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="131"><net_src comp="88" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="88" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="143" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="159"><net_src comp="153" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="180"><net_src comp="140" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="191"><net_src comp="150" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="227"><net_src comp="174" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="239"><net_src comp="185" pin="4"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="251"><net_src comp="171" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="263"><net_src comp="182" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="274"><net_src comp="204" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="108" pin="8"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="283"><net_src comp="108" pin="8"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="288"><net_src comp="108" pin="8"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="164" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="164" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="197" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="197" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="208" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="233" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="233" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="96" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="352"><net_src comp="102" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="357"><net_src comp="275" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="365"><net_src comp="280" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="370"><net_src comp="92" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="377"><net_src comp="294" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="299" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="386"><net_src comp="305" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="310" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="395"><net_src comp="319" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="325" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="404"><net_src comp="329" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="409"><net_src comp="275" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="414"><net_src comp="280" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="268" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
 - Input state : 
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_data_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_keep_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_strb_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_user_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_last_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_id_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : AXI_video_strm_V_dest_V | {2 5 7 }
	Port: image_filter_AXIvideo2Mat : rows | {1 }
	Port: image_filter_AXIvideo2Mat : cols | {1 }
  - Chain level:
	State 1
	State 2
		empty_63 : 1
		stg_26 : 1
	State 3
		stg_28 : 1
	State 4
		exitcond3_i : 1
		i_V : 1
		stg_36 : 2
	State 5
		exitcond4_i : 1
		j_V : 1
		stg_48 : 2
		brmerge_i : 1
		stg_51 : 1
		axi_last_V_2_i : 2
		p_Val2_s : 2
		tmp : 3
		tmp_4 : 3
	State 6
		empty_65 : 1
		empty_66 : 1
	State 7
		stg_74 : 1
		empty_68 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_V_fu_299      |    0    |    11   |
|          |       j_V_fu_310      |    0    |    11   |
|----------|-----------------------|---------|---------|
|   icmp   |   exitcond3_i_fu_294  |    0    |    4    |
|          |   exitcond4_i_fu_305  |    0    |    4    |
|----------|-----------------------|---------|---------|
|    or    |    brmerge_i_fu_319   |    0    |    1    |
|----------|-----------------------|---------|---------|
|          |  cols_read_read_fu_96 |    0    |    0    |
|   read   | rows_read_read_fu_102 |    0    |    0    |
|          |    grp_read_fu_108    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |  stg_66_write_fu_126  |    0    |    0    |
|          |  stg_67_write_fu_133  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_275      |    0    |    0    |
|extractvalue|       grp_fu_280      |    0    |    0    |
|          |   tmp_user_V_fu_285   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |       tmp_fu_325      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_4_fu_329     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    31   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| axi_data_V1_i_reg_150|   16   |
|axi_data_V_1_i_reg_182|   16   |
|axi_data_V_3_i_reg_253|   16   |
| axi_last_V1_i_reg_140|    1   |
|axi_last_V_2_i_reg_216|    1   |
|axi_last_V_3_i_reg_241|    1   |
|   brmerge_i_reg_392  |    1   |
|   cols_read_reg_344  |   11   |
|    eol_2_i_reg_265   |    1   |
|     eol_i_reg_204    |    1   |
|      eol_reg_171     |    1   |
|  exitcond3_i_reg_374 |    1   |
|  exitcond4_i_reg_383 |    1   |
|      i_V_reg_378     |   11   |
|      j_V_reg_387     |   11   |
|     p_8_i_reg_193    |   11   |
|   p_Val2_s_reg_229   |   16   |
|      p_i_reg_160     |   11   |
|   rows_read_reg_349  |   11   |
|    sof_1_i_reg_367   |    1   |
|     tmp_4_reg_401    |    8   |
| tmp_data_V_2_reg_406 |   16   |
|  tmp_data_V_reg_354  |   16   |
| tmp_last_V_2_reg_411 |    1   |
|  tmp_last_V_reg_362  |    1   |
|      tmp_reg_396     |    8   |
+----------------------+--------+
|         Total        |   190  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| eol_i_reg_204 |  p0  |   2  |   1  |    2   ||    1    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  1.571  ||    1    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    1   |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   190  |   32   |
+-----------+--------+--------+--------+
