// Seed: 3496142106
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  tri1 id_4 = 1'b0;
  assign id_3 = id_2;
  wire id_5;
  wire id_6 = 1, id_7 = 1, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  if (1) begin : LABEL_0
    wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  end else begin : LABEL_0
    id_24(
        id_12
    );
  end
  initial disable id_25;
  wire id_26;
  assign id_10 = id_25;
endmodule
