#  Spartan-6 LX16 POWERLINK Evaluation Board

######################
# CLK and RST        #
######################
Net fpga_0_clk_1_sys_clk_pin LOC = V10 | IOSTANDARD = LVCMOS33;
Net fpga_0_rst_1_sys_rst_pin LOC = C2 | IOSTANDARD = LVCMOS33;
Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;
Net fpga_0_rst_1_sys_rst_pin TIG;

######################
# POWERLINK LED      #
######################
#Net axi_hostinterface_0_oPlkLed_ledst_pin LOC = D4 | IOSTANDARD = LVCMOS33 | TIG; # PL STATUS LED
#Net axi_hostinterface_0_oPlkLed_lederr_pin LOC = C4 | IOSTANDARD = LVCMOS33 | TIG; # PL ERROR LED

######################
# POWERLINK NODE ID  #
######################
#Net axi_hostinterface_0_iNodeId_nodeid_pin<7> LOC = V4 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<6> LOC = V5 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<5> LOC = U5 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<4> LOC = T3 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<3> LOC = V9 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<2> LOC = V7 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<1> LOC = U7 | IOSTANDARD = LVCMOS33 | TIG;
#Net axi_hostinterface_0_iNodeId_nodeid_pin<0> LOC = V6 | IOSTANDARD = LVCMOS33 | TIG;

######################
# DDR2 RAM           #
######################
Net fpga_0_MCB_DDR2_rzq IOSTANDARD = LVCMOS18_JEDEC;
Net fpga_0_MCB_DDR2_zio IOSTANDARD = LVCMOS18_JEDEC;

######################
# SPI                #
######################
Net fpga_0_SPI_FLASH_MISO_pin LOC = R13 | IOSTANDARD = LVCMOS33 | PULLUP;
Net fpga_0_SPI_FLASH_MOSI_pin LOC = T13 | IOSTANDARD = LVCMOS33;
Net fpga_0_SPI_FLASH_SCK_pin LOC = R15 | IOSTANDARD = LVCMOS33;
Net fpga_0_SPI_FLASH_SS_pin LOC = V3 | IOSTANDARD = LVCMOS33;

######################
# UART               #
######################
Net fpga_0_RS232_RX_pin LOC = V8 | IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_TX_pin LOC = U8 | IOSTANDARD = LVCMOS33;

######################
# PDI (16 bit)       #
######################
# PDI 16-bit (correct)
Net axi_hostinterface_0_iParHost_chipselect_pin LOC = U13 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_read_pin LOC = V13 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_write_pin LOC = T4 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_byteenable_pin<0> LOC = N8 | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_byteenable_pin<1> LOC = P8 | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_oParHost_acknowledge_pin LOC = U11 | IOSTANDARD = LVCMOS33; #PARALLEL_ACK
NET axi_hostinterface_0_irqOut_irq_pin LOC = U10 | IOSTANDARD = LVCMOS33; #HOST_IRQ

#Net axi_powerlink_0_ap_asyncIrq_pin LOC = U10 | IOSTANDARD = LVCMOS33; #PDI_ASYN_IRQ
#Net axi_powerlink_0_ap_syncIrq_pin LOC = V11 | IOSTANDARD = LVCMOS33; #PDI_SYN_IRQ

Net axi_hostinterface_0_ioParHost_data_io_pin<0> LOC = E13 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<1> LOC = F13 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<2> LOC = A15 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<3> LOC = B16 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<4> LOC = A16 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<5> LOC = C14 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<6> LOC = D14 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<7> LOC = C15 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<8> LOC = V15 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<9> LOC = M11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<10> LOC = N11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<11> LOC = P11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<12> LOC = N10 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<13> LOC = M10 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<14> LOC = N9 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_ioParHost_data_io_pin<15> LOC = P7 | PULLDOWN | IOSTANDARD = LVCMOS33;

Net axi_hostinterface_0_iParHost_address_pin<0> LOC = B11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<1> LOC = A11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<2> LOC = B12 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<3> LOC = A12 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<4> LOC = C8 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<5> LOC = D11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<6> LOC = C11 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<7> LOC = D8 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<8> LOC = B14 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<9> LOC = A14 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<10> LOC = C7 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<11> LOC = F9 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<12> LOC = G9 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<13> LOC = A13 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<14> LOC = C13 | PULLDOWN | IOSTANDARD = LVCMOS33;
Net axi_hostinterface_0_iParHost_address_pin<15> LOC = U15 | PULLDOWN | IOSTANDARD = LVCMOS33;
######################
# PHY SMI            #
######################
Net axi_openmac_0_ioSmi_dio_pin LOC = A2 | IOSTANDARD = LVCMOS33;
Net axi_openmac_0_oSmi_clk_pin LOC = B2 | IOSTANDARD = LVCMOS33;
Net axi_openmac_0_oSmi_nPhyRst_pin LOC = D6 | IOSTANDARD = LVCMOS33 | TIG;
######################
# PHY0               #
######################
Net axi_openmac_0_oRmii_clk_pin<0> LOC = D9 | IOSTANDARD = LVCMOS33;
Net axi_openmac_0_iRmii_rxData_pin<0> LOC = B4 | IOSTANDARD = LVCMOS33 | TNM = PHY_RX;
Net axi_openmac_0_iRmii_rxData_pin<1> LOC = A3 | IOSTANDARD = LVCMOS33 | TNM = PHY_RX;
Net axi_openmac_0_iRmii_rxDataValid_pin<0> LOC = B3 | IOSTANDARD = LVCMOS33 | PULLUP | TNM = PHY_RX;
Net axi_openmac_0_oRmii_txData_pin<0> LOC = C5 | IOSTANDARD = LVCMOS33 | TNM = PHY_TX;
Net axi_openmac_0_oRmii_txData_pin<1> LOC = C6 | IOSTANDARD = LVCMOS33 | TNM = PHY_TX;
Net axi_openmac_0_oRmii_txEnable_pin<0> LOC = A4 | IOSTANDARD = LVCMOS33 | TNM = PHY_TX;

######################
# PHY1               #
######################
Net axi_openmac_0_oRmii_clk_pin<1> LOC = A9 | IOSTANDARD = LVCMOS33;
Net axi_openmac_0_iRmii_rxData_pin<2> LOC = A6 | IOSTANDARD = LVCMOS33 | TNM = PHY_RX;
Net axi_openmac_0_iRmii_rxData_pin<3> LOC = B6 | IOSTANDARD = LVCMOS33 | TNM = PHY_RX;
Net axi_openmac_0_iRmii_rxDataValid_pin<1> LOC = A5 | IOSTANDARD = LVCMOS33 | PULLUP | TNM = PHY_RX;
Net axi_openmac_0_oRmii_txData_pin<2> LOC = B8 | IOSTANDARD = LVCMOS33 | TNM = PHY_TX;
Net axi_openmac_0_oRmii_txData_pin<3> LOC = A8 | IOSTANDARD = LVCMOS33 | TNM = PHY_TX;
Net axi_openmac_0_oRmii_txEnable_pin<1> LOC = A7 | IOSTANDARD = LVCMOS33 | TNM = PHY_TX;

################################################################################
# TIMING CONSTRAINTS
## Clock groups
### PLB and MAC clock
NET "clk_100_0000MHzPLL0" TNM = "FAST_CLK_GRP";
NET "clk_50_0000MHzPLL0" TNM = "SLOW_CLK_GRP";

#### ICAP clock
#NET "clk_4_0000MHz" TNM = "ICAP_CLK_GRP";

### cut path
#### FAST <--> ICAP
#TIMESPEC TS_FAST_ICAP_TIG = FROM "FAST_CLK_GRP" TO "ICAP_CLK_GRP" TIG;
#TIMESPEC TS_ICAP_FAST_TIG = FROM "ICAP_CLK_GRP" TO "FAST_CLK_GRP" TIG;

### FAST <--> SLOW
TIMESPEC TS_FAST_SLOW_TIG = FROM "FAST_CLK_GRP" TO "SLOW_CLK_GRP" TIG;
TIMESPEC TS_SLOW_FAST_TIG = FROM "SLOW_CLK_GRP" TO "FAST_CLK_GRP" TIG;
