// Seed: 2559408863
module module_0 ();
  bit id_1, id_2;
  initial id_1 = "";
  logic [7:0] id_3;
  assign id_2 = id_3;
  assign id_3[-1'd0] = id_1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output wire  id_4,
    input  uwire id_5,
    output tri0  id_6,
    output tri0  id_7,
    input  tri   id_8,
    input  tri0  id_9,
    input  wand  id_10,
    output tri0  id_11,
    input  tri1  id_12,
    input  wand  id_13,
    input  tri0  id_14,
    output wire  id_15,
    output wand  id_16,
    input  tri1  id_17,
    input  tri0  id_18,
    output uwire id_19,
    output wire  id_20,
    output uwire id_21
);
  logic id_23;
  wire  id_24;
  assign id_15 = id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4.id_12 = (id_3) * id_10 == -1;
  nor primCall (id_11, id_12, id_13, id_14, id_17, id_18, id_23, id_24, id_3, id_5, id_8, id_9);
endmodule
