{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730647983361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730647983362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 12:33:03 2024 " "Processing started: Sun Nov  3 12:33:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730647983362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730647983362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sistema_Elevador -c Sistema_Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730647983362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730647983632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730647983632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_d.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_d " "Found entity 1: FF_d" {  } { { "FF_d.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema elevador/FF_d.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730647998534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730647998534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_andares.v 2 2 " "Found 2 design units, including 2 entities, in source file controle_andares.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_andares " "Found entity 1: controle_andares" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema elevador/controle_andares.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730647998536 ""} { "Info" "ISGN_ENTITY_NAME" "2 controle_proximo_andar " "Found entity 2: controle_proximo_andar" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema elevador/controle_andares.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730647998536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730647998536 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controle_andares.v(8) " "Verilog HDL Instantiation warning at controle_andares.v(8): instance has no name" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema elevador/controle_andares.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730647998536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle_andares " "Elaborating entity \"controle_andares\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730647998609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_proximo_andar controle_proximo_andar:comb_3 " "Elaborating entity \"controle_proximo_andar\" for hierarchy \"controle_proximo_andar:comb_3\"" {  } { { "controle_andares.v" "comb_3" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema elevador/controle_andares.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730647998611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_d FF_d:FlipFlop_Q1 " "Elaborating entity \"FF_d\" for hierarchy \"FF_d:FlipFlop_Q1\"" {  } { { "controle_andares.v" "FlipFlop_Q1" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema elevador/controle_andares.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730647998612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730647999012 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730647999012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730647999012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730647999012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730647999073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  3 12:33:19 2024 " "Processing ended: Sun Nov  3 12:33:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730647999073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730647999073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730647999073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730647999073 ""}
