// Seed: 2231238978
module module_0 (
    input wire id_0
    , id_3,
    input tri0 id_1
);
  assign id_3 = id_1;
  uwire id_4;
  wire  id_5;
  assign id_4 = 1;
  id_6(
      .id_0(1), .id_1(id_4), .id_2(id_3)
  );
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wand id_11,
    input uwire id_12,
    output wand id_13,
    output wand id_14,
    input wire id_15
);
  assign id_14 = 1;
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_11
  );
endmodule
