m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Ealtera_avalon_clock_source
Z0 w1591017492
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 d/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z4 8./../disenyo_qsys_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z5 F./../disenyo_qsys_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22
V3L:MIa>bToS@2cG6cZ@Ih2
!s100 X:=]mD_8g=RiSOoP1?_3P1
Z6 OV;C;10.5b;63
32
Z7 !s110 1591017516
!i10b 1
Z8 !s108 1591017516.000000
Z9 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_avalon_clock_source.vhd|-work|disenyo_qsys_inst_clk_bfm|
Z10 !s107 ./../disenyo_qsys_tb/simulation/submodules/altera_avalon_clock_source.vhd|
!i113 1
Z11 o-work disenyo_qsys_inst_clk_bfm
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
Z13 DEx4 work 26 altera_avalon_clock_source 0 22 3L:MIa>bToS@2cG6cZ@Ih2
l36
L29
Z14 V[Tk;U;BO?z8b=78?YdGH93
Z15 !s100 9Z]2V^Qb:4^eK3eXY2mlX3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
