$date
	Sun Oct 16 16:49:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder3to8_tb $end
$var wire 8 ! y [0:7] $end
$var reg 1 " En $end
$var reg 3 # i [2:0] $end
$scope module d0 $end
$var wire 1 " En $end
$var wire 3 $ i [2:0] $end
$var wire 8 % y [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 %
b11 $
b11 #
1"
b10000 !
$end
#20
b1 !
b1 %
b111 #
b111 $
#40
b0 !
b0 %
b11 #
b11 $
0"
#60
