Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 19 10:33:31 2020
| Host         : LAPTOP-1RN17QUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.716        0.000                      0                 2233        0.013        0.000                      0                 2233        3.000        0.000                       0                  1069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              12.716        0.000                      0                 2095        0.013        0.000                      0                 2095        9.020        0.000                       0                   988  
clk_fpga_1                                                                                                                                                                           7.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.017        0.000                      0                  138        0.265        0.000                      0                  138       49.500        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       12.908        0.000                      0                    1        0.689        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.716ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 2.327ns (32.861%)  route 4.754ns (67.139%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 23.401 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.723 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[1]
                         net (fo=1, routed)           0.845    10.568    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[1]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.329    10.897 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.897    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0_n_0
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.551    23.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.397    23.798    
                         clock uncertainty           -0.302    23.496    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.118    23.614    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.614    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 12.716    

Slack (MET) :             12.821ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.119ns (30.377%)  route 4.857ns (69.623%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.514 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[2]
                         net (fo=1, routed)           0.947    10.461    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[2]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.330    10.791 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.791    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1__0_n_0
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.550    23.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.397    23.797    
                         clock uncertainty           -0.302    23.495    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.118    23.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.613    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 12.821    

Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 2.231ns (32.069%)  route 4.726ns (67.931%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.628 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[2]
                         net (fo=1, routed)           0.817    10.445    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[2]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.328    10.773 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.773    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0_n_0
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.550    23.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.397    23.797    
                         clock uncertainty           -0.302    23.495    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.118    23.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.613    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.354ns (19.767%)  route 5.496ns (80.233%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 23.399 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.503     8.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.358     9.185 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2/O
                         net (fo=12, routed)          1.152    10.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.328    10.666 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[5]_i_1/O
                         net (fo=1, routed)           0.000    10.666    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[5]
    SLICE_X3Y35          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.549    23.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y35          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism              0.397    23.796    
                         clock uncertainty           -0.302    23.494    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.031    23.525    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         23.525    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 2.211ns (31.877%)  route 4.725ns (68.123%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 23.401 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.611 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           0.816    10.427    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.325    10.752 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.752    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.551    23.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.397    23.798    
                         clock uncertainty           -0.302    23.496    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.118    23.614    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.614    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.881ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.202ns (31.840%)  route 4.714ns (68.160%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.588 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           0.805    10.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[3]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.339    10.732 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0_n_0
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.550    23.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.397    23.797    
                         clock uncertainty           -0.302    23.495    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.118    23.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.613    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                 12.881    

Slack (MET) :             12.967ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 2.283ns (33.608%)  route 4.510ns (66.392%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.702 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[3]
                         net (fo=1, routed)           0.601    10.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1[3]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.306    10.609 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0/O
                         net (fo=1, routed)           0.000    10.609    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0_n_0
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.550    23.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.397    23.797    
                         clock uncertainty           -0.302    23.495    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.081    23.576    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         23.576    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                 12.967    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.216ns (33.020%)  route 4.495ns (66.980%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.069     8.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.332     8.725 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.725    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.609 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[1]
                         net (fo=1, routed)           0.586    10.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[1]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.332    10.527 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.527    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0_n_0
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.550    23.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.397    23.797    
                         clock uncertainty           -0.302    23.495    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.118    23.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         23.613    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 1.354ns (20.669%)  route 5.197ns (79.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 23.398 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.503     8.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.358     9.185 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2/O
                         net (fo=12, routed)          0.853    10.039    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.328    10.367 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000    10.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[2]
    SLICE_X5Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.548    23.398    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.397    23.795    
                         clock uncertainty           -0.302    23.493    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    23.524    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         23.524    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.354ns (20.683%)  route 5.193ns (79.318%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 23.399 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684     3.816    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     4.334 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.840     6.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.324 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.503     8.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.358     9.185 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2/O
                         net (fo=12, routed)          0.849    10.034    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.328    10.362 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000    10.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[9]
    SLICE_X5Y35          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.549    23.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y35          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism              0.397    23.796    
                         clock uncertainty           -0.302    23.494    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.032    23.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         23.526    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 13.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.483%)  route 0.198ns (51.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.198     1.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0_n_0
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.769%)  route 0.238ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.238     1.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X4Y49          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.856     1.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.118     1.776    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.885    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.834%)  route 0.159ns (41.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.559     1.478    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.159     1.765    design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.099     1.864 r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    design_1_i/rst_ps7_0_50M/U0/SEQ/p_3_out[2]
    SLICE_X22Y36         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.825     1.863    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.123     1.740    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.092     1.832    design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.567     1.486    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.110     1.737    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.835     1.873    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.373     1.499    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.682    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.635%)  route 0.188ns (45.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.188     1.823    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.098     1.921 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.921    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.851     1.889    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.863    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.568     1.487    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.161     1.790    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.836     1.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.351     1.522    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.104     1.738    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.854     1.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.370     1.521    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.651    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.605%)  route 0.272ns (59.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.566     1.485    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y47         FDSE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.272     1.898    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.943 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.943    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.832     1.870    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092     1.844    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.035%)  route 0.277ns (56.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.277     1.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.991 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.991    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     1.889    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.920%)  route 0.275ns (66.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.275     1.917    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y45    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X15Y47    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X15Y47    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y47    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y45    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y45    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y45    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y45    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y49    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.017ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 3.196ns (54.046%)  route 2.717ns (45.954%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.582 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.582    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_6
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 94.017    

Slack (MET) :             94.025ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 3.188ns (53.984%)  route 2.717ns (46.016%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.574 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.574    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 94.025    

Slack (MET) :             94.101ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 3.112ns (53.384%)  route 2.717ns (46.616%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.498 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.498    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_5
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 94.101    

Slack (MET) :             94.121ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 3.092ns (53.224%)  route 2.717ns (46.776%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.478 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.478    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_7
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 94.121    

Slack (MET) :             94.134ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 3.079ns (53.119%)  route 2.717ns (46.881%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.465 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.465    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_6
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y39         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 94.134    

Slack (MET) :             94.142ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 3.071ns (53.054%)  route 2.717ns (46.946%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.457 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.457    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y39         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                 94.142    

Slack (MET) :             94.218ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.995ns (52.429%)  route 2.717ns (47.571%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.381 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.381    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_5
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y39         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 94.218    

Slack (MET) :             94.238ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.975ns (52.262%)  route 2.717ns (47.738%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.361    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_7
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
                         clock pessimism              0.139   101.640    
                         clock uncertainty           -0.149   101.491    
    SLICE_X16Y39         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 94.238    

Slack (MET) :             94.250ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.962ns (52.153%)  route 2.717ns (47.847%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.348    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_6
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.149   101.490    
    SLICE_X16Y38         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 94.250    

Slack (MET) :             94.258ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.954ns (52.085%)  route 2.717ns (47.915%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.666     1.669    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.009    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.133 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.133    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.683 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.797 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.797    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.911 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.911    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.025 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.896     5.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.044    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.557 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.557    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.674 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.674    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.025    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.340    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_4
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.149   101.490    
    SLICE_X16Y38         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 94.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.564    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/Q
                         net (fo=2, routed)           0.170     0.875    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism             -0.268     0.564    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.091     0.655    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.557     0.559    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/Q
                         net (fo=2, routed)           0.177     0.899    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/ds
    SLICE_X20Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.944 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_i_1/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_i_1_n_0
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                         clock pessimism             -0.269     0.559    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.120     0.679    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.655%)  route 0.189ns (50.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X17Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/Q
                         net (fo=13, routed)          0.189     0.892    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[0]
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.937 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X17Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X17Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.092     0.655    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.873    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
    SLICE_X16Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.918 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.982 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.982    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_4
    SLICE_X16Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.134     0.695    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.560     0.562    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.874    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
    SLICE_X16Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.919 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.983 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.983    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_4
    SLICE_X16Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.827     0.829    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.134     0.696    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.149     0.874    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]
    SLICE_X16Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.919 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[8]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.983 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.983    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_4
    SLICE_X16Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.134     0.695    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/Q
                         net (fo=3, routed)           0.149     0.876    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
    SLICE_X16Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[20]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_4
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.134     0.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/Q
                         net (fo=3, routed)           0.149     0.876    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
    SLICE_X16Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[24]_i_2/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[24]_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.134     0.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y34         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.149     0.874    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]
    SLICE_X16Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.919 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[4]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.983 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.983    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_4
    SLICE_X16Y34         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.825     0.827    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y34         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
                         clock pessimism             -0.266     0.561    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.134     0.695    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.564    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/Q
                         net (fo=3, routed)           0.149     0.877    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
    SLICE_X16Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.922 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[28]_i_2/O
                         net (fo=1, routed)           0.000     0.922    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[28]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.986 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.986    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.134     0.698    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y38     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y42     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y33     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y40     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y33     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        4.338ns  (logic 1.182ns (27.248%)  route 3.156ns (72.752%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    3.816ns = ( 83.816 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    82.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    82.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         1.684    83.816    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456    84.272 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=2, routed)           1.425    85.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[6]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124    85.821 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8/O
                         net (fo=1, routed)           0.680    86.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8_n_0
    SLICE_X16Y42         LUT5 (Prop_lut5_I2_O)        0.150    86.651 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4/O
                         net (fo=1, routed)           0.647    87.297    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.328    87.625 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.405    88.030    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.124    88.154 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000    88.154    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   101.501    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000   101.501    
                         clock uncertainty           -0.469   101.032    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029   101.061    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.061    
                         arrival time                         -88.154    
  -------------------------------------------------------------------
                         slack                                 12.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.180%)  route 0.411ns (68.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=988, routed)         0.565     1.484    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.411     2.036    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[15]
    SLICE_X17Y40         LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     2.081    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X17Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.469     1.301    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.091     1.392    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.689    





