
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F63)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={0,rS,rT,rD,0,37}                            ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F70)
	S7= IR_ID.In={0,rS,rT,rD,0,37}                              Path(S5,S6)
	S8= CtrlIR_ID=1                                             Premise(F114)
	S9= [IR_ID]={0,rS,rT,rD,0,37}                               IR_ID-Write(S7,S8)
	S10= CtrlPC=0                                               Premise(F120)
	S11= CtrlPCInc=1                                            Premise(F121)
	S12= PC[Out]=addr+4                                         PC-Inc(S0,S10,S11)
	S13= GPR[rS]=a                                              Premise(F129)
	S14= GPR[rT]=b                                              Premise(F130)

ID	S15= IR_ID.Out={0,rS,rT,rD,0,37}                            IR-Out(S9)
	S16= IR_ID.Out25_21=rS                                      IR-Out(S9)
	S17= IR_ID.Out20_16=rT                                      IR-Out(S9)
	S18= FU.OutID1=>A_EX.In                                     Premise(F263)
	S19= FU.OutID2=>B_EX.In                                     Premise(F265)
	S20= GPR.Rdata1=>FU.InID1                                   Premise(F302)
	S21= GPR.Rdata2=>FU.InID2                                   Premise(F304)
	S22= IR_ID.Out25_21=>GPR.RReg1                              Premise(F310)
	S23= GPR.RReg1=rS                                           Path(S16,S22)
	S24= GPR.Rdata1=a                                           GPR-Read(S23,S13)
	S25= FU.InID1=a                                             Path(S24,S20)
	S26= FU.OutID1=FU(a)                                        FU-Forward(S25)
	S27= A_EX.In=FU(a)                                          Path(S26,S18)
	S28= IR_ID.Out20_16=>GPR.RReg2                              Premise(F311)
	S29= GPR.RReg2=rT                                           Path(S17,S28)
	S30= GPR.Rdata2=b                                           GPR-Read(S29,S14)
	S31= FU.InID2=b                                             Path(S30,S21)
	S32= FU.OutID2=FU(b)                                        FU-Forward(S31)
	S33= B_EX.In=FU(b)                                          Path(S32,S19)
	S34= IR_ID.Out=>IR_EX.In                                    Premise(F321)
	S35= IR_EX.In={0,rS,rT,rD,0,37}                             Path(S15,S34)
	S36= CtrlA_EX=1                                             Premise(F351)
	S37= [A_EX]=FU(a)                                           A_EX-Write(S27,S36)
	S38= CtrlB_EX=1                                             Premise(F352)
	S39= [B_EX]=FU(b)                                           B_EX-Write(S33,S38)
	S40= CtrlIR_EX=1                                            Premise(F365)
	S41= [IR_EX]={0,rS,rT,rD,0,37}                              IR_EX-Write(S35,S40)
	S42= CtrlPC=0                                               Premise(F372)
	S43= CtrlPCInc=0                                            Premise(F373)
	S44= PC[Out]=addr+4                                         PC-Hold(S12,S42,S43)

EX	S45= A_EX.Out=FU(a)                                         A_EX-Out(S37)
	S46= B_EX.Out=FU(b)                                         B_EX-Out(S39)
	S47= IR_EX.Out={0,rS,rT,rD,0,37}                            IR_EX-Out(S41)
	S48= A_EX.Out=>ALU.A                                        Premise(F381)
	S49= ALU.A=FU(a)                                            Path(S45,S48)
	S50= B_EX.Out=>ALU.B                                        Premise(F382)
	S51= ALU.B=FU(b)                                            Path(S46,S50)
	S52= ALU.Out=FU(a)|FU(b)                                    ALU(S49,S51)
	S53= ALU.Out=>ALUOut_MEM.In                                 Premise(F386)
	S54= ALUOut_MEM.In=FU(a)|FU(b)                              Path(S52,S53)
	S55= IR_EX.Out=>IR_MEM.In                                   Premise(F450)
	S56= IR_MEM.In={0,rS,rT,rD,0,37}                            Path(S47,S55)
	S57= CtrlALUOut_MEM=1                                       Premise(F479)
	S58= [ALUOut_MEM]=FU(a)|FU(b)                               ALUOut_MEM-Write(S54,S57)
	S59= CtrlIR_MEM=1                                           Premise(F494)
	S60= [IR_MEM]={0,rS,rT,rD,0,37}                             IR_MEM-Write(S56,S59)
	S61= CtrlPC=0                                               Premise(F498)
	S62= CtrlPCInc=0                                            Premise(F499)
	S63= PC[Out]=addr+4                                         PC-Hold(S44,S61,S62)

MEM	S64= ALUOut_MEM.Out=FU(a)|FU(b)                             ALUOut_MEM-Out(S58)
	S65= IR_MEM.Out={0,rS,rT,rD,0,37}                           IR_MEM-Out(S60)
	S66= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F513)
	S67= ALUOut_WB.In=FU(a)|FU(b)                               Path(S64,S66)
	S68= IR_MEM.Out=>IR_WB.In                                   Premise(F577)
	S69= IR_WB.In={0,rS,rT,rD,0,37}                             Path(S65,S68)
	S70= CtrlALUOut_WB=1                                        Premise(F607)
	S71= [ALUOut_WB]=FU(a)|FU(b)                                ALUOut_WB-Write(S67,S70)
	S72= CtrlIR_WB=1                                            Premise(F620)
	S73= [IR_WB]={0,rS,rT,rD,0,37}                              IR_WB-Write(S69,S72)
	S74= CtrlPC=0                                               Premise(F623)
	S75= CtrlPCInc=0                                            Premise(F624)
	S76= PC[Out]=addr+4                                         PC-Hold(S63,S74,S75)

WB	S77= ALUOut_WB.Out=FU(a)|FU(b)                              ALUOut_WB-Out(S71)
	S78= IR_WB.Out15_11=rD                                      IR-Out(S73)
	S79= ALUOut_WB.Out=>GPR.WData                               Premise(F938)
	S80= GPR.WData=FU(a)|FU(b)                                  Path(S77,S79)
	S81= IR_WB.Out15_11=>GPR.WReg                               Premise(F939)
	S82= GPR.WReg=rD                                            Path(S78,S81)
	S83= CtrlGPR=1                                              Premise(F996)
	S84= GPR[rD]=FU(a)|FU(b)                                    GPR-Write(S82,S80,S83)
	S85= CtrlPC=0                                               Premise(F998)
	S86= CtrlPCInc=0                                            Premise(F999)
	S87= PC[Out]=addr+4                                         PC-Hold(S76,S85,S86)

POST	S84= GPR[rD]=FU(a)|FU(b)                                    GPR-Write(S82,S80,S83)
	S87= PC[Out]=addr+4                                         PC-Hold(S76,S85,S86)

