EESchema-DOCLIB  Version 2.0
#
$CMP 10M04SCE144
D Intel MAX 10 FPGA
K Intel MAX 10 FPGA
F https://www.mouser.se/datasheet/2/612/m10_overview-2401081.pdf
$ENDCMP
#
$CMP 68SEC000
D 16/32-bit Microprocessor
K 68000 Microprocessor CPU
F https://www.nxp.com/docs/en/reference-manual/MC68000UM.pdf
$ENDCMP
#
$CMP Conn_2Rows-86Pins_even_odd
D Generic connector, double row, 86 pins, even/odd pin numbering scheme (row 2 odd numbers, row 1 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)
K connector
F ~
$ENDCMP
#
$CMP IS61WV20488FBLL-10TLI
D 2Mx8 HIGH-SPEED ASYNCHRONOUS, CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY, 10ns, TSOP II-44
K SRAM MEMORY
F https://www.mouser.se/datasheet/2/198/61-64WV20488FALL-FBLL-1518520.pdf
$ENDCMP
#
$CMP LD29150PTR
D 1.5A low dropout linear regulator, adjustable output, TO-252
K 1.5A LDO linear voltage regulator adjustable positive
F http://ww1.microchip.com/downloads/en/devicedoc/20005685a.pdf
$ENDCMP
#
$CMP SN74AUP1T87DCKR
D XNOR gate, Schmitt trigger, Partial power down (Ioff), 2-INPUT EXCLUSIVE-NOR GATE
K XNOR gate, Schmitt trigger, Partial power down (Ioff), 2-INPUTEXCLUSIVE-NOR GATE
F https://www.ti.com/lit/ds/symlink/sn74aup1t87.pdf
$ENDCMP
#
$CMP SN74CBT16211
D 24-bit FET bus switch with level shifter
K bus
F https://www.ti.com/lit/ds/symlink/sn74cbtd16211.pdf
$ENDCMP
#
#End Doc Library
