e41388d508a5 ("drm/i915/pvc: Add new BCS engines to GuC engine list")
f9576e36c6b4 ("drm/i915/xehp: Support platforms with CCS engines but no RCS")
ff6b19d3a0f9 ("drm/i915/xehp: Add compute workarounds")
ea4ca894a160 ("drm/i915/xehp/guc: enable compute engine inside GuC")
87cb6d80f2d1 ("drm/i915/xehp: Enable ccs/dual-ctx in RCU_MODE")
adfadb5638bf ("drm/i915/xehp: Define context scheduling attributes in lrc descriptor")
f4c1fdb93992 ("drm/i915: Move context descriptor fields to intel_lrc.h")
c674c5b9342e ("drm/i915/xehp: CCS should use RCS setup functions")
944823c94639 ("drm/i915/xehp: Define compute class and engine")
d9a5696e7d52 ("drm/i915/guc: Convert golden context prep to iosys_map")
91a33f7e2070 ("drm/i915/guc: Add read/write helpers for ADS blob")
0d53879faada ("drm/i915/gt: Order GT registers by MMIO offset")
bd3de31950ae ("drm/i915/gt: Use consistent offset notation in intel_gt_regs.h")
680a5cd10b9c ("drm/i915/gt: Cleanup spacing of intel_gt_regs.h")
ab9e00a3509a ("drm/i915/gt: Use parameterized RING_MI_MODE")
93cc7aa0b037 ("drm/i915/gt: Move SFC lock bits to intel_engine_regs.h")
4895b90dd510 ("drm/i915/gt: Drop duplicate register definition for VDBOX_CGCTL3F18")
22ba60f617bd ("drm/i915: Move [more] GT registers to their own header file")
0d6419e9c855 ("drm/i915: Move GT registers to their own header file")
e71a74122863 ("drm/i915: Parameterize MI_PREDICATE registers")
