#@ # 
#@ # Running pt_shell Version O-2018.06 for linux64 -- May 16, 2018
#@ # Date:   Mon May 22 21:28:01 2023
#@ # Run by: reethika@mo.ece.pdx.edu
#@ 

source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup
#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup

#@ #
#@ # .synopsys_pt.setup: Initialization File for PrimeTime
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparcOS5" || $sh_arch == "hpux10" ||      $sh_arch == "hp32" || $sh_arch == "linux" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ 
#@ #
#@ # Synopsys strongly recommends that you use new variable message
#@ # tracing for debugging purposes only.
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ alias report_constraints	report_constraint
#@ alias report_clocks		report_clock
#@ 
#@ #
#@ # The alias for get_clock was added when get_clock_network_objects
#@ # was introduced, as it conflicts with get_clocks (and get_clock is a
#@ # typical abbreviation for get_clocks)
#@ #
#@ alias get_clock get_clocks
#@ 
#@ 
#@ #
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ 
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup

source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.synopsys_pt.setup
#@ # -- Starting source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.synopsys_pt.setup

#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ #  Library Setup
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ set synthetic_library dw_foundation.sldb
#@ 
#@ # This ensures that temporary files generated during
#@ # analysis [reading of verilog/vhdl] are stored in the directory "analyzed"
#@ #define_design_lib DEFAULT -path ./analyzed
#@ 
#@ #suppress_message {VHDL-2285 TIM-052 UID-401 OPT-1006 VHD-4 PSYN-256 TLUP-004 TLUP-005 MWDC-023 PSYN-040 PSYN-087 PSYN-088}
#@ 
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ # General setup
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ # Create log files with datestamp
#@ set timestamp [clock format [clock scan now] -format "%Y-%m-%d_%H-%M"]
#@ set sh_output_log_file "${synopsys_program_name}.log.$timestamp"
#@ set sh_command_log_file "${synopsys_program_name}.cmd.$timestamp"
#@ 
#@ # Disable tracking and reporting of when new variables are created
#@ set sh_new_variable_message false
#@ 
#@ # No assign or tri in verilog netlist
#@ set verilogout_no_tri true
#@ 
#@ 
#@ # For ICC
#@ echo "setting auto_restore_mw_cel_lib_setup true"
#@ set auto_restore_mw_cel_lib_setup true
#@ 
#@ set enable_page_mode false
#@ set sh_enable_page_mode false
#@ 
#@ alias _ measure_time
#@ 
#@ alias o {puts "setting top_design to: " ; set top_design ORCA_TOP}
#@ alias e {puts "setting top_design to: " ; set top_design ExampleRocketSystem}
#@ alias f {puts "setting top_design to: " ; set top_design fifo1}
#@ alias fs {puts "setting top_design to: " ; set top_design fifo1_sram}
#@ 
#@ # -- End source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.synopsys_pt.setup

#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/itcl4.0.2/itcl.tcl

#@ #
#@ # itcl.tcl
#@ # ----------------------------------------------------------------------
#@ # Invoked automatically upon startup to customize the interpreter
#@ # for [incr Tcl].
#@ # ----------------------------------------------------------------------
#@ #   AUTHOR:  Michael J. McLennan
#@ #            Bell Labs Innovations for Lucent Technologies
#@ #            mmclennan@lucent.com
#@ #            http://www.tcltk.com/itcl
#@ # ----------------------------------------------------------------------
#@ #            Copyright (c) 1993-1998  Lucent Technologies, Inc.
#@ # ======================================================================
#@ # See the file "license.terms" for information on usage and
#@ # redistribution of this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ 
#@ proc ::itcl::delete_helper { name args } {
#@     ::itcl::delete object $name
#@ }
#@ 
#@ # ----------------------------------------------------------------------
#@ #  USAGE:  local <className> <objName> ?<arg> <arg>...?
#@ #
#@ #  Creates a new object called <objName> in class <className>, passing
#@ #  the remaining <arg>'s to the constructor.  Unlike the usual
#@ #  [incr Tcl] objects, however, an object created by this procedure
#@ #  will be automatically deleted when the local call frame is destroyed.
#@ #  This command is useful for creating objects that should only remain
#@ #  alive until a procedure exits.
#@ # ----------------------------------------------------------------------
#@ proc ::itcl::local {class name args} {
#@     set ptr [uplevel [list $class $name] $args]
#@     uplevel [list set itcl-local-$ptr $ptr]
#@     set cmd [uplevel namespace which -command $ptr]
#@     uplevel [list trace variable itcl-local-$ptr u         "::itcl::delete_helper $cmd"]
#@     return $ptr
#@ }
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_mkindex
#@ # ----------------------------------------------------------------------
#@ # Define Itcl commands that will be recognized by the auto_mkindex
#@ # parser in Tcl...
#@ #
#@ 
#@ #
#@ # USAGE:  itcl::class name body
#@ # Adds an entry for the given class declaration.
#@ #
#@ foreach __cmd {itcl::class class itcl::type type ictl::widget widget itcl::widgetadaptor widgetadaptor itcl::extendedclass extendedclass} {
#@     auto_mkindex_parser::command $__cmd {name body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@ 
#@ 	variable parser
#@ 	variable contextStack
#@ 	set contextStack [linsert $contextStack 0 $name]
#@ 	$parser eval $body
#@ 	set contextStack [lrange $contextStack 1 end]
#@     }
#@ }
#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/tcl8.6/auto.tcl

#@ # auto.tcl --
#@ #
#@ # utility procs formerly in init.tcl dealing with auto execution of commands
#@ # and can be auto loaded themselves.
#@ #
#@ # Copyright (c) 1991-1993 The Regents of the University of California.
#@ # Copyright (c) 1994-1998 Sun Microsystems, Inc.
#@ #
#@ # See the file "license.terms" for information on usage and redistribution of
#@ # this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ #
#@ 
#@ # auto_reset --
#@ #
#@ # Destroy all cached information for auto-loading and auto-execution, so that
#@ # the information gets recomputed the next time it's needed.  Also delete any
#@ # commands that are listed in the auto-load index.
#@ #
#@ # Arguments:
#@ # None.
#@ 
#@ proc auto_reset {} {
#@     global auto_execs auto_index auto_path
#@     if {[array exists auto_index]} {
#@ 	foreach cmdName [array names auto_index] {
#@ 	    set fqcn [namespace which $cmdName]
#@ 	    if {$fqcn eq ""} {
#@ 		continue
#@ 	    }
#@ 	    rename $fqcn {}
#@ 	}
#@     }
#@     unset -nocomplain auto_execs auto_index ::tcl::auto_oldpath
#@     if {[catch {llength $auto_path}]} {
#@ 	set auto_path [list [info library]]
#@     } elseif {[info library] ni $auto_path} {
#@ 	lappend auto_path [info library]
#@     }
#@ }
#@ 
#@ # tcl_findLibrary --
#@ #
#@ #	This is a utility for extensions that searches for a library directory
#@ #	using a canonical searching algorithm. A side effect is to source the
#@ #	initialization script and set a global library variable.
#@ #
#@ # Arguments:
#@ # 	basename	Prefix of the directory name, (e.g., "tk")
#@ #	version		Version number of the package, (e.g., "8.0")
#@ #	patch		Patchlevel of the package, (e.g., "8.0.3")
#@ #	initScript	Initialization script to source (e.g., tk.tcl)
#@ #	enVarName	environment variable to honor (e.g., TK_LIBRARY)
#@ #	varName		Global variable to set when done (e.g., tk_library)
#@ 
#@ proc tcl_findLibrary {basename version patch initScript enVarName varName} {
#@     upvar #0 $varName the_library
#@     global auto_path env tcl_platform
#@ 
#@     set dirs {}
#@     set errors {}
#@ 
#@     # The C application may have hardwired a path, which we honor
#@ 
#@     if {[info exists the_library] && $the_library ne ""} {
#@ 	lappend dirs $the_library
#@     } else {
#@ 	# Do the canonical search
#@ 
#@ 	# 1. From an environment variable, if it exists.  Placing this first
#@ 	#    gives the end-user ultimate control to work-around any bugs, or
#@ 	#    to customize.
#@ 
#@         if {[info exists env($enVarName)]} {
#@             lappend dirs $env($enVarName)
#@         }
#@ 
#@ 	# 2. In the package script directory registered within the
#@ 	#    configuration of the package itself.
#@ 
#@ 	catch {
#@ 	    lappend dirs [::${basename}::pkgconfig get scriptdir,runtime]
#@ 	}
#@ 
#@ 	# 3. Relative to auto_path directories.  This checks relative to the
#@ 	# Tcl library as well as allowing loading of libraries added to the
#@ 	# auto_path that is not relative to the core library or binary paths.
#@ 	foreach d $auto_path {
#@ 	    lappend dirs [file join $d $basename$version]
#@ 	    if {$tcl_platform(platform) eq "unix"
#@ 		    && $tcl_platform(os) eq "Darwin"} {
#@ 		# 4. On MacOSX, check the Resources/Scripts subdir too
#@ 		lappend dirs [file join $d $basename$version Resources Scripts]
#@ 	    }
#@ 	}
#@ 
#@ 	# 3. Various locations relative to the executable
#@ 	# ../lib/foo1.0		(From bin directory in install hierarchy)
#@ 	# ../../lib/foo1.0	(From bin/arch directory in install hierarchy)
#@ 	# ../library		(From unix directory in build hierarchy)
#@ 	#
#@ 	# Remaining locations are out of date (when relevant, they ought to be
#@ 	# covered by the $::auto_path seach above) and disabled.
#@ 	#
#@ 	# ../../library		(From unix/arch directory in build hierarchy)
#@ 	# ../../foo1.0.1/library
#@ 	#		(From unix directory in parallel build hierarchy)
#@ 	# ../../../foo1.0.1/library
#@ 	#		(From unix/arch directory in parallel build hierarchy)
#@ 
#@         set parentDir [file dirname [file dirname [info nameofexecutable]]]
#@         set grandParentDir [file dirname $parentDir]
#@         lappend dirs [file join $parentDir lib $basename$version]
#@         lappend dirs [file join $grandParentDir lib $basename$version]
#@         lappend dirs [file join $parentDir library]
#@ 	if {0} {
#@ 	    lappend dirs [file join $grandParentDir library]
#@ 	    lappend dirs [file join $grandParentDir $basename$patch library]
#@ 	    lappend dirs [file join [file dirname $grandParentDir] 			      $basename$patch library]
#@ 	}
#@     }
#@     # uniquify $dirs in order
#@     array set seen {}
#@     foreach i $dirs {
#@ 	# Take note that the [file normalize] below has been noted to cause
#@ 	# difficulties for the freewrap utility.  See Bug 1072136.  Until
#@ 	# freewrap resolves the matter, one might work around the problem by
#@ 	# disabling that branch.
#@ 	if {[interp issafe]} {
#@ 	    set norm $i
#@ 	} else {
#@ 	    set norm [file normalize $i]
#@ 	}
#@ 	if {[info exists seen($norm)]} {
#@ 	    continue
#@ 	}
#@ 	set seen($norm) {}
#@ 	lappend uniqdirs $i
#@     }
#@     set dirs $uniqdirs
#@     foreach i $dirs {
#@         set the_library $i
#@         set file [file join $i $initScript]
#@ 
#@ 	# source everything when in a safe interpreter because we have a
#@ 	# source command, but no file exists command
#@ 
#@         if {[interp issafe] || [file exists $file]} {
#@             if {![catch {uplevel #0 [list source $file]} msg opts]} {
#@                 return
#@             }
#@ 	    append errors "$file: $msg\n"
#@ 	    append errors [dict get $opts -errorinfo]\n
#@         }
#@     }
#@     unset -nocomplain the_library
#@     set msg "Can't find a usable $initScript in the following directories: \n"
#@     append msg "    $dirs\n\n"
#@     append msg "$errors\n\n"
#@     append msg "This probably means that $basename wasn't installed properly.\n"
#@     error $msg
#@ }
#@ 
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_mkindex
#@ # ----------------------------------------------------------------------
#@ # The following procedures are used to generate the tclIndex file from Tcl
#@ # source files.  They use a special safe interpreter to parse Tcl source
#@ # files, writing out index entries as "proc" commands are encountered.  This
#@ # implementation won't work in a safe interpreter, since a safe interpreter
#@ # can't create the special parser and mess with its commands.
#@ 
#@ if {[interp issafe]} {
#@     return	;# Stop sourcing the file here
#@ }
#@ 
#@ # auto_mkindex --
#@ # Regenerate a tclIndex file from Tcl source files.  Takes as argument the
#@ # name of the directory in which the tclIndex file is to be placed, followed
#@ # by any number of glob patterns to use in that directory to locate all of the
#@ # relevant files.
#@ #
#@ # Arguments:
#@ # dir -		Name of the directory in which to create an index.
#@ 
#@ # args -	Any number of additional arguments giving the names of files
#@ #		within dir.  If no additional are given auto_mkindex will look
#@ #		for *.tcl.
#@ 
#@ proc auto_mkindex {dir args} {
#@     if {[interp issafe]} {
#@         error "can't generate index within safe interpreter"
#@     }
#@ 
#@     set oldDir [pwd]
#@     cd $dir
#@ 
#@     append index "# Tcl autoload index file, version 2.0\n"
#@     append index "# This file is generated by the \"auto_mkindex\" command\n"
#@     append index "# and sourced to set up indexing information for one or\n"
#@     append index "# more commands.  Typically each line is a command that\n"
#@     append index "# sets an element in the auto_index array, where the\n"
#@     append index "# element name is the name of a command and the value is\n"
#@     append index "# a script that loads the command.\n\n"
#@     if {![llength $args]} {
#@ 	set args *.tcl
#@     }
#@ 
#@     auto_mkindex_parser::init
#@     foreach file [glob -- {*}$args] {
#@ 	try {
#@ 	    append index [auto_mkindex_parser::mkindex $file]
#@ 	} on error {msg opts} {
#@ 	    cd $oldDir
#@ 	    return -options $opts $msg
#@ 	}
#@     }
#@     auto_mkindex_parser::cleanup
#@ 
#@     set fid [open "tclIndex" w]
#@     puts -nonewline $fid $index
#@     close $fid
#@     cd $oldDir
#@ }
#@ 
#@ # Original version of auto_mkindex that just searches the source code for
#@ # "proc" at the beginning of the line.
#@ 
#@ proc auto_mkindex_old {dir args} {
#@     set oldDir [pwd]
#@     cd $dir
#@     set dir [pwd]
#@     append index "# Tcl autoload index file, version 2.0\n"
#@     append index "# This file is generated by the \"auto_mkindex\" command\n"
#@     append index "# and sourced to set up indexing information for one or\n"
#@     append index "# more commands.  Typically each line is a command that\n"
#@     append index "# sets an element in the auto_index array, where the\n"
#@     append index "# element name is the name of a command and the value is\n"
#@     append index "# a script that loads the command.\n\n"
#@     if {![llength $args]} {
#@ 	set args *.tcl
#@     }
#@     foreach file [glob -- {*}$args] {
#@ 	set f ""
#@ 	set error [catch {
#@ 	    set f [open $file]
#@ 	    while {[gets $f line] >= 0} {
#@ 		if {[regexp {^proc[ 	]+([^ 	]*)} $line match procName]} {
#@ 		    set procName [lindex [auto_qualify $procName "::"] 0]
#@ 		    append index "set [list auto_index($procName)]"
#@ 		    append index " \[list source \[file join \$dir [list $file]\]\]\n"
#@ 		}
#@ 	    }
#@ 	    close $f
#@ 	} msg opts]
#@ 	if {$error} {
#@ 	    catch {close $f}
#@ 	    cd $oldDir
#@ 	    return -options $opts $msg
#@ 	}
#@     }
#@     set f ""
#@     set error [catch {
#@ 	set f [open tclIndex w]
#@ 	puts -nonewline $f $index
#@ 	close $f
#@ 	cd $oldDir
#@     } msg opts]
#@     if {$error} {
#@ 	catch {close $f}
#@ 	cd $oldDir
#@ 	error $msg $info $code
#@ 	return -options $opts $msg
#@     }
#@ }
#@ 
#@ # Create a safe interpreter that can be used to parse Tcl source files
#@ # generate a tclIndex file for autoloading.  This interp contains commands for
#@ # things that need index entries.  Each time a command is executed, it writes
#@ # an entry out to the index file.
#@ 
#@ namespace eval auto_mkindex_parser {
#@     variable parser ""          ;# parser used to build index
#@     variable index ""           ;# maintains index as it is built
#@     variable scriptFile ""      ;# name of file being processed
#@     variable contextStack ""    ;# stack of namespace scopes
#@     variable imports ""         ;# keeps track of all imported cmds
#@     variable initCommands       ;# list of commands that create aliases
#@     if {![info exists initCommands]} {
#@ 	set initCommands [list]
#@     }
#@ 
#@     proc init {} {
#@ 	variable parser
#@ 	variable initCommands
#@ 
#@ 	if {![interp issafe]} {
#@ 	    set parser [interp create -safe]
#@ 	    $parser hide info
#@ 	    $parser hide rename
#@ 	    $parser hide proc
#@ 	    $parser hide namespace
#@ 	    $parser hide eval
#@ 	    $parser hide puts
#@ 	    foreach ns [$parser invokehidden namespace children ::] {
#@ 		# MUST NOT DELETE "::tcl" OR BAD THINGS HAPPEN!
#@ 		if {$ns eq "::tcl"} continue
#@ 		$parser invokehidden namespace delete $ns
#@ 	    }
#@ 	    foreach cmd [$parser invokehidden info commands ::*] {
#@ 		$parser invokehidden rename $cmd {}
#@ 	    }
#@ 	    $parser invokehidden proc unknown {args} {}
#@ 
#@ 	    # We'll need access to the "namespace" command within the
#@ 	    # interp.  Put it back, but move it out of the way.
#@ 
#@ 	    $parser expose namespace
#@ 	    $parser invokehidden rename namespace _%@namespace
#@ 	    $parser expose eval
#@ 	    $parser invokehidden rename eval _%@eval
#@ 
#@ 	    # Install all the registered psuedo-command implementations
#@ 
#@ 	    foreach cmd $initCommands {
#@ 		eval $cmd
#@ 	    }
#@ 	}
#@     }
#@     proc cleanup {} {
#@ 	variable parser
#@ 	interp delete $parser
#@ 	unset parser
#@     }
#@ }
#@ 
#@ # auto_mkindex_parser::mkindex --
#@ #
#@ # Used by the "auto_mkindex" command to create a "tclIndex" file for the given
#@ # Tcl source file.  Executes the commands in the file, and handles things like
#@ # the "proc" command by adding an entry for the index file.  Returns a string
#@ # that represents the index file.
#@ #
#@ # Arguments:
#@ #	file	Name of Tcl source file to be indexed.
#@ 
#@ proc auto_mkindex_parser::mkindex {file} {
#@     variable parser
#@     variable index
#@     variable scriptFile
#@     variable contextStack
#@     variable imports
#@ 
#@     set scriptFile $file
#@ 
#@     set fid [open $file]
#@     set contents [read $fid]
#@     close $fid
#@ 
#@     # There is one problem with sourcing files into the safe interpreter:
#@     # references like "$x" will fail since code is not really being executed
#@     # and variables do not really exist.  To avoid this, we replace all $ with
#@     # \0 (literally, the null char) later, when getting proc names we will
#@     # have to reverse this replacement, in case there were any $ in the proc
#@     # name.  This will cause a problem if somebody actually tries to have a \0
#@     # in their proc name.  Too bad for them.
#@     set contents [string map [list \$ \0] $contents]
#@ 
#@     set index ""
#@     set contextStack ""
#@     set imports ""
#@ 
#@     $parser eval $contents
#@ 
#@     foreach name $imports {
#@         catch {$parser eval [list _%@namespace forget $name]}
#@     }
#@     return $index
#@ }
#@ 
#@ # auto_mkindex_parser::hook command
#@ #
#@ # Registers a Tcl command to evaluate when initializing the slave interpreter
#@ # used by the mkindex parser.  The command is evaluated in the master
#@ # interpreter, and can use the variable auto_mkindex_parser::parser to get to
#@ # the slave
#@ 
#@ proc auto_mkindex_parser::hook {cmd} {
#@     variable initCommands
#@ 
#@     lappend initCommands $cmd
#@ }
#@ 
#@ # auto_mkindex_parser::slavehook command
#@ #
#@ # Registers a Tcl command to evaluate when initializing the slave interpreter
#@ # used by the mkindex parser.  The command is evaluated in the slave
#@ # interpreter.
#@ 
#@ proc auto_mkindex_parser::slavehook {cmd} {
#@     variable initCommands
#@ 
#@     # The $parser variable is defined to be the name of the slave interpreter
#@     # when this command is used later.
#@ 
#@     lappend initCommands "\$parser eval [list $cmd]"
#@ }
#@ 
#@ # auto_mkindex_parser::command --
#@ #
#@ # Registers a new command with the "auto_mkindex_parser" interpreter that
#@ # parses Tcl files.  These commands are fake versions of things like the
#@ # "proc" command.  When you execute them, they simply write out an entry to a
#@ # "tclIndex" file for auto-loading.
#@ #
#@ # This procedure allows extensions to register their own commands with the
#@ # auto_mkindex facility.  For example, a package like [incr Tcl] might
#@ # register a "class" command so that class definitions could be added to a
#@ # "tclIndex" file for auto-loading.
#@ #
#@ # Arguments:
#@ #	name 	Name of command recognized in Tcl files.
#@ #	arglist	Argument list for command.
#@ #	body 	Implementation of command to handle indexing.
#@ 
#@ proc auto_mkindex_parser::command {name arglist body} {
#@     hook [list auto_mkindex_parser::commandInit $name $arglist $body]
#@ }
#@ 
#@ # auto_mkindex_parser::commandInit --
#@ #
#@ # This does the actual work set up by auto_mkindex_parser::command. This is
#@ # called when the interpreter used by the parser is created.
#@ #
#@ # Arguments:
#@ #	name 	Name of command recognized in Tcl files.
#@ #	arglist	Argument list for command.
#@ #	body 	Implementation of command to handle indexing.
#@ 
#@ proc auto_mkindex_parser::commandInit {name arglist body} {
#@     variable parser
#@ 
#@     set ns [namespace qualifiers $name]
#@     set tail [namespace tail $name]
#@     if {$ns eq ""} {
#@         set fakeName [namespace current]::_%@fake_$tail
#@     } else {
#@         set fakeName [namespace current]::[string map {:: _} _%@fake_$name]
#@     }
#@     proc $fakeName $arglist $body
#@ 
#@     # YUK!  Tcl won't let us alias fully qualified command names, so we can't
#@     # handle names like "::itcl::class".  Instead, we have to build procs with
#@     # the fully qualified names, and have the procs point to the aliases.
#@ 
#@     if {[string match *::* $name]} {
#@         set exportCmd [list _%@namespace export [namespace tail $name]]
#@         $parser eval [list _%@namespace eval $ns $exportCmd]
#@ 
#@ 	# The following proc definition does not work if you want to tolerate
#@ 	# space or something else diabolical in the procedure name, (i.e.,
#@ 	# space in $alias). The following does not work:
#@ 	#   "_%@eval {$alias} \$args"
#@ 	# because $alias gets concat'ed to $args.  The following does not work
#@ 	# because $cmd is somehow undefined
#@ 	#   "set cmd {$alias} \; _%@eval {\$cmd} \$args"
#@ 	# A gold star to someone that can make test autoMkindex-3.3 work
#@ 	# properly
#@ 
#@         set alias [namespace tail $fakeName]
#@         $parser invokehidden proc $name {args} "_%@eval {$alias} \$args"
#@         $parser alias $alias $fakeName
#@     } else {
#@         $parser alias $name $fakeName
#@     }
#@     return
#@ }
#@ 
#@ # auto_mkindex_parser::fullname --
#@ #
#@ # Used by commands like "proc" within the auto_mkindex parser.  Returns the
#@ # qualified namespace name for the "name" argument.  If the "name" does not
#@ # start with "::", elements are added from the current namespace stack to
#@ # produce a qualified name.  Then, the name is examined to see whether or not
#@ # it should really be qualified.  If the name has more than the leading "::",
#@ # it is returned as a fully qualified name.  Otherwise, it is returned as a
#@ # simple name.  That way, the Tcl autoloader will recognize it properly.
#@ #
#@ # Arguments:
#@ # name -		Name that is being added to index.
#@ 
#@ proc auto_mkindex_parser::fullname {name} {
#@     variable contextStack
#@ 
#@     if {![string match ::* $name]} {
#@         foreach ns $contextStack {
#@             set name "${ns}::$name"
#@             if {[string match ::* $name]} {
#@                 break
#@             }
#@         }
#@     }
#@ 
#@     if {[namespace qualifiers $name] eq ""} {
#@         set name [namespace tail $name]
#@     } elseif {![string match ::* $name]} {
#@         set name "::$name"
#@     }
#@ 
#@     # Earlier, mkindex replaced all $'s with \0.  Now, we have to reverse that
#@     # replacement.
#@     return [string map [list \0 \$] $name]
#@ }
#@ 
#@ # auto_mkindex_parser::indexEntry --
#@ #
#@ # Used by commands like "proc" within the auto_mkindex parser to add a
#@ # correctly-quoted entry to the index. This is shared code so it is done
#@ # *right*, in one place.
#@ #
#@ # Arguments:
#@ # name -		Name that is being added to index.
#@ 
#@ proc auto_mkindex_parser::indexEntry {name} {
#@     variable index
#@     variable scriptFile
#@ 
#@     # We convert all metacharacters to their backslashed form, and pre-split
#@     # the file name that we know about (which will be a proper list, and so
#@     # correctly quoted).
#@ 
#@     set name [string range [list \}[fullname $name]] 2 end]
#@     set filenameParts [file split $scriptFile]
#@ 
#@     append index [format 	    {set auto_index(%s) [list source [file join $dir %s]]%s} 	    $name $filenameParts \n]
#@     return
#@ }
#@ 
#@ if {[llength $::auto_mkindex_parser::initCommands]} {
#@     return
#@ }
#@ 
#@ # Register all of the procedures for the auto_mkindex parser that will build
#@ # the "tclIndex" file.
#@ 
#@ # AUTO MKINDEX:  proc name arglist body
#@ # Adds an entry to the auto index list for the given procedure name.
#@ 
#@ auto_mkindex_parser::command proc {name args} {
#@     indexEntry $name
#@ }
#@ 
#@ # Conditionally add support for Tcl byte code files.  There are some tricky
#@ # details here.  First, we need to get the tbcload library initialized in the
#@ # current interpreter.  We cannot load tbcload into the slave until we have
#@ # done so because it needs access to the tcl_patchLevel variable.  Second,
#@ # because the package index file may defer loading the library until we invoke
#@ # a command, we need to explicitly invoke auto_load to force it to be loaded.
#@ # This should be a noop if the package has already been loaded
#@ 
#@ auto_mkindex_parser::hook {
#@     try {
#@ 	package require tbcload
#@     } on error {} {
#@ 	# OK, don't have it so do nothing
#@     } on ok {} {
#@ 	if {[namespace which -command tbcload::bcproc] eq ""} {
#@ 	    auto_load tbcload::bcproc
#@ 	}
#@         if {[info commands load] == "load"} {
#@ 	    load {} tbcload $auto_mkindex_parser::parser
#@         }
#@ 
#@ 	# AUTO MKINDEX:  tbcload::bcproc name arglist body
#@ 	# Adds an entry to the auto index list for the given pre-compiled
#@ 	# procedure name.
#@ 
#@ 	auto_mkindex_parser::commandInit tbcload::bcproc {name args} {
#@ 	    indexEntry $name
#@ 	}
#@     }
#@ }
#@ 
#@ # AUTO MKINDEX:  namespace eval name command ?arg arg...?
#@ # Adds the namespace name onto the context stack and evaluates the associated
#@ # body of commands.
#@ #
#@ # AUTO MKINDEX:  namespace import ?-force? pattern ?pattern...?
#@ # Performs the "import" action in the parser interpreter.  This is important
#@ # for any commands contained in a namespace that affect the index.  For
#@ # example, a script may say "itcl::class ...", or it may import "itcl::*" and
#@ # then say "class ...".  This procedure does the import operation, but keeps
#@ # track of imported patterns so we can remove the imports later.
#@ 
#@ auto_mkindex_parser::command namespace {op args} {
#@     switch -- $op {
#@         eval {
#@             variable parser
#@             variable contextStack
#@ 
#@             set name [lindex $args 0]
#@             set args [lrange $args 1 end]
#@ 
#@             set contextStack [linsert $contextStack 0 $name]
#@ 	    $parser eval [list _%@namespace eval $name] $args
#@             set contextStack [lrange $contextStack 1 end]
#@         }
#@         import {
#@             variable parser
#@             variable imports
#@             foreach pattern $args {
#@                 if {$pattern ne "-force"} {
#@                     lappend imports $pattern
#@                 }
#@             }
#@             catch {$parser eval "_%@namespace import $args"}
#@         }
#@ 	ensemble {
#@ 	    variable parser
#@ 	    variable contextStack
#@ 	    if {[lindex $args 0] eq "create"} {
#@ 		set name ::[join [lreverse $contextStack] ::]
#@ 		catch {
#@ 		    set name [dict get [lrange $args 1 end] -command]
#@ 		    if {![string match ::* $name]} {
#@ 			set name ::[join [lreverse $contextStack] ::]$name
#@ 		    }
#@ 		    regsub -all ::+ $name :: name
#@ 		}
#@ 		# create artifical proc to force an entry in the tclIndex
#@ 		$parser eval [list ::proc $name {} {}]
#@ 	    }
#@ 	}
#@     }
#@ }
#@ 
#@ # AUTO MKINDEX:  oo::class create name ?definition?
#@ # Adds an entry to the auto index list for the given class name.
#@ auto_mkindex_parser::command oo::class {op name {body ""}} {
#@     if {$op eq "create"} {
#@ 	indexEntry $name
#@     }
#@ }
#@ auto_mkindex_parser::command class {op name {body ""}} {
#@     if {$op eq "create"} {
#@ 	indexEntry $name
#@     }
#@ }
#@ 
#@ return
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/tcl8.6/auto.tcl

#@ 
#@ #
#@ # USAGE:  itcl::body name arglist body
#@ # Adds an entry for the given method/proc body.
#@ #
#@ foreach __cmd {itcl::body body} {
#@     auto_mkindex_parser::command $__cmd {name arglist body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  itcl::configbody name arglist body
#@ # Adds an entry for the given method/proc body.
#@ #
#@ foreach __cmd {itcl::configbody configbody} {
#@     auto_mkindex_parser::command $__cmd {name body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  ensemble name ?body?
#@ # Adds an entry to the auto index list for the given ensemble name.
#@ #
#@ foreach __cmd {itcl::ensemble ensemble} {
#@     auto_mkindex_parser::command $__cmd {name {body ""}} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  public arg ?arg arg...?
#@ #         protected arg ?arg arg...?
#@ #         private arg ?arg arg...?
#@ #
#@ # Evaluates the arguments as commands, so we can recognize proc
#@ # declarations within classes.
#@ #
#@ foreach __cmd {public protected private} {
#@     auto_mkindex_parser::command $__cmd {args} {
#@         variable parser
#@         $parser eval $args
#@     }
#@ }
#@ 
#@ # SF bug #246 unset variable __cmd to avoid problems in user programs!!
#@ unset __cmd
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_import
#@ # ----------------------------------------------------------------------
#@ # This procedure overrides the usual "auto_import" function in the
#@ # Tcl library.  It is invoked during "namespace import" to make see
#@ # if the imported commands reside in an autoloaded library.  If so,
#@ # stubs are created to represent the commands.  Executing a stub
#@ # later on causes the real implementation to be autoloaded.
#@ #
#@ # Arguments -
#@ # pattern	The pattern of commands being imported (like "foo::*")
#@ #               a canonical namespace as returned by [namespace current]
#@ 
#@ proc auto_import {pattern} {
#@     global auto_index
#@ 
#@     set ns [uplevel namespace current]
#@     set patternList [auto_qualify $pattern $ns]
#@ 
#@     auto_load_index
#@ 
#@     foreach pattern $patternList {
#@         foreach name [array names auto_index $pattern] {
#@             if {"" == [info commands $name]} {
#@                 ::itcl::import::stub create $name
#@             }
#@         }
#@     }
#@ }
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/itcl4.0.2/itcl.tcl

set top_design {ORCA_TOP}
set dmsa {2}
source -echo /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/scripts/stuck_at_capture.tcl
#@ # -- Starting source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/scripts/stuck_at_capture.tcl

#@ #set topdir /u/$env(USER)/PSU_RTL2GDS
#@ set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
#@ 
#@ 
#@ source $topdir/$top_design.design_config.tcl
#@ # -- End source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/scripts/stuck_at_capture.tcl

#@ # -- Starting source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.eco_lkg_seq_opt.tcl.59481.0

#@ size_cell {I_BLENDER_0/s4_op1_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__29_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_12_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_634} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_648} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_12_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_654} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_10_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_10_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_6_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_12} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_14} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_16} {SDFFASX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_24} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_18} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_20} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_22} {SDFFASX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_26} {SDFFASX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__18_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__20_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__12_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_27} {SDFFASX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__4_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__17_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__29_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__15_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_29} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_28} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__23_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_25} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_23} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_19} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_13} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_17} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_15} {SDFFASX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/R_21} {SDFFASX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ram_read_addr_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ram_write_addr_reg_4_} {SDFFARX1_RVT}
#@ size_cell {R_678} {SDFFASX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ram_write_addr_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg} {DFFNX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_4/q_reg} {DFFNX1_RVT}
#@ size_cell {I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_1/q_reg} {DFFNX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_5/q_reg} {DFFNX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_} {SDFFX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_} {DFFARX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_} {DFFARX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_} {DFFARX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_2/q_reg} {DFFNX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_} {DFFARX1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_} {DFFARX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_3/q_reg} {DFFNX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_} {SDFFX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_} {SDFFX1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_} {SDFFX1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_16_} {SDFFX1_RVT}
#@ # -- End source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.eco_lkg_seq_opt.tcl.59481.0

#@ # -- Starting source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.eco_lkg_comb_opt.tcl.59481.0

#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40519} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6161} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7147} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11327} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8252} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6194} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41089} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41037} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9249} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8122} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11282} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9242} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41080} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40980} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9208} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8144} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9232} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9198} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9134} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8166} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9182} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40924} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8027} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9195} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8075} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7007} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5902} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40965} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9011} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40882} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7964} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12103} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7996} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40836} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6956} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5875} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U465} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5850} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9019} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7972} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8953} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5844} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9015} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7908} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8951} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5745} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7926} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6582} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8939} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U471} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8907} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7838} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40748} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39061} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7878} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8910} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41824} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3917} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1231} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7837} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5763} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4239} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42742} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81109} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U589} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U893} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U863} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38975} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43201} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3513} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1832} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U315} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_40_4865} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4614} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U783} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U784} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5249} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1217} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2247} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4680} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U681} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82506} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1568} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39496} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U728} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_1284_inst_43360} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82274} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U4794} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5208} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38976} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2055} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5043} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2019} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2356} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U7217} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2392} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_103_5228} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1006} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5198} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U882} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39500} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U453} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3826} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5394} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6321} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6908} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38460} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5564} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81718} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5209} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4961} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U29} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38829} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1278} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_576_inst_43219} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4014} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U21} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5391} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U793} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5279} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U896} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5390} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6239} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5559} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U6143} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U976} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5113} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4548} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U507} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_434_inst_43220} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5314} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U462} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5421} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5027} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3849} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8515} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1470} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10273} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2519} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4048} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U885} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6028} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4856} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2520} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4793} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81187} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4001} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42874} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38556} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38555} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6262} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5735} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39329} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40240} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38413} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6742} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2334} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4003} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2882} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5850} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81027} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5799} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39307} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5111} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3859} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80787} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U910} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_190_5198} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1019} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5703} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3912} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2316} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5229} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11963} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3939} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41580} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5244} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11927} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4050} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2512} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8849} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8886} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1142} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8787} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8836} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8804} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11908} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6682} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7718} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5678} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8814} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6639} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9811} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9714} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7740} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7652} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6607} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6599} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8731} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7636} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9798} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6628} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11351} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5438} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8649} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6585} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7634} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5425} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8642} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8683} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8687} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U108} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8665} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8684} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7510} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11674} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10545} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10622} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41424} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11669} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10517} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5462} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10419} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11647} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7509} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7392} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6335} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41393} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6485} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8415} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5285} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6311} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7477} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6439} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9485} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6304} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41354} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9576} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9569} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9478} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10475} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41259} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8474} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6278} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10353} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41250} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9471} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8375} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10350} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41288} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6268} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10342} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41174} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41223} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8322} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9382} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9353} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6254} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9322} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9380} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7243} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8306} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11379} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9372} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6202} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6120} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6187} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41069} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11368} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8213} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6170} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7148} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U871} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7782} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8816} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6737} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9868} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8820} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9861} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5640} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5623} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7770} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7716} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6646} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7725} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7739} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8722} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8746} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8796} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9805} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8721} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8739} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9763} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8763} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6614} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7678} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9756} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8720} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9729} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9777} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9749} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8702} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9733} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9727} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8675} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7643} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8685} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6508} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8674} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9713} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U105} {NAND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11702} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9704} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8667} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8625} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8603} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8618} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7557} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8640} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8600} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9680} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41460} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8610} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10615} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11646} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7579} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9694} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11644} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7527} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7543} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7571} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11632} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6492} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9600} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11687} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11631} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8594} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41419} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11686} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8507} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8548} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11382} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8565} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8593} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8506} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8547} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8556} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8586} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10573} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9555} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9548} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8540} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41391} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7451} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9534} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41379} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9562} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7450} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41349} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41388} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7406} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8491} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8488} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41345} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10489} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10412} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8444} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41279} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41278} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9457} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7385} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10440} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41272} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9442} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41236} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9470} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9401} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6284} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41229} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7320} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8366} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8382} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11429} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41215} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9368} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10361} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9394} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8358} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10352} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9393} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8356} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9365} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10340} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8315} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41171} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9387} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9377} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9388} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7257} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9386} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9376} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7285} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9358} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9346} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41150} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41182} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11365} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11390} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9344} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11360} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1267} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2118} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1183} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2899} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43010} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36912} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U2741} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83153} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U976} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U481} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42421} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U729} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2066} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U887} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5116} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U620} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2275} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4674} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1843} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5655} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5718} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82898} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39437} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39466} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1018} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39210} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6241} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_392_inst_43292} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5377} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U260} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2579} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U6903} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6261} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5180} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U9172} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1274} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1571} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_72_inst_27206} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43083} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82208} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39940} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2569} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6150} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2927} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1015} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_38942} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U795} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4661} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U633} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3880} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_43162} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U677} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81889} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7308} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6337} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2434} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40167} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5243} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U399} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U208} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6586} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2897} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38109} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U690} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U604} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6728} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81812} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U766} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6147} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U853} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_5347} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40152} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40224} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41693} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81596} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80801} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U5851} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1436} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5573} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38938} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U149} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42808} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U395} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1065} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U708} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82780} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_5162} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4544} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4682} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4016} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U500} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39467} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5587} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82897} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1273} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6349} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U6981} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42068} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U137} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38828} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82064} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U242} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8488} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41692} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5110} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2984} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U937} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39327} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1033} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2511} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1112} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81189} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U946} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5285} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7807} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2750} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2515} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1149} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8878} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11935} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8889} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11989} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11926} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8888} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6772} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11988} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8835} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8885} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8873} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8897} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8833} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8845} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6719} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8859} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6313} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U4071} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4040} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3711} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4683} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40533} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6691} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1259} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80587} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81255} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6352} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5193} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38141} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5668} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_101_4751} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U715} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2317} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5643} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U679} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U799} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2815} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39495} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5225} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U106} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5274} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1704} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4762} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U645} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3940} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4802} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4007} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U444} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2772} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42778} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43159} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5295} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5185} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5195} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4274} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5115} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4068} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83062} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4695} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6901} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5282} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39326} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U776} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U327} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U739} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1308} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5239} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5260} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43013} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80708} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6127} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U7085} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39950} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38085} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6315} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_6265} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4010} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3953} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1876} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42905} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U837} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39638} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U397} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U296} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8607} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1831} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40623} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42551} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39586} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5054} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37838} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3935} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38932} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82580} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2706} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5275} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80588} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5396} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5240} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_43161} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_453_inst_37039} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42769} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6126} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1348} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1321} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3882} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U996} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U247} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5647} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42755} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5657} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1054} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2885} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2900} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U694} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1304} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42875} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4011} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82351} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81048} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42357} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82747} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41613} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39493} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41582} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5802} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3764} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8501} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81712} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2193} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U386} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5566} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_80174} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39762} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2705} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1238} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U713} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41827} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38286} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2944} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1317} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5599} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4506} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U31} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1695} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4089} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2056} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42312} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82191} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2728} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1225} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42472} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U5726} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4059} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41971} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_33_inst_83109} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6689} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37713} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82866} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42938} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43011} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U3951} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42815} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4760} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5199} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6046} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40238} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39968} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4043} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1827} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5286} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5674} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4553} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U8678} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U445} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U777} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3252} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42873} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4684} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81709} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2406} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U1331} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2971} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5262} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5210} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3888} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4676} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5243} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4791} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5742} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U8582} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U941} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U156} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5100} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38692} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6316} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U6354} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U274} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U980} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38837} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6587} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38202} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37506} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U982} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5293} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U653} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81825} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U895} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42311} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U332} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4063} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39763} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U328} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5256} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40407} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_83120} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82078} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37711} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U361} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_37361} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1875} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U115} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2886} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U8708} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5212} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37534} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43166} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3926} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5228} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2299} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U7329} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5246} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80584} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41972} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5253} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3919} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81588} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U6355} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U7071} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U163} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U5800} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2609} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6255} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43119} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3861} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5805} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U311} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1842} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82263} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38459} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U836} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4507} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5287} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4087} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U351} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37850} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4792} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38554} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U840} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U464} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1269} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2378} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5267} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1341} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39031} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U555} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82505} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5675} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2144} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6240} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2517} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U6961} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6162} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40149} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4051} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1031} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2652} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5849} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2948} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5169} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82843} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U352} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1632} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5546} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38557} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U396} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U800} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81717} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37472} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82732} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81629} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39045} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6161} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U862} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82894} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1343} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5179} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5565} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38940} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1303} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40314} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U643} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5114} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5276} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5738} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3249} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6339} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U391} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6971} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U693} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2710} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82426} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4088} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3886} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40068} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U324} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7087} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6267} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1817} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U779} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82795} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1835} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U759} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42059} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6356} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U869} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40223} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4681} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2300} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2898} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U456} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1232} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3885} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5284} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5400} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U800} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5571} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2945} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U409} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4076} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4617} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5046} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3910} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U648} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4116} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40322} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39389} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40243} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U317} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U104} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83085} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U938} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U785} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1197} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U483} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U856} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8641} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U270} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4002} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37989} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40166} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5560} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40154} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6902} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8491} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2547} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5127} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U455} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81049} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3850} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2122} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40027} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38934} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U493} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1071} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80139} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1258} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1004} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38878} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U304} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5251} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U289} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43120} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81530} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2666} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2539} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U605} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5132} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_125_inst_43425} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U978} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_872_inst_37037} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2649} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5227} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40385} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U641} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3709} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U918} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2132} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43158} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5270} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8988} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1088} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_164_5355} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1280} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2901} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U565} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3877} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_186_5456} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39379} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4075} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4591} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37581} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6269} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U3785} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5728} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5238} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81981} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82915} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5549} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40403} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8875} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2400} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8872} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U333} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7644} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4049} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8870} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5672} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5532} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6747} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8815} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5612} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11751} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8893} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5605} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6561} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8892} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41410} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7536} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6515} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6600} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7488} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7525} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7687} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7467} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7517} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U109} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7686} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41361} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9337} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41426} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5308} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11428} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9323} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5404} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9375} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8355} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11384} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8499} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9374} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6212} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7200} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6364} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9373} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9250} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11371} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8303} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9356} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9241} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11369} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10363} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40905} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9228} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9355} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8093} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9220} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6006} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8253} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5982} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9209} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9183} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2057} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41085} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8005} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6949} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9135} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6032} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9090} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9045} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8124} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12111} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6937} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9126} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6013} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6963} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7993} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9125} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8114} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8923} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7981} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9945} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9053} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7330} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7957} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42859} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8922} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3872} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7828} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7956} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8912} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1275} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7826} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5851} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8906} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1819} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7909} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7886} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8577} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U463} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12068} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6312} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2689} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7018} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82779} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U310} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5030} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80804} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42906} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4546} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5117} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4764} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2514} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5330} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U329} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5067} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U590} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39465} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_237_5371} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U502} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41823} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U987} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U5128} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1834} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6242} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82735} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4840} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38931} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1279} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U623} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5224} {OR2X2_RVT}
#@ size_cell {HFSBUF_11_386} {NBUFFX16_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8284} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U639} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U581} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1170} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4791} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38410} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U707} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_5509} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42909} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1230} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U780} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4610} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_4807} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5068} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1356} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42967} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6104} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U549} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38939} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_4707} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8840} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2263} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5064} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8688} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2329} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U509} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42030} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38412} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4772} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40323} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80810} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1397} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1161} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5586} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U864} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6675} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_41700} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38922} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6301} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80906} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3339} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2198} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2056} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4494} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_4724} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2781} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38408} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80913} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U714} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_37053} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6193} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U158} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38411} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80931} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5360} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U726} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82819} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2494} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41695} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1732} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5636} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2788} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6114} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81990} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1956} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_5239} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_182_5350} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1213} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5723} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1008} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U244} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42826} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U600} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/U219} {NOR4X1_RVT}
#@ size_cell {I_BLENDER_1/U4850} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82276} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_880_5475} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U9077} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U177} {NAND4X0_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79729} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11903} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6756} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8821} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11949} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6549} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9878} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6752} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6546} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U102} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41456} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9723} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9628} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9614} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5475} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8518} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8546} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8592} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9607} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10565} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10589} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6397} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41319} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41343} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10502} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8436} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41310} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41255} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9436} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10467} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10499} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7283} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41148} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7280} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8331} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8345} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41120} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41132} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41153} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41115} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41047} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7214} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40960} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9009} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40897} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7080} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9000} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12017} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40893} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9095} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40778} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8992} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7875} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40819} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7896} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9968} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9971} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40783} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1373} {AND2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7815} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5783} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7823} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9930} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7845} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4648} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40228} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7814} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11998} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39528} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6235} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81278} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42834} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4737} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1087} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1050} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U536} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U563} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U388} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4696} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_80818} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U663} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3946} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6667} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1056} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1780} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2516} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5532} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5990} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U568} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6243} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4609} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1031} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2411} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6649} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2743} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39185} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_862_inst_43224} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4816} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2267} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5240} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6656} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U505} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5139} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80915} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1048} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6696} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5857} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U560} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5016} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38094} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43047} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U975} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1468} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U4325} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6646} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82154} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1191} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37507} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U912} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U940} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38193} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37646} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U839} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81308} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5126} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U585} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5628} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U535} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_161_5186} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U596} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1067} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6246} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1022} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1373} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5003} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U615} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4705} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4503} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4843} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80557} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3755} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5379} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1041} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U630} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38095} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6005} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4613} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6135} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U5653} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4496} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1085} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38547} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U917} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_141_5238} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5586} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39077} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4018} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6652} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81310} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38936} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U1980} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81515} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U973} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5402} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4711} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U689} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6409} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5935} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1615} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6030} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2496} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U8645} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2342} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40332} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_50_5153} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1037} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8719} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4982} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U557} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1471} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U663} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U820} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1079} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U667} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4960} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39711} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40380} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_366_inst_43212} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80558} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_86_5256} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5218} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40040} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4227} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81209} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5156} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1467} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80971} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_4744} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37756} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41588} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U692} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42259} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_552_5465} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U5797} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1280} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5542} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4705} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U628} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1396} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40686} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4961} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_80816} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_80820} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40300} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2259} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6134} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40229} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1190} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1089} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6236} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_335_inst_43226} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_37030} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U831} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43048} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38092} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5637} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4533} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37502} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_40_inst_43385} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38937} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U629} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4578} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U477} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2487} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82700} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5584} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1342} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40019} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4464} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2218} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82799} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1446} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U725} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38933} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_311_5473} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5061} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U664} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U749} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U282} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U283} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_142_5533} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80099} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82437} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5011} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U737} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U642} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3810} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5943} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1007} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42029} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39959} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_399_inst_35287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38096} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40447} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40038} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U218} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6011} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1277} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1014} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2327} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1104} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/U202} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6030} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8652} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81279} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4491} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U204} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3296} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/U168} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U2197} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2424} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U154} {AND4X1_RVT}
#@ size_cell {HFSBUF_152_668} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4716} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6703} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40731} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9799} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U101} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9707} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9870} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41387} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41333} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6398} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10586} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6176} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6258} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8344} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6259} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6172} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_13740_4240} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41056} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7279} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41023} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41060} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41036} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5641} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9032} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U951} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40991} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80972} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U636} {NAND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40844} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4130} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40958} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U3807} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1448} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42849} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40799} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5385} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9967} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82820} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9970} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5583} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6015} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11993} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42746} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81309} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1311} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5170} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1444} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1450} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3338} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42990} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3945} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5533} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4589} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_781_inst_35286} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5069} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3260} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U721} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38355} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3316} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1690} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37799} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3608} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U704} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42827} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U977} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4434} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2484} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81242} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9167} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1779} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39298} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6437} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82736} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5872} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5526} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39911} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U716} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42553} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_159_5437} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1249} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3515} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U79} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1185} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6784} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42870} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39007} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_700_inst_6547} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U6098} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4712} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81597} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37755} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2024} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42397} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U6083} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2977} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4815} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2503} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5568} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41581} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3896} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81311} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5817} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_4853} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4602} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U8234} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_56_inst_43213} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80523} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U649} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5174} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5639} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40298} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U752} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1945} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37805} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39190} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5143} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_616_5423} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U5551} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2497} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4819} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4542} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3337} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5716} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4608} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40373} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4890} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1169} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6575} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2324} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_175_5474} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U653} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39529} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U87} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5554} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5044} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1920} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5380} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39188} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U965} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1452} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5392} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U849} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1239} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1659} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3010} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U881} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U9180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43134} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42867} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_220_inst_43208} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_30009} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1873} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39385} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_39391} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6213} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_369_inst_43225} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U110} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1458} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41697} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40231} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U651} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7179} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U527} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43049} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6248} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6245} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7859} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U624} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1262} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42809} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81611} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6285} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38091} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_35493} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U480} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1469} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5893} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U670} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5558} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5832} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37741} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81890} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U306} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6260} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1052} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1912} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5109} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1062} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4954} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1325} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5026} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82275} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U297} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1064} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6263} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4434} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1070} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U647} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2713} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38409} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39328} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5265} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39860} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4798} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2566} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U961} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1270} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5552} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U355} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U291} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4761} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2262} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80802} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U723} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1726} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U309} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U611} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2509} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80916} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39583} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1072} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4082} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U974} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5376} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U588} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39497} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5017} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2276} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5570} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6311} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U792} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1051} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81630} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U476} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1049} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82278} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5374} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4768} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6041} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U461} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1573} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41572} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38941} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_704_inst_80082} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U5028} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5654} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U479} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6110} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39076} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4495} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4083} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U674} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39189} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U562} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42908} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82899} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1566} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42532} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U877} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_168_inst_80206} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4639} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1235} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1849} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U618} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U934} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U802} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1430} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6125} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82895} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4662} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38059} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5572} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U475} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1150} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U515} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80693} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6149} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5171} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U313} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U786} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U632} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81711} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6195} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U883} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1182} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3451} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38199} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9082} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2199} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40372} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81992} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1068} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43416} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1148} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U769} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39502} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5717} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U724} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41981} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4852} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6034} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7215} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11380} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11352} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8282} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11317} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7207} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11348} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11301} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8288} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9302} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11326} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11300} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41111} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6155} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8275} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11309} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11324} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41087} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9294} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8221} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8230} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7164} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9291} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41090} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10280} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9263} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9287} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41070} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7105} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7133} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11286} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41075} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41016} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9229} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11284} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41049} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8135} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8151} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10187} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8165} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10144} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7067} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8127} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7098} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9164} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9155} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10143} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40922} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7060} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7052} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9174} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8065} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9118} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7044} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40910} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8050} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8092} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7014} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8012} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5941} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40908} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40883} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6985} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6999} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8042} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6978} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10009} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9091} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U293} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4_84} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6970} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40885} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6915} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12105} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40845} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5893} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40826} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40870} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40820} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7933} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7983} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7949} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40800} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12016} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12028} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5811} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12095} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12009} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U495} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8976} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12075} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7816} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8960} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12007} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8952} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1451} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8931} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8917} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8943} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40747} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8914} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8941} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2577} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8919} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8924} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2058} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2170} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U676} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8905} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8909} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39062} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2189} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2326} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7869} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9980} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U346} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4611} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U969} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U787} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U288} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U688} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3607} {AO21X2_RVT}
#@ size_cell {I_PCI_TOP/U6881} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4743} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6934} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_113_inst_80128} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38110} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4673} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4652} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1005} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2884} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U418} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U658} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2095} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5141} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43185} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U644} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9952} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41268} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41290} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41226} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9492} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7348} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7338} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9415} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41284} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7313} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11427} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41221} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9429} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8357} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8398} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8389} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9400} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6245} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8347} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8338} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11372} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8368} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8330} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11370} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6261} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6204} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10341} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10398} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9383} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41177} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41184} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11361} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41197} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9315} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11383} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11359} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7236} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8287} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9305} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11349} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11385} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11308} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6101} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11340} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9301} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8283} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8200} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11316} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11337} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10297} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10279} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6129} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6178} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6119} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10272} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8274} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8219} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10271} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8222} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8260} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10261} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7186} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9298} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10288} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41078} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41086} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41067} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9282} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41077} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6876} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41083} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9278} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41044} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7119} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41057} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41076} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8117} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40957} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8128} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41028} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40969} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40954} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40981} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8107} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7029} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40986} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40975} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7097} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40941} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7051} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9140} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40974} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9128} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7043} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40959} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40970} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9127} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12109} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40919} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9136} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7004} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6981} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7021} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8043} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10002} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40865} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8073} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8004} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9099} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9081} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40863} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12132} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40889} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40895} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40854} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9092} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9035} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9055} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40853} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40884} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12074} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7984} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9001} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40824} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12044} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7980} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7911} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40805} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12034} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8929} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12008} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7907} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12032} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8925} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12005} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40757} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7851} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6817} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6800} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1572} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38921} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82277} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U571} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1089} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81813} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U727} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42683} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U554} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80809} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U6151} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1145} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80905} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4984} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39406} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39392} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U821} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1371} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4718} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1017} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3836} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1338} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4279} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7806} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U228} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4680} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4435} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9902} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11977} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U316} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11970} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6752} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11936} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81814} {OAI22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U178} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11960} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9910} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8898} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4759} {NOR2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11959} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11985} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11919} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U501} {NAND2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11957} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11907} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11917} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11950} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11900} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11916} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11918} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11943} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5695} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8834} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6757} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8871} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7791} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7783} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9860} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8832} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5665} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7709} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9857} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9882} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11898} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7701} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6667} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10461} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9854} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8749} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6617} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8795} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6645} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8718} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7662} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8764} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7633} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7664} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5555} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9784} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9731} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7653} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7663} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6592} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9722} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7614} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9730} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8686} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8693} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U103} {NOR2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7607} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10621} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8633} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6573} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7582} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7535} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41452} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7593} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41448} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11658} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5433} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9660} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11655} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11672} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9618} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11699} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11648} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11640} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11671} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11689} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41431} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11639} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6447} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6401} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41413} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11630} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6433} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10576} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11666} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10523} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41372} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9597} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10562} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41376} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41369} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41347} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7479} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41311} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8490} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8458} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5325} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8451} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8404} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8473} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10405} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10426} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9499} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5303} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82644} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5774} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_74_4628} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43040} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2875} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8740} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U1077} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U8560} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U2685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_44_inst_83265} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2564} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8825} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80494} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39759} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U914} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U8846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8618} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41863} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8835} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82763} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4471} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43104} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40355} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2620} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5343} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4231} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42917} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_221_inst_83261} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U7317} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80552} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82983} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2632} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8450} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8513} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40050} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3217} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37539} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4134} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39223} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31049} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82643} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4873} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43150} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5385} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6100} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81511} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6447} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6236} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82806} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4277} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5837} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81943} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43069} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39542} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6080} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4703} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81404} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5769} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U4158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4452} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41790} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_227_2678} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6375} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U4780} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80932} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6075} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3696} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8568} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81402} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82509} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5065} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80929} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8574} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42903} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5431} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_49_inst_80244} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8730} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6202} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40465} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82805} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37462} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_10_37674} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40715} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8794} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6889} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8432} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4248} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43071} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6343} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6020} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2662} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38352} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5292} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37669} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37931} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82066} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U4240} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81881} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8508} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8569} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U8856} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39459} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6095} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_4505} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8745} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82646} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8668} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6054} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80682} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8746} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8567} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37691} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4246} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_40052} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1584} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43124} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8848} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2609} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_4532} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40354} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40089} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82977} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38614} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3965} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8638} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3221} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41781} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U8505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4276} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81918} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_4603} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43105} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1500} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41641} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82593} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U5836} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82389} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43640} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81381} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81215} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U5290} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5312} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3342} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3581} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6366} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39845} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38056} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6390} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39688} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_2933} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49050} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U2612} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42715} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_40503} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U4263} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6490} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6341} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8734} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U914} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U5322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8853} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8452} {AO222X1_RVT}
#@ size_cell {I_PCI_TOP/U6887} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2622} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82733} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1173} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8570} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82762} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41648} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7401} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42697} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4397} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8517} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8759} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8755} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U8769} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6360} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U251} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81130} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2621} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U686} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40248} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5387} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41840} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82816} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5371} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4291} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6382} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82162} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U8880} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80251} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39662} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U300} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2642} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41753} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40413} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40719} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39689} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8575} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82071} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43330} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37930} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4135} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81610} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82764} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41522} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4874} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40139} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4138} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80909} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_256_inst_6453} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U7402} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82165} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81216} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7316} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4331} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_115_inst_6452} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6404} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6376} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5291} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6282} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39418} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8690} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40714} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6389} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8747} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42141} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42700} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80493} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1429} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6396} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4395} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6299} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U848} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5066} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U8654} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4216} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37668} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8889} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8623} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82598} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2876} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82642} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8813} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6081} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43190} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38134} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5386} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U8795} {OAI22X2_RVT}
#@ size_cell {I_PCI_TOP/U4276} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82016} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8687} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1748} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6533} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2611} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U263} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81240} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4289} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39757} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8606} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42479} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38016} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37548} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6888} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4779} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6342} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43070} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6448} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82982} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6364} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U7241} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8835} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6175} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80359} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/U7319} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1416} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82846} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1135} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38583} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_105_inst_80365} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6073} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83310} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6532} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4007} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4318} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6373} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3867} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40535} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38241} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U7231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8498} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3860} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42879} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4107} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4694} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83268} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38753} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4959} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6509} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U6154} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42823} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81883} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_43359} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8537} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43170} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40601} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8852} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5839} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1407} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82607} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40575} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6371} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6335} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_147_4749} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37594} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4782} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2601} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6443} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3986} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U846} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8874} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38552} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U921} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80933} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5425} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38776} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6345} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U928} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6340} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39216} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8728} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82914} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4394} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5417} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U900} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U8530} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4500} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4640} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4182} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2796} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8672} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43163} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81972} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8665} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1550} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4036} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4783} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5973} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4136} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6198} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U430} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38263} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6440} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U3906} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42668} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4679} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2322} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5369} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5840} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5027} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U232} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1406} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80623} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_2670} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6194} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42662} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40334} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2603} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8598} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3883} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2918} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6892} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6197} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5734} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81513} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6260} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42881} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6346} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43581} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6296} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83320} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_80189} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6230} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80968} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39647} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8629} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_4734} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2191} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5295} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8671} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8663} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8890} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5306} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U284} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6163} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6531} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6355} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1712} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42549} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80482} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6174} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6684} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U850} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U8844} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6201} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_48653} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5153} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4813} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6890} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82892} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4993} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_270_inst_83262} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43413} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8667} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U237} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42904} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U4194} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_183_4666} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4957} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8431} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5424} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80683} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81534} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_80345} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39683} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U235} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37715} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8559} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6079} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39981} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81995} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_46_inst_6268} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6053} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42716} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82510} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8683} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4338} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4781} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_79875} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U29} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8738} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36970} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8470} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38913} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1750} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5293} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80537} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6336} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4397} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U5751} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6344} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43195} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U4176} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4799} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3602} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38262} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5062} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81186} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42613} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6403} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U7341} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U34} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43575} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43459} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43072} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42830} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82978} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80635} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42743} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U4958} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81512} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6374} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6512} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8444} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4198} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U923} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38778} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81181} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81033} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81882} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1815} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U8838} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4337} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5838} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2318} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_92_inst_83316} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40352} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39348} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4983} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_44624} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U7318} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6241} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1408} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8617} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8722} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5987} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41508} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_77_4792} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80511} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1139} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_38_4684} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8541} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8657} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3647} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82976} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2893} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80548} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39218} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6891} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83055} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6164} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6298} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5359} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4395} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8702} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41596} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83114} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4230} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80550} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39697} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6839} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39663} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3691} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43593} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2763} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82628} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5362} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8837} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5294} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4994} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6186} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1504} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43196} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U4782} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2593} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5435} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80522} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6462} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3113} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38856} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82717} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80543} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80848} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38566} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6322} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42980} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_48_inst_83105} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_29689} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1290} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82257} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U8719} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83130} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41550} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_13_inst_31802} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_80200} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81304} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42883} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8950} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40525} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42801} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5457} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83314} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6294} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2690} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2637} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38230} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82340} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8580} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2694} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82956} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2702} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81823} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8624} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38561} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2038} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5045} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82388} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6640} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83255} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5037} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41960} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42406} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82946} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2204} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6907} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8815} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5792} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U6214} {OAI222X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42197} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_47085} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80544} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37726} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79526} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41570} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5286} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U293} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39354} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39038} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8726} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41836} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2681} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83111} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39324} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5410} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40030} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2688} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41961} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8671} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8611} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81802} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42884} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80849} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39353} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2701} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8949} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_3893} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2185} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81355} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4431} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U302} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41617} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38713} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80689} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81128} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38499} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80755} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6319} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82920} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81775} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_4437} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39321} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5446} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8713} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80418} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79525} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_233_inst_83106} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41547} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6466} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U8697} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U458} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80973} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U96} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41795} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6906} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6378} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6642} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82564} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4405} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82007} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82008} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80883} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_3300} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82390} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_3895} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80836} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37804} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38403} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81111} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U41} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80850} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82227} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36900} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4008} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80419} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6432} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U238} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39994} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5021} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37464} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43039} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80750} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82745} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80660} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U2416} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80540} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81757} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82742} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82877} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42628} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37538} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38486} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80662} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82331} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42509} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8954} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82627} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40523} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4878} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39102} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42699} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81169} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_343} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82878} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81843} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2754} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1207} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8927} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8694} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6310} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38064} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82170} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37918} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81388} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81932} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42011} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1614} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8659} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80659} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6291} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8630} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37803} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39349} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_273_inst_83234} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1611} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42648} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_422_3064} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4147} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39849} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39776} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81391} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82601} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6458} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41584} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38279} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U8631} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42649} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8951} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4214} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8590} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38793} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8886} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42943} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39352} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2213} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82602} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42759} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83317} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39659} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81510} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2216} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39777} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42595} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8715} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4159} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39350} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40713} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8692} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41549} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_30174} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82187} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38562} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38794} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82076} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42650} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81103} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80834} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6609} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42471} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38607} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38174} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2211} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39649} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80466} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_36943} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6639} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80663} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82889} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_36944} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6431} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82376} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8672} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6276} {OAI222X2_RVT}
#@ size_cell {I_BLENDER_0/U8691} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42405} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8596} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3539} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81822} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37663} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2695} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8612} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U303} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82126} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6641} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8625} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80835} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8588} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38563} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37522} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82675} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80093} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82674} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8585} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U4778} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38548} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40639} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82128} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39608} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2455} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81533} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6249} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U7358} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42003} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5288} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2693} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U162} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6305} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2684} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39141} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41940} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_12_37676} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U6339} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80872} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4469} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39004} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2281} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U280} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U907} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80634} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U183} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_203_4507} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40022} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2676} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U288} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_169_inst_6512} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2663} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38033} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_80354} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_22_inst_83280} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81449} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39685} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8767} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U3567} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83307} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6270} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_40500} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2634} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8518} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5374} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_36994} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2692} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6412} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5785} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82945} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42953} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6340} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82608} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38456} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U264} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40681} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40163} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8790} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U4777} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2650} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82815} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82606} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_224_inst_6508} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83050} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40250} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U5289} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6263} {AO21X2_RVT}
#@ size_cell {I_PCI_TOP/U6886} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5859} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38449} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U916} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43412} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37596} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82605} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_82609} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37671} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42711} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_4537} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_80070} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8429} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80510} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U5834} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5436} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U4806} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5329} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U272} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82122} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39871} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8660} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6507} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82944} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U6904} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82979} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8798} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37672} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_214_4514} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U285} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80519} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U7314} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5782} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4290} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38450} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38131} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7219} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38133} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2616} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82931} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U261} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82953} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7141} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80908} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2615} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6383} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U7315} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81015} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42882} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4794} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38710} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U917} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42579} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6377} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82326} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80553} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38058} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38874} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42829} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42886} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8638} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2643} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8624} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U5835} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43026} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U5852} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2196} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4956} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2626} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80426} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U5861} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6225} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_160_4460} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82603} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_207_3150} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40412} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82798} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80852} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38338} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6308} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40466} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80727} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6430} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U289} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5448} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U290} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2718} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_334_inst_79876} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82615} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6368} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83365} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U6374} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8589} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4142} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81453} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80870} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U5194} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U985} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80477} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6461} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80420} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2670} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37575} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4732} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82903} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80854} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82957} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_107_4429} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_36894} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8814} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6213} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41939} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U4196} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42185} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42981} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39320} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82261} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U267} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41618} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1190} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_3894} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_110_inst_37312} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U7312} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6525} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5287} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82923} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82532} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43299} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6274} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7074} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81367} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_83097} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38564} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8817} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38214} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U5833} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U292} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_133_inst_43466} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41830} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81275} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6280} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6908} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39844} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37063} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6643} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39992} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80546} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U262} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81277} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4401} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39604} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6377} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39351} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82943} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_55_inst_37311} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U252} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U8939} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_258_inst_80137} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39322} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82237} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40138} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6365} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37667} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8773} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80518} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8647} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_32_inst_36950} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39682} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39080} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81776} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2617} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U2298} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2624} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82262} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82604} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U281} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42952} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U265} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6212} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39200} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U7313} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81365} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6428} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2635} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8711} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8430} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83142} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_36794} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5038} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82341} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2654} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U6258} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39197} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2677} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7169} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_20_inst_6568} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80884} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6367} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6279} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6885} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1191} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43138} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3749} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5659} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6075} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82887} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5350} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_166_4875} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U407} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6898} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8563} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U428} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42364} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6005} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5299} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U132} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U402} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82614} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3743} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8860} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1631} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2972} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38084} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4509} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4595} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2019} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38197} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43099} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82176} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5672} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1144} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5068} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5578} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40306} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1083} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7728} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5236} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1086} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3241} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4061} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4311} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2930} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80785} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U8861} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4093} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1821} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U379} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1088} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3968} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U581} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3911} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82458} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6285} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/U1199} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U5846} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8807} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5301} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8987} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5737} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38625} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U4789} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U484} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6079} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5192} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39540} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6400} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6352} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5869} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5263} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4094} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42860} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3805} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5740} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38843} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41656} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_135_5255} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4023} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5308} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42858} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5601} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3729} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4073} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82862} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U657} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80383} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1851} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5337} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5214} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38201} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39131} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U4863} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U3283} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42362} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37468} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82826} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3930} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U7305} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_3307} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_156_5008} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U989} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5181} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5250} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43019} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5307} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2566} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2313} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U124} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3925} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U566} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1162} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1824} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U341} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4740} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41740} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1164} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3812} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39397} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1336} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4810} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6206} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6271} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U988} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5336} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5832} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6283} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81936} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4323} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U790} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40709} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U7234} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82640} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4328} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4329} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2639} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80431} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3730} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5290} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81289} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7569} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3661} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6351} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7325} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3561} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39181} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3927} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5673} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4095} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4022} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8859} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U747} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80633} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6897} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6333} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4722} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6123} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U6290} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39815} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38196} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39680} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2901} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U985} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1462} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2740} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1038} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5259} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5315} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5976} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5671} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5310} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4191} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40409} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5399} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U818} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U5204} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2585} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2001} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5451} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2108} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43167} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80767} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U805} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U817} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39098} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39179} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6132} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38083} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3969} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8738} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1320} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4621} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5300} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3584} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38284} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81586} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43018} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U342} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U485} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80912} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3793} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U5845} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40718} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6069} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6362} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41536} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5011} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39095} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2017} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1997} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4062} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39356} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U867} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39130} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5220} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42032} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39506} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U5251} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U709} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80784} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5398} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4147} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8735} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40444} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3929} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83065} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5345} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6251} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2527} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U2572} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5249} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3577} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5258} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U984} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2002} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5233} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6257} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U7326} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U199} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5747} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U4297} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4021} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81716} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2584} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1451} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38198} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82425} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42098} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5825} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8873} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80361} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39059} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42076} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1379} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4329} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2005} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5332} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4299} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5322} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5044} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U487} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5975} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4691} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1314} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2546} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5936} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3076} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3941} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4283} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5267} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31442} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1984} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42363} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6915} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42814} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5329} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1364} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39030} {XNOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U123} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U180} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36918} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39760} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2525} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U990} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82430} {XNOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U375} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38503} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2323} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82190} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82449} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40541} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5265} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_25_4956} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40242} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2136} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5254} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5848} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82446} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2284} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1581} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2377} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4020} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42356} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5316} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3862} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4675} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2520} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5264} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6916} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U381} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2988} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6900} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41980} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U873} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40136} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U656} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6072} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7328} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6128} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43164} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82431} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40622} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40542} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2117} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_585_inst_6569} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40562} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2504} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5277} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6960} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2649} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5411} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82746} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42550} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8833} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U646} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80707} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_210_4511} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3651} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81527} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41579} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5729} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5230} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2345} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41742} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U6204} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1077} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1300} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38628} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5232} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3937} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40551} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81531} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4054} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39446} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U466} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41785} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U105} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39657} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40532} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U556} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U438} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8677} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2902} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4618} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2926} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U345} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2595} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40036} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6318} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1305} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41741} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1693} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_38_inst_80239} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40239} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42460} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4012} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U312} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42220} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5269} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40668} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4165} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42761} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_43344} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5241} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5196} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81529} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82864} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5800} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40042} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82863} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U142} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U993} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8863} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4985} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5131} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3032} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U965} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42825} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4551} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3811} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39306} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8729} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4955} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43084} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4868} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38203} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42077} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5326} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2409} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5266} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4013} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38627} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38087} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6164} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6052} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82009} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_14_inst_83107} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41778} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39761} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4508} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5257} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U804} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4044} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42133} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U7327} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6282} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4552} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6899} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3585} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U654} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5649} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38086} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81528} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40041} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6003} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2554} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6353} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6317} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U897} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81532} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U284} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4060} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5278} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38691} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2945} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42459} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_38088} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4769} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5348} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81801} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2485} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5272} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4739} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U249} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U4790} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38418} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5302} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3971} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_7_inst_83108} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1378} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2396} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40561} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38504} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_5100} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1025} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1243} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8877} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3938} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43085} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5190} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2574} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39656} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8837} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U865} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U2314} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5242} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2575} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81487} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4677} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4024} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40667} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1345} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39681} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U321} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5676} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U8872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40237} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U2405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U622} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U179} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1023} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4803} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37469} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4841} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42861} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42365} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82902} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1826} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5744} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2020} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4154} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4146} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3580} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4850} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U447} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5577} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5049} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2903} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3910} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37710} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40185} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39491} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3117} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5736} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5231} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43082} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81933} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5665} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5303} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5724} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5576} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36975} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6332} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5288} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5176} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4045} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43100} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8862} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1877} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5197} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4047} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5296} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2372} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U467} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4055} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40406} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5847} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8664} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U986} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2077} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42824} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8676} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38841} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4104} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_43424} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37527} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5012} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81636} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43421} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6096} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5419} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6179} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80402} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39169} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8660} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43139} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43077} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38754} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U844} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_37058} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U6173} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4358} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82332} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6102} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82483} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5413} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5018} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3534} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5324} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6442} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43073} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5670} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U4251} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2542} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5360} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6286} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38215} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6348} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U473} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U8657} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5842} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37577} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80761} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/U1753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4072} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8819} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39202} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_253_4720} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U8823} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40626} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8422} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4174} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82766} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39937} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37828} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6215} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5981} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81637} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5418} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80554} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3464} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5215} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82098} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2167} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6193} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2000} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4785} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3661} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U847} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6894} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2454} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5130} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6108} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4100} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U6130} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2280} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2866} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37899} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40349} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82484} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U926} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5770} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5663} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U843} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5144} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4981} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6149} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U994} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6425} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3689} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6140} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40602} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_6450} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38630} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U3836} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_83060} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8678} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8698} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42250} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41870} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U876} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5282} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U229} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6144} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5297} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40576} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82847} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82841} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40625} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39952} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8868} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8739} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U6441} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U377} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U7347} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4692} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2335} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39939} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U3727} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6014} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40682} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U5843} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5222} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36908} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1639} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U3567} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5182} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2286} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83058} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2607} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8907} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4693} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U8679} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U6146} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37695} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2657} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U875} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5179} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8700} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_83278} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2891} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2195} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2568} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8783} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40603} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37769} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7320} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8503} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6529} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4359} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81198} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2803} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82129} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8536} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37927} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4033} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_35_inst_36976} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8685} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4106} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2724} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6330} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3219} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41509} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4105} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6185} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3536} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_4637} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8740} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83110} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U258} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7341} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37576} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82629} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4231} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/U8633} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4771} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3755} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_4825} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_43358} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5465} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8721} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81175} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U6168} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_92_inst_80342} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6333} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8737} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41951} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37699} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6158} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U7321} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39279} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6016} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6157} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U427} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5391} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2606} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8818} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8866} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41952} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2867} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80624} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4978} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8625} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8630} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5221} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3589} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37655} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6162} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40627} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2580} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80792} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3779} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5841} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5679} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_27_inst_80190} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6528} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3803} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4113} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36937} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5296} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1492} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81766} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3942} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6029} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6252} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6347} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3633} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_36899} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40335} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8626} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5132} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1459} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37647} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U4784} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6893} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U227} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2610} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8545} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82097} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2890} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1458} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4034} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1001} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82893} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2919} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4180} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1224} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5380} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_43142} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6167} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39201} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82958} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6218} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5972} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_4839} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8874} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1212} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3145} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39581} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3924} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6329} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40246} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8550} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3501} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1208} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82814} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42781} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37526} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80089} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3972} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U4114} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4064} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3750} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5844} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39786} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42776} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U924} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8653} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U33} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1205} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4688} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6402} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8631} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5411} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4811} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6942} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4067} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6099} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6292} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37649} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3465} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5403} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80826} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U819} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7194} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U3325} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82445} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82177} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80087} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6350} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2912} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8993} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U8533} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82769} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1327} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4622} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U5299} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3931} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_27773} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1457} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6896} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40305} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6094} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38430} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U841} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1405} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43429} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U7324} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3978} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6530} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2302} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39787} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2013} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1206} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80688} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80800} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6084} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6174} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8684} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6171} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3653} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4097} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U6126} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U999} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81632} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82447} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5677} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U998} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4098} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4869} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5235} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82427} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5395} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1358} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1741} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3200} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5978} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3792} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39948} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U6222} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82424} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2014} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42777} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82723} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_85_inst_80250} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1200} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6057} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1087} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5801} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U4111} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1452} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82767} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5756} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3920} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5305} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4025} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5334} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1362} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3726} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2163} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6328} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5346} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42857} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7213} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40566} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5602} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37467} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U3397} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_104_inst_83164} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U1234} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3744} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5902} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3944} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6300} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U2132} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5579} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4788} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3360} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40304} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5298} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6527} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_38846} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4786} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1411} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5412} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5651} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8696} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3996} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82842} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82638} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6931} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2860} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82175} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5319} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7323} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6280} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4052} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6137} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4102} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5979} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6085} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8736} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1361} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5678} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2913} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5357} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39204} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1454} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5207} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5767} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8661} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4073} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_43370} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4178} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1960} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6356} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5312} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38429} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81555} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U8628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_144_4808} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4596} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4099} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39938} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1507} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37648} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82612} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81523} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U286} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5063} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4319} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80686} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4809} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8415} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2252} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42264} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1453} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8632} {AOI21X2_RVT}
#@ size_cell {I_PCI_TOP/U3600} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5907} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6349} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5366} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40416} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80424} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40148} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2301} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_47131} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41855} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82849} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82768} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6172} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2537} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6895} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U925} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9178} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5340} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5904} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3432} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U842} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8583} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6364} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39000} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5662} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8421} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1368} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8551} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37549} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5970} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40670} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1485} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5206} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5396} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U815} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_43460} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39953} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5383} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2336} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6136} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38842} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U3499} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5903} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83236} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83273} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4028} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6293} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8869} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39814} {NOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8405} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1644} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1045} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4096} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U920} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4558} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5814} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1449} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8627} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4232} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40150} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1039} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5650} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U4787} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6013} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4185} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41515} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7884} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81485} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5979} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_4860} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5769} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80610} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82725} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80568} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4041} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2007} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_32_5113} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U665} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2850} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41936} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40230} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82240} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_81_5288} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1502} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1360} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1500} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3015} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5686} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5676} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5532} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38869} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5504} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_173_5318} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4739} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80542} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3558} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37606} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_6043} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3398} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5775} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U5700} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1718} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3617} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5833} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U452} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4471} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4729} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U64} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5466} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U448} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3143} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_188_4614} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U622} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U369} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80867} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2152} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_4896} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_5680} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2807} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2311} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6030} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_462_5791} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U770} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40433} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_133_5579} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40485} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2739} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4859} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3248} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3555} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1022} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5072} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42326} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5440} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_5369} {NBUFFX4_RVT}
#@ size_cell {ZBUF_17_inst_43264} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80484} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_16712_4022} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5868} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37680} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U746} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81490} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2741} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81575} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U266} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1490} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3709} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5352} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1221} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80586} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U127} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U46} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U6529} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5211} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_110_4866} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38246} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3195} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6744} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_112_inst_79519} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U3111} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2737} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1635} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1623} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2434} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3331} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3445} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U546} {AND3X1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ctmTdsLR_1_37423} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37592} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38434} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1187} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3956} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U345} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37883} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38886} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5145} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5206} {AND2X1_RVT}
#@ size_cell {occ_int2/U_gf_mux_0/ctmTdsLR_1_82108} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4890} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2801} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U585} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42751} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5507} {NAND2X4_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U85} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4538} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39667} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5976} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_4894} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_240_4972} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_67_564} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_226_5935} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U2685} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U6293} {XOR3X2_RVT}
#@ size_cell {I_RISC_CORE/HFSINV_708_3070} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2682} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40690} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2799} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4730} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5077} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4918} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2989} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4817} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1720} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U1673} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5914} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5793} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5952} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2739} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80815} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1244} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U1286} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38733} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5878} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_54_5906} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5454} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42941} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3217} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5694} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6803} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39241} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/U19} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3292} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5364} {INVX1_RVT}
#@ size_cell {HFSINV_15628_4575} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39530} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_1381_inst_44356} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U4515} {OA22X1_RVT}
#@ size_cell {HFSINV_27420_4567} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42191} {NAND2X0_RVT}
#@ size_cell {HFSINV_3962_3998} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_62_inst_27302} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_44_inst_27303} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U789} {AND3X1_RVT}
#@ size_cell {HFSINV_2937_3997} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38973} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5619} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42466} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56238_3565} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3706} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U1494} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3098} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U194} {AND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3621} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_125_5286} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5718} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5299} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_273_5455} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5102} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5888} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3181} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82480} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_29572} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U72} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U3067} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81855} {INVX2_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U589} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_4990} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2748} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2349} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6705} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38704} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U310} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U3014} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4452} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5090} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3235} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U569} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2397} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1196} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4376} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_92_5411} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39187} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42165} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37796} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6034} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_34_5206} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5412} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2653} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5646} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2646} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81161} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39489} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3170} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2670} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2738} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3484} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_90_5556} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_123_5678} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_171_6128} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3241} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5399} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_3974_4021} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_112_5307} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39488} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2742} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_4757} {INVX1_RVT}
#@ size_cell {occ_int2/U_gf_mux_1/ctmTdsLR_1_37454} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U547} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_293_5653} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3852} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U451} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5073} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5692} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U4719} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2269} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_5207} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4567} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4246} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5672} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5656} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4949} {OA21X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82986} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_324_inst_6503} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5430} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_5903} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_66_5050} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_95_4934} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2759} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_23_5574} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2774} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5239} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U562} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40194} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2402} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3141} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4777} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5363} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42851} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_5790} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38245} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2687} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2883} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U53} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U532} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80598} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2335} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U107} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U6154} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39250} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2357_inst_36845} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5886} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_5821} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5967} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4811} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_863_5911} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U6017} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82835} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2936} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U483} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3166} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39161} {AOI22X2_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U10} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_35500} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_153_5002} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_4999} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2974} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_138_inst_33162} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U6292} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5231} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5189} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U5858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4842} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3771} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4938} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U777} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39916} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_4935} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1768} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_391_inst_29045} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38537} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_223_5317} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5890} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3813} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3283} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40512} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_46261} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_230_5796} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_117_inst_27610} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80747} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80642} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U529} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U244} {NBUFFX32_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2076} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_1337} {INVX0_RVT}
#@ size_cell {I_CONTEXT_MEM/U235} {NBUFFX32_RVT}
#@ size_cell {I_CONTEXT_MEM/U241} {NBUFFX32_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1144} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U18} {NOR2X4_RVT}
#@ size_cell {I_CONTEXT_MEM/U239} {NBUFFX32_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1113} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1188} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_918} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/U157} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_148_4441} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1192} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_74_861} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1196} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1198} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_88_2084} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1168} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_76_840} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2727} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_84_741} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_886} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_51_1189} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1183} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1409} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_875} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_137_inst_37229} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_765} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_93_974} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1340} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_785} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_910} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1408} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2492} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1291} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1141} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_808} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1007} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1083} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_1285} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_70_1243} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_779} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_91_1096} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_907} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_1406} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2398} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1045} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1002} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1386} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1255} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1082} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_80_949} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5782} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4042} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_154_5696} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4731} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40214} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4434} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3511} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4314} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U778} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2745} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37751} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4204} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3187} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_29044} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5089} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40387} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_45_inst_35586} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U5117} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5670} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U3461} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3060} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4625} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_445_5901} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37886} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5367} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2729} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U238} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82971} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_111_5172} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2251} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4046} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_236_5931} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U166} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2473} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5199} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_209_5885} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5950} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42639} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5587} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2727} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_132_5607} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2755} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3873} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U484} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3029} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5828} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38433} {NOR3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_108_5868} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2337} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U5238} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38424} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4015} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U65} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5750} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5718} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5316} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_49_591} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37730} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U531} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1211} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U940} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80994} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3380} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U462} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3752} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5444} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U420} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4036} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6155} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5302} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_95_5606} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U599} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4724} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_210_inst_34997} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U6275} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3208} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5812} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5051} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3300} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5891} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40546} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6704} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2936} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5630} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5353} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_212_5987} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3070} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4006} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_572_5852} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2930} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5300} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_25_5828} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U739} {MUX21X2_RVT}
#@ size_cell {I_PCI_TOP/U1080} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1674} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_124_inst_45570} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_3143_4023} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2767} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2651} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3466} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39725} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U414} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_5354} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2552} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U399} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4999} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81469} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39243} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38349} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_152_6077} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U382} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81411} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U5154} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40259} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5475} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2155} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_79_inst_27314} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_4960} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4028} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U542} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U2212} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82400} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U2154} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U690} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4833} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2580} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38107} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_29041} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5603} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40692} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_211_inst_29576} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_132_6094} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2655} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40479} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_157_5343} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4179} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81857} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2869} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U171} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3115} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5535} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42299} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2254} {FADDX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5708} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2464_3950} {IBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37591} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4731} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5909} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81475} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8609} {AOI222X2_RVT}
#@ size_cell {I_PCI_TOP/U2296} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5287} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1336} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3102} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5505} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3342} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38293} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39400} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U931} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_84_5537} {INVX1_RVT}
#@ size_cell {I_RISC_CORE/ZINV_101_inst_32575} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3047} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4992} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1115} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U626} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3184} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_3292_3274} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4815} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37925} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40481} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_81484} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_4830} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_338_inst_30698} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38901} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42771} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42335} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6229} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1712} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3420} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82550} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_5297} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_23_4965} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2107} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4036_4545} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4836} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4996} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4951} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4021} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8870} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5449} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81756} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_127_4673} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4161} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1758} {NAND2X0_RVT}
#@ size_cell {HFSINV_22065_4595} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_137_5571} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37882} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4892} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_230_inst_35276} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U8846} {XNOR2X2_RVT}
#@ size_cell {U345} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3204} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81803} {AND2X1_RVT}
#@ size_cell {HFSBUF_2_468} {NBUFFX4_RVT}
#@ size_cell {HFSINV_7284_3430} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U2551} {AND2X1_RVT}
#@ size_cell {HFSBUF_2_467} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/U20} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23804_3519} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U159} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U548} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5393} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U84} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U4} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_175_5441} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5633} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_36073} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2834} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2538} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4909} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U6174} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3610} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1528} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40233} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2816} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4953} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U73} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U509} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81676} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3318} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U348} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3491} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3788} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6296} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1701} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4588} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6028} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U156} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2247_3915} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_312_4483} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2186} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1878} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2384} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_215_5789} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3092} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_38260} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3486} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5615} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5980} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6133} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2425} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3376} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6146} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38249} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37885} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5522} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2472} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6646} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3194} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5543} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8605} {AO222X1_RVT}
#@ size_cell {I_BLENDER_1/U5765} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1703} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5616} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4285} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82910} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4824} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81864} {AND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U12} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39119} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5082} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5600} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4967} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U171} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2938} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5161} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_89_5236} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U22} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/U239} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39490} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U371} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4755} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38019} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5776} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5683} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5110} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_81_inst_31523} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_245_5711} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1354} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U6662} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1530} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U195} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4470} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5544} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U133} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5707} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49044} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37682} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41850} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2310} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2735} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3716} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5524} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3184} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1083_4447} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U447} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5601} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5689} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3319} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1686} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5694} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2216} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5104} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5705} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_145_4741} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80487} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3177} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3176} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_901_5558} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2600} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3305} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40744} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3001} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3284} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5590} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2766} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81644} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U514} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5232} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U13} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3213} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U348} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U255} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5684} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3352} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4994} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4416} {AND2X4_RVT}
#@ size_cell {I_PCI_TOP/U1942} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38275} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38415} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U31} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2242} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3160} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_565_inst_83352} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42951} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42714} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U586} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5246} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3313} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_5758} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_457_3023} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5534} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4903} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1308} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U590} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42016} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2812} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40370} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4725} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5635} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3021} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4710} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U43} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5591} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4039} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80393} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3230} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U820} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6201} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U56} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39458} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5496} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5094} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_118_6000} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2499} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1040_5582} {INVX1_RVT}
#@ size_cell {I_PARSER/U769} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5626} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39995} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5441} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U549} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6238} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2798} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1879} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6753} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6308} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5692} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3618} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81500} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40595} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U118} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2158} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_3278} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5149} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2997} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38405} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U82} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U548} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40689} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81858} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3390} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U123} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5771} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_210_inst_30377} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2809} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40588} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U587} {OAI21X2_RVT}
#@ size_cell {I_PCI_TOP/U463} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U127} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1470} {OA222X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82573} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5556} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5472} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2551} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5869} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82377} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U5524} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1809} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5202} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1518} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6138} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40079} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5612} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5824} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3144} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2706} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5681} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1081} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5843} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3673} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5476} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3063} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5617} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5222} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3825} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_97_5459} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_156_5469} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82724} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4888} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6267} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5673} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40286} {NAND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U30} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U3486} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31304} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U3382} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7273} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4918} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7646} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4861} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5212} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5791} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_186_5453} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3330} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5664} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3703} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4988} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2325} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2346} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5698} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5787} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81112} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5650} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_66_5452} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3011} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U541} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U195} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81815} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5835} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40344} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2842} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5539} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U163} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38432} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5910} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2578} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3183} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4181} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3350} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3419} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4825} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39104} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80778} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5881} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3252} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1962} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42399} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4286} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1265_2662} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U547} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5770} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U767} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6196} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4047} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1549_4462} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4829} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2747} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6705} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_260_5470} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3185} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3386} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5475} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_92_5715} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1457} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_231_5294} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40382} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1085} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1511} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3149} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1976_inst_30711} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U2088} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3400} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_940_2590} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2670} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2325} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5774} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U5164} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U500} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U435} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1759} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3797} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U175} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2396} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_216_4997} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82054} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_35589} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4061} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3255} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_26522_3425} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U3959} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1472_4446} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3193} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4086} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5446} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1205} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2421} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_116_5439} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2597} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U11} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1281} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_131_5295} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38902} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1487} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3113} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2757} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2348} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5719} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5647} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2757} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3713} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81233} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U646} {AO21X2_RVT}
#@ size_cell {I_PCI_TOP/U3584} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_103_inst_32020} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U2999} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2333} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39513} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_301_3279} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U5490} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4936} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3421} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_128_5164} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5830} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6964} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3348} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41538} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U168} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U52} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4826} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5492} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5671} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7030} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U623} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_333_inst_29695} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42791} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81745} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U57} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_47403} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U4745} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3076} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6179} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_177_inst_46943} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1478} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U42} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80597} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42017} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3322} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2953} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U6688} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38972} {AO21X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U366} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_215_4463} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5823} {AO22X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8419} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3277} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2650} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4623} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3588} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81574} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2651} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5606} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3069} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4431} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81094} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U499} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5701} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_20035_4006} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38244} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81645} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5431} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5700} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4948} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6035} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9156} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5514} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_243_5887} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3100} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5146} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3481} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3721} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1199} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_5488} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82834} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5154} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5785} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_4967} {INVX0_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_320_3081} {INVX8_RVT}
#@ size_cell {I_CONTEXT_MEM/U90} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U602} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3096} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4001} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40232} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_501_inst_79413} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3135} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5096} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2077} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81804} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U521} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U49} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U734} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U6252} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3121} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35598} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U118} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5717} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3341} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3824} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39300} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2957} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40726} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_55_774} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_236_inst_37100} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_58_inst_34698} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1941} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53_2245} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_6326} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_2443} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1484} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_2728} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_43_inst_34283} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1193} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_37_inst_37287} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_1097} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_2440} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499} {NBUFFX4_RVT}
#@ size_cell {I_RISC_CORE/ZINV_27_inst_35253} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_119_inst_6625} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1928} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U391} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_122_inst_6443} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_56_inst_28767} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_203_inst_6345} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1361} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_400} {NBUFFX16_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_217_4487} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_551_5725} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_249_5918} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U151} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_90_inst_79239} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_341_5136} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZINV_32_inst_36985} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6939} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2326} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5670} {INVX4_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82988} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_281_inst_79210} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U18} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_369_5190} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_173_inst_26947} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U545} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_407} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U650} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1170} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_537_5990} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U2594} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_599_inst_43211} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38729} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_136_5908} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_120_inst_79867} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1419_inst_79506} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1875} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5354} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_404_5873} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_392} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5740} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U715} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U3705} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1509} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_316_inst_35440} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_35439} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3886} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_431_5640} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_412} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_371_5188} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_515_5747} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_53_inst_29989} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_482_5562} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_27159} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_427_inst_6209} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_408} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79466} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_366_5659} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_224_inst_28804} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_151_inst_35467} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_397_5191} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1154} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_498_5623} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_70_inst_79491} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3025} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_367_5118} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2387} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42006} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U401} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_79600} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1561} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5378} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39484} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_389} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U2379} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_440_5430} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_207_inst_35838} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_268_inst_29549} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_439_5871} {NBUFFX8_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_641_3080} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1604} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42327} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5365} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_79242} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_437_5742} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_505_5710} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_177_inst_30979} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U412} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_319_5665} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6044} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_166_inst_79740} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_491_5724} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_28954} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1131_5963} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_2615} {INVX1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ropt_h_inst_83414} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1434} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_79428} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5436} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_342_inst_79540} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_3607_inst_79512} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_361_5907} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1293} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_565_5991} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1127} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_91_6027} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U872} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1110} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_504_5749} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_304_inst_79075} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_324_5863} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2543} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2395} {NBUFFX32_RVT}
#@ size_cell {I_PCI_TOP/U5381} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3615} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_264_inst_6595} {NBUFFX8_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_655_2694} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1796} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_438_inst_79087} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_661_5271} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2576} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80952} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_254_inst_35464} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_377_5196} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_59_inst_35460} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_2738} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_inst_43473} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2274} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_43_inst_30909} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37116} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1504} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_2494} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_102_inst_43541} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2273} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U110} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_37226} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1846} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_62_1985} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_44_inst_37267} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_101_1786} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_37390} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_32_inst_37248} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_102_1654} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_47_1934} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_114_2293} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_92_1836} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_131_2757} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_103_inst_43536} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1581} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1553} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37082} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1764} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37133} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_140_inst_6309} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37189} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_949_inst_79866} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1084} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_83_1706} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_51_1827} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_111_1589} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_204_inst_43493} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91_1709} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_34543} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_51_inst_37203} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_65_2425} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1470} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5293} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_118_inst_6391} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1867} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1469} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_122_inst_37396} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_132_inst_6377} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_63_inst_37292} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_123_inst_6350} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_78_2197} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_106_1905} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_829} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_116_inst_6622} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_113_inst_6281} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U816} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109} {XOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1} {XOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_96_2212} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93_1481} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_120_1341} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_99_inst_37164} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_inst_6295} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_2281} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U58} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U852} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_786} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_175_inst_37170} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_67_2176} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_48462} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_37102} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1200} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U57} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_37197} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_1479} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_2418} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_92_1535} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_135_2078} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_66_2759} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U56} {HADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1707} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U54} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_1646} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_790} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_6335} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_47553} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_70_1717} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1455} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1675} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U53} {HADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_29462} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_2374} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U52} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_1559} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_113_2032} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U51} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_1583} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2239} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91_2543} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_35623} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1536} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_2766} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U69} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_129_911} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_64_inst_37194} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_136_inst_43516} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1777} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_133_1006} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_2113} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4854} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_140_2399} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_106_inst_43486} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1942} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6913} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_533_inst_79137} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_36768} {NBUFFX2_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_584_2699} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_171_inst_45524} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/U1447} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_79504} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_6103} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_100_inst_27253} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/U2905} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_79582} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U75} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U429} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1624} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_189_6010} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_469_5964} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_594_5592} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_254_inst_6423} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_76_inst_35781} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_204_6161} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U7241} {AND2X4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_420_5431} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5134} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4845} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_454_5761} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_83257} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_419} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_220_inst_6580} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U1937} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_326_6083} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_150_inst_28769} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U1800} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_300_5323} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_112_inst_79312} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_385_6105} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_470_inst_6226} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_393} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U416} {INVX4_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_522_2697} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_217_inst_79590} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_133_inst_35837} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2528_4502} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2420_inst_79368} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_95_inst_79616} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U1871} {OR2X4_RVT}
#@ size_cell {I_PCI_TOP/U1334} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_83149} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_760_6085} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_497_5843} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2665_inst_35657} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_83047} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U868} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_79333} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_820_5756} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_85_2814} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_448_5261} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1023_5899} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_544_inst_27150} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_426_5943} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U7348} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2612} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U560} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_128_6050} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_6097} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_218_inst_35463} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_83240} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_6163} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_73_inst_32995} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_219_inst_83323} {NBUFFX4_RVT}
#@ size_cell {U692} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U88} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2354} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81087} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_348_5721} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1266} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81273} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_158_inst_44319} {NBUFFX4_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3968} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_47073} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41680} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_83166} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_953_5992} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_415} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_474_5669} {INVX4_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/copt_h_inst_82984} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_232_inst_28802} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_79489} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_302_5260} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3984} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81274} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_286_5292} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_53_3926} {INVX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U812} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_438_5259} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_83_inst_79437} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_275_inst_30669} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_418_5325} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_740_inst_35441} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_70_5754} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_77_inst_31513} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_64_inst_27078} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_792_6130} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82696} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_427_5751} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_424_5375} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_79345} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_3319_inst_35473} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_249_inst_30342} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2623} {NAND2X0_RVT}
#@ size_cell {I_PARSER/U39} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_6024} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_344_5258} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1885} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1831} {INVX4_RVT}
#@ size_cell {HFSBUF_11_418} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_79365} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U1955} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_154_inst_6521} {NBUFFX4_RVT}
#@ size_cell {HFSBUF_11_414} {NBUFFX16_RVT}
#@ size_cell {ZINV_98_inst_36708} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U7378} {NAND4X0_RVT}
#@ size_cell {HFSBUF_11_411} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_332_5525} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_629_inst_29558} {NBUFFX8_RVT}
#@ size_cell {ZINV_98_inst_36706} {INVX4_RVT}
#@ size_cell {HFSBUF_11_403} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_871_inst_36781} {NBUFFX8_RVT}
#@ size_cell {ZBUF_70_inst_30982} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_113_inst_80160} {NBUFFX4_RVT}
#@ size_cell {HFSBUF_11_397} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1523_inst_79505} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_27080} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4719} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_80095} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_287_inst_79251} {NBUFFX8_RVT}
#@ size_cell {HFSBUF_11_395} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_225_inst_29554} {NBUFFX4_RVT}
#@ size_cell {HFSBUF_11_388} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_44_inst_79513} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1480} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_799_6084} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_2950} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5372} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_223_inst_79131} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_301_inst_26968} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_349_5481} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1384} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_426_5521} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3178} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_41877} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82692} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_244_5133} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_421} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_90_inst_6223} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U30} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4856} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_288_inst_31770} {NBUFFX4_RVT}
#@ size_cell {I_PARSER/HFSBUF_32_4681} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_262_inst_83146} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_434_5854} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U325} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5328} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_486_inst_28788} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U4294} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_506_5664} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_8_409} {NBUFFX16_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_572_3089} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_282_inst_79879} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U317} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_79473} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U1675} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_70_6013} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4329} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_328_5373} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80977} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_551_inst_79485} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_411_inst_79465} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_61_inst_36825} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_378_5324} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U146} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_446_5478} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5729} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U303} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_59_6060} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_30_6063} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1410} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82691} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_903_inst_83341} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1648} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4336} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4600} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_739_inst_6470} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_96_inst_26961} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_2618} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1134_inst_79063} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_781_5942} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U374} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_624_5189} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_491_5673} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_420} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5841} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_310_5257} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_65_5540} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_164_inst_6211} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_361_5210} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_428_5519} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U7343} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_486_6120} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_305_5150} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_482_5524} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_3569_inst_79484} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U5383} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1173_3131} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_405} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_590_5566} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_119_inst_32821} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_404} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_199_inst_49060} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_44_6137} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2647} {NBUFFX32_RVT}
#@ size_cell {I_PCI_TOP/U4332} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_399} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_32_5865} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U5364} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37954} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38187} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2773} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U287} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2256} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_559_5798} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3161} {NBUFFX32_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_591_6016} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82266} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U5665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83245} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U7353} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_579_5727} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1584} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_401} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_2487_4503} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_251_5753} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38595} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81543} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_719_inst_6586} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U773} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79141} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U5335} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_654_inst_28874} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_416_5376} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1034} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_100_inst_6218} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_188_inst_79532} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_391} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U702} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7334} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_629_inst_79330} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_29547} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_416} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_65_inst_36821} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_493_5663} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_67_inst_79082} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_428_5564} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_408_5797} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_486_5591} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5322_inst_79464} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_311_inst_83305} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_533_5608} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_110_6004} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5476} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_178_inst_34967} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_406} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_336_inst_43306} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79515} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_250_inst_79511} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_660_6020} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37956} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_542_6035} {NBUFFX16_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_946} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4605} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U723} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4534} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U63} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4413} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5678} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_564_5327} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3110} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2555} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_447_5266} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5201} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2832} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_546_5675} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5487} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5771} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1155} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U5488} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3146} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_496_5666} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2740} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4536} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7035} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_584_5806} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_462_5741} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U787} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U357} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80951} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_433_5193} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5081} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_512_6017} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U498} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5662} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5449} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U520} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U916} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81854} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_523_5736} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3147} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5691} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_2946} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3288} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2367} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1893} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_338} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_431_5526} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U923} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U56} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2179} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1701} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5471} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U447} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3349} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6248} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2771} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_639_5733} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3013} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_585_5435} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81707} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4515} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_493_5477} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_575_5671} {INVX4_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82987} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4822} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6509} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3171} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6016} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5497} {AND2X4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_747_5522} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82591} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_74_5912} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2938} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3187} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3510} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40486} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3210} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_495_5832} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5678} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_767_5738} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2407} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3235} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2712} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38538} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U912} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5884} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5709} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U19} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_580_5197} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U78} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_555_5735} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_827_5800} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5442} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1506} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5583} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3328} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4819} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38838} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5450} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_239_inst_44295} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U125} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39253} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2341} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8891} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_628_5131} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5657} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_266_5923} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4446} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37628} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6231} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3490} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U341} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U3625} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U367} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U774} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_340_5998} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3006} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_652_6006} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4940} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U95} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2340} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3399} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_34993} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U123} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4436} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1177} {MUX21X2_RVT}
#@ size_cell {I_PCI_TOP/U5430} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6706} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U813} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2578} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_395_5688} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5685} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_113_5584} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U89} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U2153} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5167} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3024} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_2373} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5520} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U2} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1372} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_79_4519} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_866} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40432} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U539} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4832} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5822} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6200} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6199} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2604} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6533} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4384} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U40} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2717} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1810_inst_6592} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1219} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42192} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_36904} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3306} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2736} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U191} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1061} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5553} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6254} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U71} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U568} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_2613} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81235} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6232} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5448} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U42} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U336} {MUX21X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_599_5667} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1062} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_841_6111} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_79116} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2737} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81572} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_152_inst_36588} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4092} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U4432} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5438} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U373} {NAND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_543_2698} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U6572} {AND2X1_RVT}
#@ size_cell {I_RISC_CORE/ZINV_366_inst_35258} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6214} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5864} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U7} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5788} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4009} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3048} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U63} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U134} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1271_6159} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_6116} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U747} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_629_5434} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_5254} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U86} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U97} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2389} {OR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3079} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1126_inst_79530} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U4838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4444} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4946} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38894} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3173} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1235} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5715} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_614_5660} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3339} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80949} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3363} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_583_5801} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5513} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U6514} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5471} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1735} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2553} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40550} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3482} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_675_5594} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U6738} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1462} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3465} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_396_5262} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3745} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5974} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_687_5730} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2730} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_526_5479} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1239} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U50} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5668} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3073} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U698} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U5648} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U674} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4624} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5604} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5531} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5055} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5956} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4937} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4815} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_712_5799} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U478} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_416_5728} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_226_4950} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4447} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4560} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3097} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6664} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_479_5722} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_437_inst_79198} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5773} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_625_6015} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5549} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3051} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1068_6166} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U1237} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6701} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6918} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U3533} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U524} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_1637} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6919} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U215} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3186} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U545} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3276} {OR2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U17} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U6156} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6157} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5500} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42433} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U358} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82690} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U670} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_531_3088} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3169} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1682} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_555_3967} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_248_5291} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4881} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2617} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4422} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U396} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5437} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81331} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U116} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39997} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4989} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6139} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U124} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5433} {AND2X4_RVT}
#@ size_cell {I_PCI_TOP/U7034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5425} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1761} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5690} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_383_5739} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U700} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U776} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80783} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4584} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_81678} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U64} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U671} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2567} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5676} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_6025} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U460} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U7036} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5440} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U512} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5725} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_189_inst_83285} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U359} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5102} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_34_inst_79480} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U172} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3140} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_820_5270} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36819} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U6204} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3150} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37953} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3070} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1734} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1887} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81412} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3282} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1738} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40082} {AO22X1_RVT}
#@ size_cell {ZINV_890_inst_80001} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3374} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37753} {AND2X1_RVT}
#@ size_cell {HFSINV_27324_4583} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3378} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6939} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2454} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3118} {NAND2X0_RVT}
#@ size_cell {ZBUF_4_inst_43267} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U6956} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80507} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U118} {NAND2X0_RVT}
#@ size_cell {ZBUF_4_inst_83025} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1035} {AND2X1_RVT}
#@ size_cell {ZINV_6_inst_6640} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U2675} {XNOR2X1_RVT}
#@ size_cell {HFSINV_134_562} {INVX16_RVT}
#@ size_cell {HFSINV_319_561} {INVX16_RVT}
#@ size_cell {U699} {INVX4_RVT}
#@ size_cell {ZINV_6_inst_6636} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U537} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_38} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_62} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_37} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2765} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U29} {NOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_287_4217} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1483} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_60} {NBUFFX16_RVT}
#@ size_cell {I_SDRAM_TOP/U180} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_114_inst_31774} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2762} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_32} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_124_inst_37078} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_145_3103} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_929} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_87_1621} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_87_inst_29564} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79536} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_13_inst_37143} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88_1507} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_170_4488} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_109_842} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_948} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1467} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_32_inst_34374} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_2105} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91_2122} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_82_2130} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1743} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_260_inst_37257} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U335} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_75_inst_32392} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_2415} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_6615} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_60_inst_37283} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_672_6109} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U128} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U675} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6129} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2156} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4512} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_543_5662} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4510} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2386} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1238} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8838} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3072} {NAND2X0_RVT}
#@ size_cell {I_RISC_CORE/ZINV_369_inst_35262} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U514} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_48_579} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_548_5805} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2751} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2986} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_396_5514} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3483} {NAND2X1_RVT}
#@ size_cell {I_PARSER/U755} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_402_5433} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U214} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U677} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5737} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2742} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U129} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6408} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5712} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4770} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6205} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3397} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4942} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5627} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3182} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5537} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U49} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81649} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_80953} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4530} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3139} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5666} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2595} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U4445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4764} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U25} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38594} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U3281} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6198} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2549} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5074} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6512} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3237} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U496} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6892} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2178} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6836} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5328} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_642_5674} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U508} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3274} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_479_5340} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80619} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U126} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5614} {AND2X4_RVT}
#@ size_cell {I_PCI_TOP/U1063} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_705_6019} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_435_6104} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4930} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_622_5672} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2985} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4423} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_517_5436} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1210} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_429_5527} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3080} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2997} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_530_5804} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6510} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U928} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38359} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U150} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81162} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_187_3898} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6864} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6206} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U100} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5634} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_80185} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U84} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2001_inst_35180} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2678} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6169} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1962} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_314_5523} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_372_5135} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4945} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2555} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80569} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U683} {OR3X4_RVT}
#@ size_cell {I_BLENDER_0/U52} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5371} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2584} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5645} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_933_5860} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U124} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3195} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U54} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3074} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5905} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U122} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U131} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_437_6064} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3215} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2157} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_602_2693} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U5442} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U79} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_625_5803} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_569_6152} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3379} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2772} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4468} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U313} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5868} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2577} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U512} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4820} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3213} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3220} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2758} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5603} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4840} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30393} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3031} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80524} {NAND3X0_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_31313} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U1380} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5674} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37972} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1179} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5043} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5406} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4941} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2320} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5070} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U719} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4449} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42921} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5892} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U67} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4461} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5181} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1401} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U850} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6859} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6843} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U915} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41866} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5772} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_558_5466} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1389} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3078} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2272} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1699} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3354} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5593} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2894} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U733} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4780} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40340} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4027} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2330} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U855} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4455} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U4481} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6755} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39387} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_63_5381} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42806} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1464} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4734} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U882} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1414} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1380} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3518} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5511} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82139} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39964} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6876} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37959} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4967} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5607} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_87_inst_30704} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4837} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_196_4806} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1407} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U830} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42705} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1578} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_88_4740} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U98} {AOI22X2_RVT}
#@ size_cell {I_PCI_TOP/U3395} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U194} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5001} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5007} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6181} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5349} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5389} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43168} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U1166} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6678} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4456} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_411_inst_27224} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U3330} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2771} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42358} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5556} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3262} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3328} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4774} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_913_5450} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U3287} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3503} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3828} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42799} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1046} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5806} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1988} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5547} {IBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5372} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1996} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U4834} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81101} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37957} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5711} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40727} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3430} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3227} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U206} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4779} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_129_4767} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U98} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2041} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U199} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U177} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5416} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/U58} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U13} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2683} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2499} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U265} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U4175} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1040} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U698} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3565} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4215} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5723} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2519} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U396} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4787} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1165} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1302} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37772} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3456} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5779} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3336} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5000} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1122} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1128} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3111} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5408} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U508} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5623} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42793} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3834} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U623} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80399} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38898} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37551} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U267} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1300} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40513} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4485} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4529} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3409} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4949} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8882} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4704} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38490} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4706} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2746} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3635} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U702} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3432} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5079} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1788} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4123} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3261} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4277} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_42027} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3428} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40428} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5538} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5728} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37964} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1896} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2129} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1388} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U176} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4110} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1416} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82260} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5060} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3725} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_4453} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40509} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5931} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2944} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U134} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5854} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38289} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4598} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82631} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2724} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U752} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4635} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2497} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42599} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39055} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2947} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42795} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40699} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5485} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40654} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3775} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5891} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1411} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5816} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4527} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_40515} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6805} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41868} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4498} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U5283} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U395} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3201} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_27220} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U933} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5274} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1641} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U138} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4791} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81901} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4922} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5985} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43053} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U943} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5523} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3457} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3202} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U41} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U4633} {NOR3X0_RVT}
#@ size_cell {I_BLENDER_0/U754} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5285} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1192} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U6869} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2608} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2167} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_124_5407} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3292} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82294} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_53_inst_30464} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U1172} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1119} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5055} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41691} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42562} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U6858} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2040} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43055} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5750} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39383} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U576} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5033} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5644} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U517} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1101} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1308} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5624} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1021} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80812} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5728} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5230} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5085} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6178} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_70_5642} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4871} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4911} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42368} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3371} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2645} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4091} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4006} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9168} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38356} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U944} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2224} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37771} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3325} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_454_inst_79289} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1580} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4971} {OA21X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_31805} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40656} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2809} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5108} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U573} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_117_5404} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_204_inst_32823} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U5828} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6861} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2838} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5758} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3025} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82572} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4910} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5830} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5035} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_42854} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5544} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7258} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1140} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1095} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38830} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5729} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4576} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3265} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U5754} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U98} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U845} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U6271} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5040} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1406} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U3705} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5599} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U42} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3408} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1805} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_4745} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4993} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1413} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5796} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3157} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U522} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38835} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5890} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1599} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6882} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3388} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U468} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3520} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_32025} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_50_5362} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5622} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4987} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U841} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4583} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6907} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1574} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38290} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8982} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6876} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82464} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5036} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1993} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2195} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1338} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42020} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3410} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5998} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_27228} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_70_5281} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82575} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5164} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2047} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6781} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U400} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42329} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5155} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36815} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5157} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5281} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1088_5529} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2958} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1915} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5006} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4765} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/U39} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42381} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U3224} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1131} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2684} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80400} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4968} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82116} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U6334} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40729} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3961} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5707} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U2837} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7273} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40028} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5521} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5930} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4245} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5083} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_80817} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42807} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4993} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5829} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4193} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5891} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_141_inst_79528} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2516} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5261} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3334} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2369} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2986} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_5414} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6829} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3064} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1097} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U1752} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1128} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9006} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U598} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81963} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_80823} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1462} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4783} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U856} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3260} {OR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_30761} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37962} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40475} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_302_5702} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1410} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4919} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_80026} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U6046} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3142} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3460} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4157} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2021} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1233} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38422} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1299_inst_28960} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4907} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U1455} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6277} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U617} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5727} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U4242} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5595} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U585} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1617} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7238} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42890} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1777} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1142} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2262} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3282} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U829} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2570} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4141} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39028} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3519} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2048} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37757} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1349} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6140} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5358} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3411} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5509} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3115} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5877} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2557} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6285} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2273} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U355} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3427} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3985} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80813} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6162} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2016} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5084} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2127} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5851} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U5807} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4771} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82778} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5860} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4939} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2043} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38047} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2164} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5059} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42023} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39962} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5098} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3202} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1376} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37604} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81153} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1244_inst_28961} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39056} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4031} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4664} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6347} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_986_inst_28962} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39980} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1176} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U36} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4838} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40728} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5715} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37552} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3066} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6884} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3167} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2769} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5794} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6335} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5598} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5704} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82145} {OR3X2_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_29054} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5749} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40254} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3882} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U6264} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U77} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81182} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U624} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3200} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U532} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U5817} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5726} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2749} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1178} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2090} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82809} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2373} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3357} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3239} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1387} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U600} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8615} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6329} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1344} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5643} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U509} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1895} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1186} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3030} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81413} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_31315} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U5279} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5059} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4323} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U104} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_312_5274} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U662} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U782} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42398} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4959} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5638} {FADDX2_RVT}
#@ size_cell {I_PCI_TOP/U3199} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40547} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U703} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1221} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U4739} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5896} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1043} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42380} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5050} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39818} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U3401} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U754} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5020} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5862} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2321} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40632} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38832} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43090} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4933} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2811} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5799} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36842} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42703} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2166} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39504} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5719} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4577} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42103} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3514} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4565} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3282} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37494} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4796} {OA22X2_RVT}
#@ size_cell {I_PCI_TOP/U1840} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3665} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5815} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U918} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4914} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U583} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_904_5337} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5390} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1060} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82701} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_80072} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5582} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_4742} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4033} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37503} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4936} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U7314} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42894} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2507} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4774} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_501_inst_43214} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U1013} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U898} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82737} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U711} {AND3X4_RVT}
#@ size_cell {I_BLENDER_0/U1146} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8734} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9004} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38546} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3259} {FADDX1_RVT}
#@ size_cell {ZBUF_201_inst_79990} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42949} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2264} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1168} {XOR3X2_RVT}
#@ size_cell {ZBUF_24_inst_80027} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42960} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_41699} {OA21X1_RVT}
#@ size_cell {ZBUF_33_inst_79980} {NBUFFX2_RVT}
#@ size_cell {ZINV_165_inst_80116} {INVX4_RVT}
#@ size_cell {U226} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/U201} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U9084} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_43427} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U878} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3116} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U100} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U151} {AND4X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9489} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4913} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_340_inst_27234} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9630} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5991} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42465} {XNOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9486} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_21571_3724} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1058} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5608} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3431} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5259} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_65360_4401} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39382} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U942} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4942} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3162} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U196} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5248} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1717} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6211} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_241_5425} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3288} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U2091} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4499} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38833} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U394} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3261} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3905} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U896} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1214} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42022} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5525} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82456} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4132} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1293} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5539} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2484} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6183} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3407} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3522} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6130} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U601} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5878} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43025} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U734} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U735} {NAND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9951} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41732} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5514} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8484} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5875} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1363_inst_43235} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U756} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5348} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43350} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U4541} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1003} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42407} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41865} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2433} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_152_5341} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U1418} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U2895} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6184} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2279} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3247} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3726} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3287} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_131_4854} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5010} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U3154} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40383} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5142} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39712} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38489} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82571} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U955} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1731} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4736} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42367} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1689} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1116} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1391} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4500} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1103} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3154} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5988} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U4818} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1012} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4715} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5527} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U6155} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U823} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42792} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1395} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1750} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5039} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7012} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82210} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3525} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39561} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5173} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6899} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5798} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40381} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5992} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4980} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U737} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80694} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1189} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1162} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8741} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40252} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2634} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U5015} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_71_4686} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5540} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U5720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4672} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1143} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4715} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81257} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3240} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1564} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5076} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1442} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4794} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3201} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37806} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4964} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43117} {NAND3X4_RVT}
#@ size_cell {I_BLENDER_1/U1457} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3378} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U717} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40477} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43177} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1372} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U8841} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U4462} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3359} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4707} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U85} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3324} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1778} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_844_5330} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U4531} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3693} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3396} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3910} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1220} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1100} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4599} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4132} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3412} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5596} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42864} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_5047} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5870} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_31_inst_83155} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2502} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8911} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U832} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U4135} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4486} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2709} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3605} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3329} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1073} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3263} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3671} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_4790} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3599} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5569} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40301} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3320} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39713} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42747} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1449} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6058} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3204} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1241} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1390} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2987} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2433} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1167} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U4125} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42850} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2227} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3632} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4597} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2508} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1036_5438} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42748} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1354_5619} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U5019} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1987} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4924} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_651_5338} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U5159} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42104} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5752} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40732} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3075} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5091} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83241} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U5753} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4776} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4637} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3431} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1337} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_776_5501} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U5080} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82574} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U1381} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41937} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3526} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U97} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3538} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_182_5158} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80641} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1346} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U857} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U854} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2768} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1120} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2428} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1447} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37603} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41589} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U738} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6222} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U778} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80811} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42598} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39386} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5555} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4460} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6144} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U510} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42920} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2319} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1147} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5712} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2128} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6846} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5231} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_495_inst_35284} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U8546} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1446} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80535} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U3533} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1892} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_39_5331} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3629} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1979} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5795} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43052} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U5486} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82911} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40508} {NAND3X4_RVT}
#@ size_cell {I_BLENDER_0/U3200} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5037} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42794} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42950} {NAND2X0_RVT}
#@ size_cell {ZBUF_135_inst_80010} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2414} {AO21X1_RVT}
#@ size_cell {ZBUF_140_inst_35421} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U2941} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36958} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U234} {OR2X2_RVT}
#@ size_cell {ZINV_255_inst_80118} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2278} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1041} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2505} {AND2X1_RVT}
#@ size_cell {ZBUF_276_inst_31919} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U1010} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U7461} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2506} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4835} {NAND2X0_RVT}
#@ size_cell {ZBUF_22_inst_80012} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80657} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_191015_4327} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37961} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4487} {OAI22X2_RVT}
#@ size_cell {I_SDRAM_TOP/U185} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39058} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_80821} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U5792} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_27506} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_167339_3873} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5018} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40655} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1141} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1350} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2310} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3155} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U533} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1575_inst_35279} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U964} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5445} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6145} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5759} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3754} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4929} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38112} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4715} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80814} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5099} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U1665} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_42026} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81452} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3106} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2268} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81165} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1384} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2688} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3420} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2498} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1639} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8446} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4750} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37457} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U1466} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_94_inst_43596} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U5640} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1353} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1098} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3243} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5966} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5625} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5729} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5493} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38288} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1402} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4782} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4034} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1691} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3355} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1150} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U610} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2777} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5093} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1447} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5378} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1417} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5594} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U962} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3802} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42704} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38896} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42408} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1339} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1058} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U81} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3263} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1217} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38421} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1883} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38834} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1189} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8821} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U507} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82259} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1416_5446} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U652} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3908} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2949} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3293} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39211} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5530} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43305} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3783} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39057} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U92} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U3080} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4887} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2496} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4530} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U280} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1550} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3327} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4889} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3155} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41867} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3941} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40253} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40653} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42798} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U157} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42626} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4525} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1181} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1456} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42968} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5024} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6266} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1102} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5168} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81900} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U2319} {AND4X4_RVT}
#@ size_cell {I_BLENDER_1/U3262} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U966} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2094} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6348} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82211} {NAND3X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U46} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5012} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41901} {AND4X4_RVT}
#@ size_cell {I_BLENDER_1/U5853} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3516} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4584} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42750} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3496} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2060} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_777_5393} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U531} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5516} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43178} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3199} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_80819} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43024} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5581} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3461} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U622} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4670} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40339} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U3688} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5121} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5811} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82645} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2646} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40476} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2395} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4793} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4274} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U290} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40548} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82959} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6210} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U699} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40549} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42852} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1777} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3265} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3258} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3369} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5450} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4827} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39710} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ZINV_257_inst_80214} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5818} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_5545} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_144_inst_79872} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40258} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42770} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_84_5071} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5625} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1055} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1566} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U607} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3152} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3362} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6266} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3311} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2504} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4574} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1804} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_6587_4561} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1540_3964} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U58} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1869} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3467} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1141} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_81368} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U6110} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1407} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U257} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7274} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3326} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U35} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1689_3947} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39507} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_803_3264} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80446} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80606} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U413} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5847} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39840} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1461} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3242} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3371} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4708} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3689} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3501} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5162} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2547} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3326} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81643} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39501} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U62} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1521} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U354} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_32546} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U161} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_244_inst_37061} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U7297} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_18_inst_79783} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2542} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3666} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1576_3963} {IBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38297} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6872} {AO22X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U143} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U6925} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U843} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5886} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1272_5598} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5039} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5087} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39487} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5030} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5138} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1821} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43050} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5792} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_72_inst_83046} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3831} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5996} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5150} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38274} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1774_4587} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U6219} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_81480} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1906} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42691} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37780} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2921} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_5388} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2546} {INVX0_RVT}
#@ size_cell {I_CONTEXT_MEM/U135} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U1460} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3009} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1976} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5846} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_847_5877} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U3259} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81856} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1092} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2796} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5693} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6931} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U835} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5351} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6831} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U127} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U138} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U491} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6038} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_4832} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3267} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4320} {NAND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3207} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_628_3908} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U731} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38269} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_274_3261} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5493} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U704} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4281} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U1184} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2480} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81474} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5103} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4050} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4275} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4785} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2998} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3231} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2223} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2562} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U840} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_289_inst_80018} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U151} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42377} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U7302} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U104} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2464} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3136} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5637} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2722} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_5538} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5687} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39560} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5520} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3083} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2745} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_2634} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5562} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1372} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3897} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4473} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2836} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2390} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2014} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5830} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2437} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6314} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U949} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1851} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38668} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3348} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6728} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6498} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1765} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2713} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3320} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43130} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_81482} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3124} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4829} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_670_3237} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1121} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2731} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82080} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U433} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U6509} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4851} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5107} {OAI22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U25} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U91} {XOR3X1_RVT}
#@ size_cell {I_SDRAM_TOP/U186} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U86} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2025_inst_29581} {NBUFFX4_RVT}
#@ size_cell {U273} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U6} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_503_3286} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_17032_3371} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_20403_4592} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/U63} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5535} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4784} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2682} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3998} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5758} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2674} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3072} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3069} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1704} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5561} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_179_4794} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1739} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3215} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6835} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_3016_3273} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43056} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_958_5618} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U5618} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4641} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_324_inst_83354} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2512} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5502} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5420} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_17536_4586} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81966} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5185} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4691} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3332} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U7136} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U131} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U635} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U1870} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4613} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U580} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3079} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5542} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_103_3024} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1514} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7262} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5654} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5917} {NAND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U201} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4757} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82147} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4893} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3206} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39116} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2492_3246} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2154} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5618} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5689} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3361} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80486} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U611} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2314_3285} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1575_3309} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1175_3288} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_3988_4556} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2572} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U736} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U638} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U2378} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2941_3272} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_123_5764} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4924} {INVX1_RVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32574} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4626} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3487} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4186} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2471} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40080} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_620_3930} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U3577} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U7076} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5015} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_223_inst_29598} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1975} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2969} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U342} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_323_inst_37062} {NBUFFX2_RVT}
#@ size_cell {HFSINV_19296_4591} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3325} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1127} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5106} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_352_3931} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1265_3945} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3017} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5479} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_13224_3424} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U1118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_5105} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3384} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U216} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_20526_3385} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4828} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1125} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3130} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U90} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U77} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U24} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5789} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U87} {XOR3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U21} {XOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U85} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U830} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3338} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81477} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/U5} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2207} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3213} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U741} {XNOR2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U15} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3392} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_17_4946} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39512} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U963} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5173} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2806} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4911} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38028} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3093} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4694} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5530} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4307} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4945} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1300} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5233} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1953} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3312} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U9038} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U600} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2605} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5833_4551} {IBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3383} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38257} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42627} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5687} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U21} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4605} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5929} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5515} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39244} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4639} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3256} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U786} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37508} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5105} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3159} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_292_5536} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U454} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_397_inst_30389} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U4714} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4210} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U2307} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2937} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40553} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U186} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1744} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2327} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40482} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3659} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5757} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5821} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5696} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4521} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3234} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U648} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_47406} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U387} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_83287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3268} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3279} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2321} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U469} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8847} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U923} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3168} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5114} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U725} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_288_inst_34995} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U3615} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2761} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4891} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3252} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7990_4547} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3088} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5575} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5954} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3337} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3085} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40688} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1070_5572} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5652} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U7301} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_71_4831} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3332} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11382_4554} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82817} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6873} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41703} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2760} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_10560_4546} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U637} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3444} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4415} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5674} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U3435} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5517} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2410} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3122} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U1663} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2452} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3415} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5166} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82053} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3196} {OAI21X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U147} {AO22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U123} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3396} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4019} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5789} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5636} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_115_5813} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80564} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1861} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4638} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U1838} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_313_inst_43217} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U859} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1408} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38292} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39853} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5692} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2769} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U3280} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38669} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1160} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5088} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37969} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40478} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5211} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U8792} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U2808} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2289} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1653} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1923} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3287} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5519} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_38261} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U4784} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3390} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1647} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81828} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2691_3951} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5780} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4467} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_4641} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38670} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4900} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2385_3270} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_83_4737} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_91_4759} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_30_inst_79415} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5458} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U7393} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1880} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1185} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5944} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1973} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2187_inst_35273} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38694} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U935} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1748} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5614} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5702} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_29014} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1796_3914} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U584} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4865} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U248} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3107} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_32446} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2629_4588} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U9194} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3294} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3623} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5866} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_408_5599} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U4022} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U5696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_725_5613} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_16654_4590} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_228_inst_30028} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3417} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_1534_2707} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U1385} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38282} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2552} {FADDX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_535_3942} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38101} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1090} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7174} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1422} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5953} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39795} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U38} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3033} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7296} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3333} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38397} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37678} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3163} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U52} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42334} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40543} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U7179} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_29018} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U821} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3504} {XOR3X2_RVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32950} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_891_3265} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4889} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3132} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5541} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2827} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3684} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5576} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6202} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3699} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5559} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37546} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U173} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3447} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1441} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3594} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_474_3909} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1678} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5627} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6254} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42378} {IBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U6265} {XOR3X1_RVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32767} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_4927} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6098} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39120} {XOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U139} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3264} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5527} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9008} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1767} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2459} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5721} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U697} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4262} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4252} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U618} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5277} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2723} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2680} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39905} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6310} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1383} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U2563} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3223} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U852} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U8607} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2052} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U801} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1808} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6407} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5522} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38708} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42445} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_2_inst_79823} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5005} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42024} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82117} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_970_5580} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/U56} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4846} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4906} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4966} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3308} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5642} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7286} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4454} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3143} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2824} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U7309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_482_inst_44838} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U5722} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5793} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U687} {INVX0_RVT}
#@ size_cell {I_CONTEXT_MEM/U39} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6679} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40255} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3206} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U7287} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4995} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2438} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U4172} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1386} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U736} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4940} {OAI22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U116} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3322} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6502} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3166} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2838} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4493} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1806} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3026} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4429} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6082} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4659} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2665} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37459} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5597} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3356} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_112_inst_83312} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U6879} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U612} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U4474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81964} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3244} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1719} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4788} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U4212} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81965} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80412} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5491} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_194_5647} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U6313} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_143_5643} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2767} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3087} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5057} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1839} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_361_inst_43289} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U360} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U470} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U95} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_5532} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3448} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2371} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1379} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_587_5535} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_32243} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3428} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3547} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6044} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U281} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37773} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5506} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5163} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2750} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3359} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2644} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4629} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2985} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3109} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2458} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81576} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1117} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5698} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2165} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5592} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4920} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1195} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U7311} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6244} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4797} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2431} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U139} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U5232} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1909} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81183} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4868} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U178} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_155_5241} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4786} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2013} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_37965} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_620_5570} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5724} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4738} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4227} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U216} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81458} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42762} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81005} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6762} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U196} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_130_4991} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U27} {OA21X2_RVT}
#@ size_cell {I_SDRAM_TOP/U195} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1116} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23073_3389} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U97} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_22692_3392} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2893} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/U161} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5565} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3165} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2054} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2888} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5120} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4524} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6210} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1409} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3660} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6871} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U44} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5564} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30446} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4306} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5210} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6832} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U533} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3774} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4581} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4957} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81214} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42025} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2263} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5268} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5965} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_670_inst_83364} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U2459} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3192} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5107} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U79} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1978} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U349} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2544} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2554} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37616} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1215} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U844} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6806} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1247} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2089} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5887} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37787} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1404} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_741_5616} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2271} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_528_5502} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U1871} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1967} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6139} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_783_5848} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3389} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1552} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37624} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42749} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_123_inst_35487} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5704} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U5275} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3198} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U34} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U54} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6860} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1405} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U1343} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U384} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2225} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1281} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3019} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6302} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42021} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6870} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1921} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1020} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3010} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3128} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4606} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3056} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U732} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5849} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1206} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3109} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3472} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5493} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8764} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2568} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3502} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4917} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6699} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5152} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42376} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4870} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4955} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5053} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43054} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4784} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U841} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5041} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U436} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_209_inst_44317} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/U1312} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5850} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_2_inst_6230} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U3266} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80914} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1659} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3226} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1059} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_472_5551} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3499} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3357} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6286} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4406} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3646} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3453} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3107} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4702} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6332} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4514} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U8614} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4920} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8842} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3468} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U5260} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80605} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U112} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U3131} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1926} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5052} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5119} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3449} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U1977} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5528} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5701} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5763} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5620} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2607} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5234} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6136} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2794} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42865} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40039} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4833} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5528} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U581} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5612} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4758} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4540} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2968} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3403} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4966} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_581_inst_79523} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38868} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_735_3255} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3373} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1032} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6161} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4084} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8794} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U4423} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6847} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1688} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6698} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4954} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2482} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1378} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3336} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U960} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U5687} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3203} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3041} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6874} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U23} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U7275} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39837} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2667} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_83358} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U2417} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1002_5597} {IBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U2804} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3273} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4523} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3488} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U661} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3662} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2821} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81577} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3425} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81702} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7260} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5611} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3929} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_209_inst_80213} {INVX8_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_173_2701} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1769} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31035} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4787} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5762} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_96_inst_28964} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U608} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3808} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3376} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3001} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1001} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U630} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2764} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1454} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3345} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U6163} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4773} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1406} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U271} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5826} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81642} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3058} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1374} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36964} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_187_inst_45541} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U8781} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U1776} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6783} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6287} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1943} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1374} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U958} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37774} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U840} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_30035} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5624} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42745} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2659} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39399} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_104_5451} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5822} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5591} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5008} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3440} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5703} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2515} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4502} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5870} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_30033} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4451} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U520} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3067} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1711} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_75_5937} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3470} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3360} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U250} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8632} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3158} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5997} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_219_inst_80212} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4733} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4093} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_49035} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4244} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2939} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7305} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37458} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5602} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1403} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5778} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82146} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5604} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39883} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39398} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2766} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4908} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2550} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82465} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U597} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U96} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/U26} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U7288} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2561} {NAND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_18485_3383} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_818_inst_83355} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U88} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U14} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U732} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2830} {AND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/U84} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_102_209} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37478} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5460} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41826} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_501_5546} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U378} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5563} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3138} {OA21X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U37} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U837} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3298} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_417_5596} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U5879} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7137} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3347} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38634} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3313} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5653} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4582} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3186} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1714} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4670} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2548} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9007} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1124} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39851} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3816} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37744} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41898} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5550} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U707} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3310} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4879} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6067} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2967} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1519} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4867} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3297} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4763} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5848} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4053} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3358} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_156_inst_80016} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6807} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_286_inst_43215} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4678} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40514} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2041} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40510} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_81479} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4692} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3221} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U616} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2081_3249} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1569} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_4857} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4023} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5889} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1004} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_130_inst_28965} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2708} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5827} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5619} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U853} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1668} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4516} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4741} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3312} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7306} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6932} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6204} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_409_3252} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_268_5199} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3335} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3228} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_238_5655} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_176_5106} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U519} {XOR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U163} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U6494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2274} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U995} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3424} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_18_5386} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6220} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1685} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5703} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81254} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U4285} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5781} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1775} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_34_inst_6243} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39208} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U249} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2481} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4787} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6304} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1117} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4564} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39582} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4786} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39906} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2984} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U416} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38115} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2834} {NAND4X1_RVT}
#@ size_cell {I_PCI_TOP/U1907} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U609} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1163} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38015} {NAND2X0_RVT}
#@ # -- End source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.eco_lkg_comb_opt.tcl.59481.0

#@ # -- Starting source /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/pt/work/.eco_lkg_comb_opt.tcl.59481.1

#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38064} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U474} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6899} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40780} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_18519_3693} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8972} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4783} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U466} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6864} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40768} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8966} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6858} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8963} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40760} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6837} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U414} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8916} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U423} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8913} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40759} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7851} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9979} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5783} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10977} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9981} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5768} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5760} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10900} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7848} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7835} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6696} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_2_inst_32942} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5715} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6717} {AO222X2_HVT}
#@ size_cell {I_BLENDER_0/U6521} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79727} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U6550} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5126} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_29896} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9909} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80934} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5873} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6547} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9916} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7810} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80931} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11984} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11966} {OR2X1_HVT}
#@ size_cell {U237} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11942} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11949} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U371} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6747} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6799} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8821} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6718} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9881} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6736} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10870} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3572} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7790} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8801} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7708} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7787} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7797} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1462} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3510} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7775} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9802} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9859} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7715} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5661} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9800} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6695} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8753} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8744} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8793} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8762} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6649} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8740} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8779} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9718} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8714} {OR2X1_HVT}
#@ size_cell {ZBUF_17_inst_43264} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8737} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6643} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7613} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7697} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7606} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_41026} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9711} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9708} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7620} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9710} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2370} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9721} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6591} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8673} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41455} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6588} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41453} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6545} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6567} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10610} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8629} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1285} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5475} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41434} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41449} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5463} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41430} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7531} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41405} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7574} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9631} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9652} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41418} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41441} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9617} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41456} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41465} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9628} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7512} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5432} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1242} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11635} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9607} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9624} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6497} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41402} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10592} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8564} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8578} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7483} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41392} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6460} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10502} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8512} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10589} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9581} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41373} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10561} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10588} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9580} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41383} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6400} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41326} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41319} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41331} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10521} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41398} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41312} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7486} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9567} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41362} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41342} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41310} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9531} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11586} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7426} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41358} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6397} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41308} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41304} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8496} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41305} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41302} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6886} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41244} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7316} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5235} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41213} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7322} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9400} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8372} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11421} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8389} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4166} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11456} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8381} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8365} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4126} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6261} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41190} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10369} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10390} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8362} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8330} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7281} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7277} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10310} {OR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7274} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41158} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5156} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9360} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5139} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U837} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7228} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41166} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41130} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41140} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11361} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9315} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41124} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41138} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9309} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9304} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11349} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11385} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8281} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11347} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6178} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8295} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6186} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8292} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8233} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8200} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10297} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8271} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10279} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10276} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8226} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4044} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8216} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8236} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10284} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9282} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7192} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43197} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41017} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7156} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41032} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7154} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41093} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9265} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7177} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41030} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7139} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41077} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11289} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5035} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41076} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41028} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7136} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11296} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7142} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41045} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41033} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7104} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11233} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8150} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2665} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11255} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8161} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8147} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8131} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8125} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8141} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40994} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40954} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40950} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40969} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7094} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7081} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40945} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7097} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4926} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9151} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7059} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40981} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9147} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40970} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7066} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9156} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7028} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9160} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7040} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40921} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2821} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9154} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9136} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40916} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40959} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1740} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40901} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8091} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8096} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3871} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5940} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3851} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5907} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8043} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5919} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5923} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1735} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10085} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5936} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10082} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5900} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8020} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6995} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40886} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6981} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10071} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6974} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9081} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12124} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40867} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40831} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6969} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40895} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40863} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6966} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40891} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40854} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6911} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9035} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40853} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6907} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7985} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5888} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5884} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11019} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7948} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3728} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3709} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12039} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5806} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7929} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7900} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2669} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12015} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40785} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6887} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6876} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2181} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8997} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11017} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U493} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7939} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7937} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40792} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6872} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40786} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6889} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12014} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8987} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40787} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40769} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2666} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40767} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8946} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6827} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6816} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5778} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7896} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10975} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7875} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6813} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7889} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7858} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7844} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_2_inst_32757} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11993} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7855} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42990} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7819} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7849} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82904} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6488} {AO222X2_HVT}
#@ size_cell {I_BLENDER_0/U6437} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U6681} {AO222X2_HVT}
#@ size_cell {I_BLENDER_0/U5872} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6700} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6679} {AO222X2_HVT}
#@ size_cell {I_BLENDER_1/U8892} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U6465} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7804} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6676} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7801} {OR2X1_HVT}
#@ size_cell {ZBUF_122_inst_79989} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_142_5533} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U8652} {NAND2X0_HVT}
#@ size_cell {HFSBUF_152_668} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9900} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11913} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11964} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4625} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8854} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11911} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7795} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10868} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2520} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9851} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9872} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7794} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7734} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9852} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9865} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6647} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3508} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7700} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9834} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8735} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1398} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6696} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11883} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9788} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8726} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7605} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7619} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2368} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7591} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10605} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41409} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9637} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41436} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41447} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8577} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40982} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9634} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1254} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9629} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8576} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9654} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9612} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8591} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8573} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8544} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11665} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8517} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41387} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10501} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8530} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41397} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41368} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41333} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6399} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8463} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6398} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5295} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9557} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8453} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10487} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9497} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8470} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61394_3689} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10465} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9487} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41262} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9490} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41264} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41281} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41228} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10406} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41235} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41260} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8344} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2073} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7310} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8341} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6259} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41199} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6276} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_744_inst_83361} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8329} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41154} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41149} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41108} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_45430_3745} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3024} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7245} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41175} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7279} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9327} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U836} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6176} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5155} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7212} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10277} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6172} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9324} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8262} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_13740_4240} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6171} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6181} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5084} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8231} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41005} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5074} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41036} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41003} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41015} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41040} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41023} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41051} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5003} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41060} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40936} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11290} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9235} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40933} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9502} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8450} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41299} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11535} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6349} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6385} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41287} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10499} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10460} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41251} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8433} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9498} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10457} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10422} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4212} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41209} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10404} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5296} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5242} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9461} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41214} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10401} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41276} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8388} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7309} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41265} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41254} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9428} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8385} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4124} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8380} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41238} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4121} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2074} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8346} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41217} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8326} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8364} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10397} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4101} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6257} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7280} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41188} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7291} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10394} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41195} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41159} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7288} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41180} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41106} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7283} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7276} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7232} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7265} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11355} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11346} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7246} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11343} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11312} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41120} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_1785_inst_27397} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6185} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41125} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11323} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11336} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6182} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11315} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11333} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11307} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41115} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6173} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6159} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8272} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11304} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4043} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8256} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7189} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8263} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10292} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8207} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8228} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41068} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8203} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5086} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5880} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6114} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9297} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9245} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7185} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5090} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U753} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5078} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9283} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5004} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41058} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5031} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41018} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41035} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41008} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11232} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41010} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11253} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7115} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8164} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8129} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8197} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6022} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3977} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8106} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6018} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8134} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7093} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40940} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40972} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7092} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8103} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4980} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9159} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40960} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40989} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9157} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9149} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40927} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40947} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U650} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7027} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40930} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40917} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9146} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9109} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7017} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40909} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4922} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8010} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5973} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10008} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8079} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8066} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10084} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40843} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6980} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3828} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40849} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9095} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9080} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10069} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40861} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2783} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40897} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6906} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6964} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40893} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40858} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9009} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40847} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6903} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4849} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9026} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9023} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2723} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40850} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7999} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9000} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5891} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5883} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40812} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40819} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7979} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41252} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6367} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5302} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5272} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41223} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41288} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7305} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6218} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11466} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6211} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4168} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41205} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41200} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41250} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6207} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8354} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8306} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6228} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41116} {AO21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9336} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9334} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41174} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41109} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9333} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9359} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9322} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41101} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41136} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9350} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6161} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8252} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41062} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41080} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41071} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7147} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6069} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9259} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11282} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9256} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9240} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6047} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7082} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9131} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40980} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6031} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6027} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9171} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9114} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8068} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9162} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40924} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5981} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8041} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7007} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5977} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6962} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7996} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6936} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7952} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40836} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7973} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5864} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7912} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8927} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8953} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U471} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8951} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9944} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U444} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8930} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5749} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5732} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11989} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5729} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5383} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7807} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11978} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11935} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8896} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11934} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U393} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8889} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8820} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8873} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41324} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6719} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4604} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5677} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8800} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9888} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5647} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9885} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7747} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3595} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9895} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9808} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5600} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6690} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5640} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6686} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6624} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8797} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11801} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10787} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6627} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8709} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8746} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10762} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5558} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10729} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9756} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9797} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9733} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5510} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9729} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6584} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8640} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8650} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8664} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9677} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10625} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2300} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5495} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10618} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3365} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5480} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9666} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41463} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9663} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41458} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7511} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5445} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41407} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9600} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7527} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11687} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41419} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11667} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9645} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11684} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41437} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9642} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11690} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11631} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2297} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11628} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6479} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10566} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6450} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41379} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41391} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8524} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10541} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41388} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41384} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10594} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10509} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41370} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41380} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7435} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9555} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7432} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7451} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9534} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41349} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7419} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8630} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82601} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8927} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42649} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82602} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81628} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8623} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8631} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39777} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39776} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_36944} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82076} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80848} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_36943} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5045} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80853} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42197} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39038} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_53_inst_83247} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39895} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_80855} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83111} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36900} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_4437} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80850} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80727} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_3895} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_107_4429} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80852} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80854} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80887} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_3894} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39080} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_55_inst_37311} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4402} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43304} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41940} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5038} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37579} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_18_inst_80077} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43026} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43189} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43412} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_40503} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39689} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43192} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/U8452} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/U8451} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39418} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8687} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43190} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40355} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6236} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8450} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82892} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8449} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8541} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U8444} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36970} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U3867} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8537} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8443} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_83278} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8536} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8545} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43421} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8544} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8535} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5770} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40602} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40604} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_253_4720} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U6091} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U8661} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41855} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U3590} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U6122} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40520} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38265} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38266} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U6120} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40426} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_135_5255} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4311} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41327} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38268} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_156_5008} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4841} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_3307} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_210_4511} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_585_inst_6569} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4916} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42740} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8891} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5300} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83062} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7660} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_36_inst_83260} {DELLN1X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9812} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8847} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8837} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5605} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8823} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11700} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41361} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9378} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7526} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7517} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9373} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9363} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9345} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8206} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9292} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9200} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9190} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8072} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40835} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6893} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40821} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9089} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5738} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6949} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9045} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7828} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5754} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5668} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2882} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8849} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5657} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5653} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9892} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8886} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5648} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6720} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5678} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7740} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6682} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5671} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6660} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3502} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9728} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5594} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7693} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6529} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11697} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7513} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7563} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7596} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7560} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41406} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9688} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6475} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5377} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6472} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7501} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4329} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6454} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6407} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6436} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6499} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7465} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5399} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7462} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8532} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8498} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41354} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11517} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41296} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41268} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5728} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9902} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5744} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7816} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5710} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11936} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11933} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11985} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42964} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8884} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8844} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11943} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8869} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8894} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4617} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8818} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8855} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8817} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7798} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4603} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6714} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7766} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3591} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9899} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10871} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3574} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9864} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9875} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7769} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5618} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5622} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7709} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5637} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7712} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7701} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8795} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8773} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11871} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6653} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8792} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8772} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8781} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6645} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6613} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8745} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8725} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8759} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10783} {OR2X4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6620} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8711} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8742} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9790} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8701} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5570} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3488} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1399} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9732} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5509} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9762} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9731} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9748} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11799} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5505} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7635} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8698} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7624} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8677} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9703} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9700} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8670} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6507} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8690} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8639} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6565} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41464} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9678} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10621} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1255} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41444} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41438} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3390} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7585} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3361} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41248} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5450} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9662} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7582} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1245} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7539} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41467} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41448} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41452} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41411} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41461} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7522} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11668} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7542} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41404} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41439} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41435} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4387} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2298} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41415} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6483} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2295} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8557} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8585} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10593} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8543} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41357} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10523} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10576} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10590} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7480} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41381} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10562} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9582} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5357} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5362} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41372} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41301} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9554} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7442} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7475} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41376} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9551} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9544} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7472} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41347} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41374} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9516} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7427} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7402} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11588} {OR2X4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41318} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41337} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2187} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41332} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2183} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6353} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41309} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4256} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11537} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8458} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6336} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8407} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8440} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41293} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7398} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4213} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41283} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8404} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10488} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10411} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7395} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10408} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7381} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41243} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3170} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41226} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7384} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41284} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41271} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41257} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9456} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7319} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9468} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41323} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11559} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41334} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8497} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5304} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8495} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6334} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6360} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8411} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6331} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10418} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4258} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10489} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6300} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8430} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10471} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6328} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10464} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8423} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6303} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10412} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9481} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9470} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10432} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41294} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41247} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9477} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9467} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41270} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9484} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41240} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41236} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41267} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5220} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41229} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11462} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41215} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41202} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5207} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4159} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6277} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8309} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8318} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6267} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5172} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9377} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7271} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41179} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7285} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41117} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7257} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41150} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9310} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9331} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41169} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9343} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41147} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41167} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41146} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41160} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41112} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41126} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11317} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6190} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11380} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11348} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41122} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43201} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6198} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11352} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6158} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6193} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8237} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8248} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4030} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10283} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8209} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8204} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10280} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41039} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7170} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41070} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43199} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9291} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5716} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9263} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41095} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5037} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41075} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41087} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5072} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9234} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9233} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9218} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41020} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7140} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7105} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8165} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41016} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3933} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10187} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10143} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40977} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40967} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4999} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9155} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7091} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9173} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9187} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40968} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9185} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40964} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40993} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40962} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40910} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1742} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40937} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5997} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8056} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5932} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6985} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8026} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8033} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8023} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3817} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6999} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40883} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9091} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40880} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4_84} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6955} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9059} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6970} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40885} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6942} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9017} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9038} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7968} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40802} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40826} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5863} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5843} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6908} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7963} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5840} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7935} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3773} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12076} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7934} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5857} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12095} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12072} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12043} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6888} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U495} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12067} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8977} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U464} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12006} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40750} {AO21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6868} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U443} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6865} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4726} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5786} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5773} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10907} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5723} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U646} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1113} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_174_4489} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_918} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1198} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1192} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/U205} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_88_2084} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_84_828} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_14_inst_37266} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1138} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1422} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_74_861} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1196} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_76_840} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2727} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_84_741} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_61_1098} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1382} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_79_inst_43484} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_61_1090} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1168} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_51_1189} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1409} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1053} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1174} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1004} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_886} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_875} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1244} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1340} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_93_974} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1408} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1291} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_785} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1183} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1141} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_765} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1316} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1274} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_891} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_925} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_137_inst_37229} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_938} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83171} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_910} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1083} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_1285} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_928} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_907} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_70_1243} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1188} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_1406} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1007} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_779} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_808} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6169} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1045} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_2373} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_2393} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_91_1096} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1255} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_87_2384} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2398} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_946} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_866} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1375} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1002} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1372} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1386} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_1251} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_80_949} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_55_774} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1082} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5843} {FADDX2_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_79_4519} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2022} {OR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/U40} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_238_6170} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2604} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_2613} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81572} {INVX0_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_543_2698} {INVX8_HVT}
#@ size_cell {I_RISC_CORE/ZINV_366_inst_35258} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5837} {FADDX2_HVT}
#@ size_cell {I_BLENDER_0/U1683} {NAND3X2_HVT}
#@ size_cell {I_PARSER/U768} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_201_inst_46064} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U2878} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1682_inst_79398} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_381_inst_83094} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_82_inst_79099} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42640} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5055} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_6048} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U625} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_437_inst_79198} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U866} {AND4X2_HVT}
#@ size_cell {I_BLENDER_1/U723} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3079} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2832} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5294} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_33_2824} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U4413} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5295} {AO222X1_HVT}
#@ size_cell {I_PCI_TOP/U4859} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2555} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_338} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_2946} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U1893} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81854} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81707} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2771} {INVX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82987} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_131_inst_79129} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U1680} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2938} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_6049} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_81476} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_79091} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5283} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/U2341} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U4964} {AND2X1_HVT}
#@ size_cell {I_CLOCKING/U5} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5839} {FADDX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_68_inst_43327} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2578} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5845} {FADDX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_79468} {DELLN1X2_HVT}
#@ size_cell {I_RISC_CORE/ZINV_369_inst_35262} {INVX1_HVT}
#@ size_cell {I_PARSER/U755} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U2595} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_48_579} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5847} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2549} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6836} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81649} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1966} {XNOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5328} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80569} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_215_4463} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U5298} {HADDX2_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1327_4448} {NBUFFX16_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1642} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U45} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U90} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1412} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_20035_4006} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_501_inst_79413} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U4882} {AND2X4_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_320_3081} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_3278} {INVX16_HVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U12} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35598} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2095_2591} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_818_5699} {IBUFFX2_HVT}
#@ size_cell {I_CONTEXT_MEM/U3} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40588} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5202} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_167_5609} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18459_4004} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_38258} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81112} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2968_3295} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_21523_4577} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42569} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_61_4983} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_81366} {XOR2X1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U255} {OR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_260_5470} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/U33} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1265_2662} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_231_5294} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1549_4462} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_940_2590} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/U5286} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38251} {AO21X1_HVT}
#@ size_cell {ZBUF_414_inst_29078} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U1286} {OR2X1_HVT}
#@ size_cell {HFSBUF_26800_4597} {NBUFFX8_HVT}
#@ size_cell {ZBUF_200_inst_35756} {NBUFFX8_HVT}
#@ size_cell {U451} {AOI22X1_HVT}
#@ size_cell {HFSINV_27420_4567} {INVX16_HVT}
#@ size_cell {U421} {AOI22X2_HVT}
#@ size_cell {HFSINV_15628_4575} {INVX4_HVT}
#@ size_cell {HFSBUF_14218_4083} {NBUFFX2_HVT}
#@ size_cell {HFSINV_2937_3997} {INVX4_HVT}
#@ size_cell {U409} {AOI22X1_HVT}
#@ size_cell {HFSINV_3962_3998} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/U29} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_1381_inst_44356} {NBUFFX16_HVT}
#@ size_cell {U445} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_184_3461} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_19_inst_27606} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56238_3565} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_11_inst_35057} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81855} {INVX2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5284} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/U5388} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_160_inst_79383} {NBUFFX2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37417} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U310} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U2670} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_3974_4021} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_29611} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4246} {OR2X1_HVT}
#@ size_cell {occ_int2/U_gf_mux_1/ctmTdsLR_1_37454} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1723} {OR2X2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82986} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2402} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38549} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_63_inst_79382} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38869} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80610} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5903} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_79_2553} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80542} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37606} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18512_4018} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_78_1121} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6030} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_188_4614} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40392} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_16712_4022} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U1490} {OR2X1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ctmTdsLR_1_37423} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82030} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5206} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80748} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_67_564} {INVX1_HVT}
#@ size_cell {occ_int2/U_gf_mux_0/ctmTdsLR_1_82108} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_240_4972} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_30128} {NBUFFX4_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37418} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6473} {AND2X1_HVT}
#@ size_cell {I_CLOCKING/sys_2x_rst_n_testctl} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5379} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_29044} {NBUFFX2_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U11} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38424} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_111_5172} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_43461} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_49_591} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_108_5868} {INVX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U10} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_572_5852} {INVX8_HVT}
#@ size_cell {I_PARSER/U766} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U599} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_3143_4023} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5812} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81469} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_79_inst_27314} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_124_inst_45570} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5308} {OR2X4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_29041} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U2580} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_35978} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_132_6094} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/U2} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4467} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38107} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2936} {INVX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U10} {AND2X1_HVT}
#@ size_cell {ZBUF_73_inst_79695} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U115} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_35509} {NBUFFX2_HVT}
#@ size_cell {ZBUF_94_inst_27752} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_5821} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_32381} {NBUFFX2_HVT}
#@ size_cell {ZBUF_43_inst_27627} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U5858} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_391_inst_29045} {NBUFFX8_HVT}
#@ size_cell {ZINV_745_inst_79999} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_117_inst_27610} {NBUFFX16_HVT}
#@ size_cell {ZBUF_113_inst_27624} {NBUFFX16_HVT}
#@ size_cell {U180} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/U244} {NBUFFX32_HVT}
#@ size_cell {ZBUF_49_inst_27620} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/U529} {NAND2X0_HVT}
#@ size_cell {ZBUF_49_inst_27516} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U235} {NBUFFX32_HVT}
#@ size_cell {I_CONTEXT_MEM/U241} {NBUFFX32_HVT}
#@ size_cell {ZBUF_118_inst_27515} {NBUFFX16_HVT}
#@ size_cell {ZBUF_73_inst_27526} {NBUFFX16_HVT}
#@ size_cell {ZBUF_80_inst_27619} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U239} {NBUFFX32_HVT}
#@ size_cell {ZBUF_54_inst_27513} {NBUFFX16_HVT}
#@ size_cell {ZBUF_53_inst_27522} {NBUFFX16_HVT}
#@ size_cell {ZBUF_72_inst_27614} {NBUFFX16_HVT}
#@ size_cell {ZBUF_113_inst_27615} {NBUFFX16_HVT}
#@ size_cell {ZBUF_230_inst_27510} {NBUFFX16_HVT}
#@ size_cell {ZBUF_87_inst_27520} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2076} {INVX1_HVT}
#@ size_cell {ZBUF_56_inst_27532} {NBUFFX16_HVT}
#@ size_cell {ZBUF_57_inst_27509} {NBUFFX16_HVT}
#@ size_cell {ZBUF_269_inst_27508} {NBUFFX16_HVT}
#@ size_cell {ZBUF_47_inst_27518} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1144} {INVX1_HVT}
#@ size_cell {ZBUF_54_inst_27528} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_1337} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/U183} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_148_4441} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_865} {INVX0_HVT}
#@ size_cell {U692} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_2201} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4854} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_129_911} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_106_inst_43486} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_2470} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_120_1341} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_133_1006} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_1531} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_1492} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75_2070} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_140_2399} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1942} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53_2245} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1941} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_80_inst_50600} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1436} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_43_inst_34283} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1193} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_1097} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_2728} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_119_inst_6625} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_32413} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_2444} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63_2240} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_63_2763} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_97_inst_36498} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_57_62} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_203_inst_6345} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_58_inst_34698} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37094} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_141_3232} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_217_4487} {INVX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82988} {DELLN1X2_HVT}
#@ size_cell {I_RISC_CORE/ZINV_27_inst_35253} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_400} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_670_3970} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_272_5442} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_407} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_8_inst_80083} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_79123} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2594} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_412} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_392} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1419_inst_79506} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_9_inst_27175} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_6057} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35304} {NBUFFX2_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_641_3080} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_389} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_48_inst_79579} {NBUFFX2_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ropt_h_inst_83414} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2576} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_437_5742} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_2615} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2395} {NBUFFX32_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_94_inst_6524} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_79585} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_2551} {INVX0_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_655_2694} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_44_inst_79513} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2543} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_408} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_298_inst_79228} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_2950} {INVX1_HVT}
#@ size_cell {I_PARSER/HFSBUF_32_4681} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U317} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_572_3089} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_421} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79260} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_144_inst_79533} {DELLN1X2_HVT}
#@ size_cell {HFSBUF_11_414} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_35_2944} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_8_409} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1490_4616} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_25_inst_79981} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_61_inst_36825} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_2618} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_43_inst_79370} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_420} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_405} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1173_3131} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_102_inst_83070} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2647} {NBUFFX32_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37954} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_404} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_44_6137} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_2834} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_399} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2773} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_382_4495} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3161} {NBUFFX32_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38595} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/ropt_mt_inst_83410} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_401} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81543} {AND2X1_HVT}
#@ size_cell {I_PARSER/HFSINV_68_681} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1137_4496} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_265_inst_35181} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_2487_4503} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_108_inst_83132} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_416} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_110_6004} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_391} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79515} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1103_inst_79492} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_406} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37956} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_2825} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_6103} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_393} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_41_inst_79112} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5236} {HADDX1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_584_2699} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1871} {OR2X4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_419} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_204_6161} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_522_2697} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2665_inst_35657} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U1937} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2420_inst_79368} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2528_4502} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_415} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_85_2814} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3968} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_44_3202} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_166_inst_79309} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_90_3128} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5848} {HADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5232} {HADDX1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/copt_h_inst_82984} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_37_inst_79847} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41680} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U2623} {NAND2X0_HVT}
#@ size_cell {ZINV_98_inst_36708} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_53_3926} {INVX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270} {NBUFFX2_HVT}
#@ size_cell {HFSBUF_11_411} {NBUFFX16_HVT}
#@ size_cell {ZINV_98_inst_36706} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7378} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_3201} {INVX0_HVT}
#@ size_cell {ZBUF_7_inst_79959} {NBUFFX8_HVT}
#@ size_cell {HFSBUF_11_403} {NBUFFX16_HVT}
#@ size_cell {ZBUF_24_inst_31750} {NBUFFX2_HVT}
#@ size_cell {ZBUF_39_inst_30681} {NBUFFX8_HVT}
#@ size_cell {I_PARSER/U39} {INVX1_HVT}
#@ size_cell {HFSBUF_11_397} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/U1955} {OR2X1_HVT}
#@ size_cell {ZBUF_17_inst_79584} {NBUFFX8_HVT}
#@ size_cell {HFSBUF_11_395} {NBUFFX16_HVT}
#@ size_cell {HFSBUF_11_388} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/U6913} {OR2X1_HVT}
#@ size_cell {HFSBUF_11_418} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_113_inst_80160} {NBUFFX4_HVT}
#@ size_cell {HFSBUF_11_386} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_80185} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_187_3898} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6624} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38273} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_602_2693} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35510} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U5881} {HADDX2_HVT}
#@ size_cell {I_BLENDER_1/U5905} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U313} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U2577} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41969} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37968} {AO22X1_HVT}
#@ size_cell {occ_int2/U_gf_mux_2/U7} {OAI21X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U17} {NBUFFX2_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_531_3088} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_384_inst_79057} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_281_6145} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80783} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_81678} {INVX1_HVT}
#@ size_cell {ZINV_890_inst_80001} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_555_3967} {INVX8_HVT}
#@ size_cell {ZBUF_4_inst_43267} {NBUFFX8_HVT}
#@ size_cell {I_PARSER/U41} {INVX4_HVT}
#@ size_cell {ZBUF_4_inst_83025} {NBUFFX8_HVT}
#@ size_cell {HFSINV_27324_4583} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2567} {NAND2X1_HVT}
#@ size_cell {HFSINV_134_562} {INVX16_HVT}
#@ size_cell {HFSBUF_43539_4215} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37953} {OR2X1_HVT}
#@ size_cell {HFSINV_319_561} {INVX16_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_48_6052} {INVX0_HVT}
#@ size_cell {ZINV_6_inst_6640} {INVX16_HVT}
#@ size_cell {ZINV_6_inst_6636} {INVX16_HVT}
#@ size_cell {U288} {AND3X1_HVT}
#@ size_cell {U699} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_48} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_39} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_118} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_46} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_38} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_28_inst_79731} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_62} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_44} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_37} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_60} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_114_inst_31774} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_43_inst_29990} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_32} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/U180} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_172_4524} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_136_inst_30983} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_145_3103} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_929} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79536} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_199_4216} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_25_inst_37199} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_170_4488} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2765} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_948} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441} {XOR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2762} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_45899} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2287} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_inst_45929} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_904} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_109_842} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_2415} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1743} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1030} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_82_2130} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U335} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_6615} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2087} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_83173} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_114_inst_43532} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U58} {HADDX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_104_inst_79495} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_44_inst_37267} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2273} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1846} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_3677} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U110} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_37390} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_2494} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1084} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_103_inst_43536} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_103_2758} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_131_2757} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_114_2293} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_26971} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1581} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_140_inst_6309} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_29911} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_949_inst_79866} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_51_1827} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_118_inst_6391} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_132_inst_6377} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83181} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5293} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U816} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_113_inst_6281} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_116_inst_6622} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109} {XOR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98_2081} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_829} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_37190} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83009} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_2281} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83007} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_786} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_37072} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_919} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_67_2176} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_56_2271} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U57} {HADDX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U852} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U56} {HADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83013} {DELLN2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83026} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_68_inst_6335} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_66_2759} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U54} {HADDX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_135_2078} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_29462} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U53} {HADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_83174} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_790} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_91_inst_83179} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_47553} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U52} {HADDX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83012} {DELLN2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_2374} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U81} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_1559} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1200} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_115_2085} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_113_2032} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U51} {HADDX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_1583} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91_2543} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_inst_46231} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_2766} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_96_inst_79560} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_109_2476} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_inst_6295} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_35623} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_32601} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40991} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4110} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8339} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U126} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U7442} {AND4X1_HVT}
#@ size_cell {I_BLENDER_1/U5218} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U142} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8346} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8471} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8216} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8590} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8550} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8393} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7859} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U134} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8227} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7227} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6494} {AO222X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U138} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U130} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4091} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U153} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U8594} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8389} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8242} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5353} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8396} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U16} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_63_5381} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8296} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8383} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U11} {MUX21X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U150} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5389} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8382} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_44734_4426} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U8392} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_359_inst_79851} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/U91} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82932} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_894_inst_29701} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U4175} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U125} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U6104} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4215} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_302_5702} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8352} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4242} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8546} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8373} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8317} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_1244_inst_28961} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U8570} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5216} {XOR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U141} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35991} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U8492} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8615} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U104} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U7676} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U133} {OR2X2_HVT}
#@ size_cell {I_CONTEXT_MEM/U137} {OR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/U216} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8463} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1088_5529} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U196} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5974} {MUX21X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U149} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U4245} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_22692_3392} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63928_3586} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U27} {OA21X2_HVT}
#@ size_cell {I_SDRAM_TOP/U161} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_99456_3624} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60503_3584} {NBUFFX8_HVT}
#@ size_cell {I_CONTEXT_MEM/U148} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_45601_3529} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23073_3389} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61294_3585} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43141} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81357} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_32999_3522} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_100199_3626} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U1372} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39208} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_670_inst_83364} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U7044} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_741_5616} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U972} {AO21X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U146} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U8329} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U140} {AO22X2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8619} {OA221X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U136} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U4343} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4262} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U7042} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U189} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U152} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U124} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U4252} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8614} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8330} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8607} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U8280} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U102} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U128} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/U56} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U132} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_26_inst_43335} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43336} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8315} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5378} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39588} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6427} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4797} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_53_inst_30465} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U8262} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6943} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8750} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_14381_3510} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3005} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U26} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U193} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_676_inst_79722} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U6844} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79782_3598} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_52595_3525} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90806_3649} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_64821_3581} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_18485_3383} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_37327_3552} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_94686_3633} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63103_3583} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80035_3605} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20033_3514} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_41980_3549} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_230_inst_29877} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/U8613} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_818_inst_83355} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73569_3602} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8304} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6800} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6865} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_102_209} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U8307} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7573} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7335} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7053} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6715} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_156_inst_80016} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2081_3249} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U6894} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6973} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_130_210} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_268_5199} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43060} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U7671} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7418} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6774} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5857} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6700} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6801} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8236} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_409_3252} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U4285} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U7042} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40958} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9188} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4932} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7078} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9184} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40900} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10080} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2803} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40898} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8018} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8080} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40862} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40892} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9075} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8017} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10001} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40839} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40815} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40857} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9037} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40834} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40844} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40879} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12037} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8999} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7895} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12064} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6873} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8945} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U436} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9997} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6870} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4736} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6826} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2663} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7884} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7874} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U407} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6478} {AO222X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1519} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9951} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5992} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U5870} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6499} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/U8889} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U6656} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U1156} {XOR3X2_HVT}
#@ size_cell {ZBUF_77_inst_32148} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U6710} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41694} {XOR3X2_HVT}
#@ size_cell {ZINV_165_inst_80116} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U5984} {XOR2X1_HVT}
#@ size_cell {ZBUF_253_inst_80003} {NBUFFX2_HVT}
#@ size_cell {U226} {AO22X2_HVT}
#@ size_cell {ZBUF_2_inst_79987} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_488_inst_35047} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_1803_inst_31054} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11901} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_2770_4274} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11947} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9873} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1476} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9869} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9816} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10866} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1282} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_27450_3842} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_18358_4282} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_43700_4270} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11793} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9630} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8727} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7581} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9626} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_388_inst_35515} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4334} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41412} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_5113_3855} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8583} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10591} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8563} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11692} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41390} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41336} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_173385_4321} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9489} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41365} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9517} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4210} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4230} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3169} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_21571_3724} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_65360_4401} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_67200_3784} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8403} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2052} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3109} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17441_4285} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16272_4278} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8342} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8327} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11341} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41092} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9328} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41176} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41061} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7191} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41064} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12023} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_2089_4273} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40888} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41052} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12022} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1434_4276} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11131} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12013} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9094} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40874} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3869} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7989} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9029} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_18888_4281} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U484} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8947} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_68198_3771} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3708} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7883} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9949} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8935} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9999} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40765} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U8292} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5991} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U5219} {XOR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U154} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U5354} {NAND2X0_HVT}
#@ size_cell {ZBUF_282_inst_35542} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U7114} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7935} {AO22X1_HVT}
#@ size_cell {ZBUF_140_inst_35421} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U7048} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_39_5331} {INVX1_HVT}
#@ size_cell {ZINV_255_inst_80118} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80657} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5983} {NAND2X0_HVT}
#@ size_cell {ZBUF_276_inst_31919} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_13038_3801} {NBUFFX4_HVT}
#@ size_cell {ZBUF_302_inst_31697} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75988_4372} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_190908_4325} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U200} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_511_inst_35056} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_172900_4318} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_185594_4290} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_191015_4327} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5089} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_33827_4284} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_167339_3873} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_70856_3772} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_33948_4283} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_36315_4338} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_587_inst_35176} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_698_inst_83362} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_189730_4323} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U83} {MUX21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_357_inst_35612} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_21778_4370} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/U8387} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3999} {NAND4X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_32446} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_16654_4590} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_45_4608} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2629_4588} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_20057_4593} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_891_3954} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_1534_2707} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_535_3942} {INVX4_HVT}
#@ size_cell {I_PARSER/U776} {AND2X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U7088} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5928} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U7253} {AO22X1_HVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32950} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_474_3909} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_891_3265} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/U139} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_358_3293} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U9194} {NBUFFX2_HVT}
#@ size_cell {HFSINV_19296_4591} {INVX4_HVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32767} {INVX1_HVT}
#@ size_cell {U454} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1265_3945} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/U21} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_352_3931} {INVX4_HVT}
#@ size_cell {U448} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_23_195} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/U145} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53708_3521} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_23_179} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_9103_3470} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_6208_3343} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_13224_3424} {INVX16_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_31_inst_35423} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93753_3653} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3502_3504} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_20526_3385} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10387_3475} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_5120_3471} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38257} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U77} {XOR2X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U15} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_29820} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/U71} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_81362} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U741} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_172_3962} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U7571} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5833_4551} {IBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_4_inst_31182} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U8611} {AO222X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U21} {NAND4X0_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U12} {AND3X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_334_inst_6257} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_131_inst_79285} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_291_inst_79286} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5277} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U8787} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7990_4547} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11382_4554} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39993} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_10560_4546} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5919} {NOR2X4_HVT}
#@ size_cell {I_BLENDER_0/U7309} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_50_inst_32453} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_9249_3988} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_21_inst_29832} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4415} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_6668_4553} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_35611} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U8605} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82910} {INVX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U12} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4927_4552} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1083_4447} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37682} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3480} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2991} {AND2X1_HVT}
#@ size_cell {I_PARSER/U773} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U8608} {AOI222X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49044} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41850} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81644} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_333_inst_29695} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U3995} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U91} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/U4416} {AND2X4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_457_3023} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/U89} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42714} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_277_inst_6239} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_358_3961} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_565_inst_83352} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_8503_4548} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39458} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2976} {NOR2X2_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_21_inst_29217} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2941_3960} {IBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_9363_4549} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_170_inst_30604} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U1643} {NAND2X0_HVT}
#@ size_cell {I_PARSER/U775} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7306_4550} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U2881} {AND2X4_HVT}
#@ size_cell {I_BLENDER_1/U8609} {AOI222X2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2464_3950} {IBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U5271} {HADDX2_HVT}
#@ size_cell {I_BLENDER_1/U6755} {AOI222X1_HVT}
#@ size_cell {I_BLENDER_1/U5287} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U8602} {AOI222X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_84_5537} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_3292_3274} {INVX8_HVT}
#@ size_cell {I_RISC_CORE/ZINV_101_inst_32575} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6096} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_170_inst_30897} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81756} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_13470_4555} {NBUFFX4_HVT}
#@ size_cell {HFSINV_12022_4566} {INVX8_HVT}
#@ size_cell {U418} {NAND3X0_HVT}
#@ size_cell {HFSINV_22065_4595} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4036_4545} {INVX4_HVT}
#@ size_cell {HFSBUF_2_448} {NBUFFX4_HVT}
#@ size_cell {HFSBUF_2_468} {NBUFFX4_HVT}
#@ size_cell {U345} {INVX0_HVT}
#@ size_cell {HFSBUF_2_161} {NBUFFX4_HVT}
#@ size_cell {HFSBUF_2_440} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U210} {XOR3X1_HVT}
#@ size_cell {HFSBUF_2_467} {NBUFFX4_HVT}
#@ size_cell {HFSBUF_2_439} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U191} {XOR3X1_HVT}
#@ size_cell {HFSBUF_2_218} {NBUFFX4_HVT}
#@ size_cell {U257} {AO22X1_HVT}
#@ size_cell {HFSINV_7284_3430} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_5642_3474} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_531_inst_29060} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23804_3519} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_31_2754} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U94} {XOR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_54952_3533} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4391_3473} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9508_3483} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_36073} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30123} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/U70} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37775} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U627} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/U4008} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5280} {FADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_312_4483} {INVX0_HVT}
#@ size_cell {I_PARSER/U774} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2247_3915} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38249} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2442_4576} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_38260} {OR2X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U_or_tree_i/U2} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U80} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1472_4446} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_671_5933} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1609_inst_30459} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_26522_3425} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_216_4997} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4253} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4130} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_116_5439} {INVX1_HVT}
#@ size_cell {I_PARSER/U772} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_301_3279} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U5940} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U7663} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6974} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6975} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39582} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8606} {OR3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38667} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7675} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7150} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6721} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_142_3247} {NBUFFX4_HVT}
#@ size_cell {I_CONTEXT_MEM/U145} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_735_3255} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38868} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4858} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8271} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_83358} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U8450} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_1750_inst_35432} {NBUFFX8_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U7139} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7310} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6972} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7490} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7343} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7457} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7505} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7038} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37934} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U7868} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8260} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_23_214} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U5826} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U7273} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8305} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7576} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8461} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7497} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U7234} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7212} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6967} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_30035} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8272} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8269} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7143} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4093} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5687} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8473} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_5538} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U7342} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7388} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8278} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_670_3237} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U8275} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3302} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_2634} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8276} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43130} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5830} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_382_inst_44623} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_57_207} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U6509} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98208_3629} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U23} {OA21X2_HVT}
#@ size_cell {U273} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1497_3503} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91504_3648} {NBUFFX2