

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Tue Apr  4 19:45:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.407 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.720 us|  0.720 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       10|       10|         3|          2|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      56|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      96|    -|
|Register             |        -|     -|       48|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       48|     152|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_200_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln16_fu_242_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln17_fu_252_p2   |         +|   0|  0|  12|           4|           2|
    |sub_ln15_fu_227_p2   |         -|   0|  0|  12|           4|           4|
    |icmp_ln13_fu_194_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  56|          19|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_28        |   9|          2|    3|          6|
    |i_fu_50                      |   9|          2|    3|          6|
    |pws_address0                 |  14|          3|    4|         12|
    |pws_d0                       |  14|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  96|         21|   47|        131|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_cast_reg_273               |   3|   0|   64|         61|
    |i_fu_50                      |   3|   0|    3|          0|
    |icmp_ln13_reg_269            |   1|   0|    1|          0|
    |opoint_z_load_reg_311        |  32|   0|   32|          0|
    |sub_ln15_reg_279             |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  48|   0|  109|         61|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_13_1|  return value|
|pws_address0       |  out|    4|   ap_memory|                            pws|         array|
|pws_ce0            |  out|    1|   ap_memory|                            pws|         array|
|pws_we0            |  out|    1|   ap_memory|                            pws|         array|
|pws_d0             |  out|   32|   ap_memory|                            pws|         array|
|pws_address1       |  out|    4|   ap_memory|                            pws|         array|
|pws_ce1            |  out|    1|   ap_memory|                            pws|         array|
|pws_we1            |  out|    1|   ap_memory|                            pws|         array|
|pws_d1             |  out|   32|   ap_memory|                            pws|         array|
|opoint_x_address0  |  out|    3|   ap_memory|                       opoint_x|         array|
|opoint_x_ce0       |  out|    1|   ap_memory|                       opoint_x|         array|
|opoint_x_q0        |   in|   32|   ap_memory|                       opoint_x|         array|
|opoint_y_address0  |  out|    3|   ap_memory|                       opoint_y|         array|
|opoint_y_ce0       |  out|    1|   ap_memory|                       opoint_y|         array|
|opoint_y_q0        |   in|   32|   ap_memory|                       opoint_y|         array|
|opoint_z_address0  |  out|    3|   ap_memory|                       opoint_z|         array|
|opoint_z_ce0       |  out|    1|   ap_memory|                       opoint_z|         array|
|opoint_z_q0        |   in|   32|   ap_memory|                       opoint_z|         array|
|ipoint_x_address0  |  out|    3|   ap_memory|                       ipoint_x|         array|
|ipoint_x_ce0       |  out|    1|   ap_memory|                       ipoint_x|         array|
|ipoint_x_q0        |   in|   32|   ap_memory|                       ipoint_x|         array|
|us_0_address0      |  out|    3|   ap_memory|                           us_0|         array|
|us_0_ce0           |  out|    1|   ap_memory|                           us_0|         array|
|us_0_we0           |  out|    1|   ap_memory|                           us_0|         array|
|us_0_d0            |  out|   32|   ap_memory|                           us_0|         array|
|ipoint_y_address0  |  out|    3|   ap_memory|                       ipoint_y|         array|
|ipoint_y_ce0       |  out|    1|   ap_memory|                       ipoint_y|         array|
|ipoint_y_q0        |   in|   32|   ap_memory|                       ipoint_y|         array|
|us_1_address0      |  out|    3|   ap_memory|                           us_1|         array|
|us_1_ce0           |  out|    1|   ap_memory|                           us_1|         array|
|us_1_we0           |  out|    1|   ap_memory|                           us_1|         array|
|us_1_d0            |  out|   32|   ap_memory|                           us_1|         array|
+-------------------+-----+-----+------------+-------------------------------+--------------+

