// generated by polka.codes
// Label-based x86_64 JIT compilation for PolkaVM
// Single-pass compilation with lazy label creation for maximum performance

#include "helper.hh"
#include "jit_label_manager.hh"
#include "jit_control_flow.hh"
#include "a64_helper.hh"
#include "opcodes.hh"
#include <asmjit/asmjit.h>
#include <cstddef>
#include <cstdint>
#include <cstring>
#include <stdio.h>
#include <vector>

using namespace asmjit;
using namespace asmjit::x86;
using namespace JIT;
using namespace PVM;

// External declaration for the instruction emitter
extern "C" bool jit_emitter_emit_basic_block_instructions(
    void* _Nonnull assembler,
    const char* _Nonnull target_arch,
    const uint8_t* _Nonnull bytecode,
    uint32_t start_pc,
    uint32_t end_pc);

// Helper to get instruction size
static uint32_t getInstructionSize(const uint8_t* bytecode, uint32_t pc, size_t bytecode_size) {
    return get_instruction_size(bytecode, pc, bytecode_size);
}

// Helper to extract jump target from instruction
static uint32_t getJumpTarget(const uint8_t* bytecode, uint32_t pc, uint32_t instrSize) {
    if (instrSize == 5 || instrSize == 7) {
        // Jump (5 bytes): [opcode][offset_32bit]
        // Branch (7 bytes): [opcode][reg1][reg2][offset_32bit]
        uint32_t offset;
        if (instrSize == 5) {
            memcpy(&offset, &bytecode[pc + 1], 4);
        } else {
            memcpy(&offset, &bytecode[pc + 3], 4);
        }
        return pc + instrSize + int32_t(offset);
    }
    return pc + instrSize; // Fallthrough
}

// Main compilation function with labels
extern "C" int32_t compilePolkaVMCode_x64_labeled(
    const uint8_t* _Nonnull codeBuffer,
    size_t codeSize,
    uint32_t initialPC,
    uint32_t jitMemorySize,
    void* _Nullable * _Nonnull funcOut)
{
    // Validate inputs
    if (!codeBuffer || codeSize == 0) {
        return 1; // Invalid input
    }

    if (!funcOut) {
        return 2; // Invalid output parameter
    }

    // Initialize asmjit runtime
    static JitRuntime runtime;
    CodeHolder code;
    code.init(runtime.environment());

    // Create x86 assembler
    x86::Assembler a(&code);

    // Prologue: save callee-saved registers
    a.push(rbx);
    a.push(rbp);
    a.push(r12);
    a.push(r13);
    a.push(r14);
    a.push(r15);

    // Setup VM environment registers
    a.mov(rbx, rdi);  // registers_ptr -> rbx
    a.mov(r12, rsi);  // memory_base_ptr -> r12
    a.mov(r13d, edx); // memory_size -> r13d
    a.mov(r14, rcx);  // gas_ptr -> r14
    a.mov(r15d, r8d); // initial_pvm_pc -> r15d (PC)
    a.mov(rbp, r9);   // invocation_context_ptr -> rbp

    // Create label manager
    LabelManager labelManager;

    // Create exit labels for different exit conditions
    Label exitLabel = a.newLabel();       // Normal exit (halt) - eax = 0
    Label panicLabel = a.newLabel();      // Panic exit (trap, address < 65536) - eax = -1
    Label pagefaultLabel = a.newLabel();  // Page fault exit (address >= memory_size) - eax = 3
    Label outOfGasLabel = a.newLabel();   // Out of gas exit - eax = 1
    Label epilogueLabel = a.newLabel();   // Epilogue (restore registers and return)

    // === PRE-PASS: Identify all jump targets ===
    // This is necessary to handle backward jumps (loops)
    uint32_t pc = 0;
    while (pc < codeSize) {
        uint8_t opcode = codeBuffer[pc];
        uint32_t instrSize = getInstructionSize(codeBuffer, pc, codeSize);

        if (instrSize == 0) {
            // Unknown opcode - compilation error
            return 3; // Compilation error
        }

        // Mark jump targets for control flow instructions
        if (opcode_is(opcode, Opcode::Jump)) {
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);
            labelManager.markJumpTarget(targetPC);
        } else if (opcode_is(opcode, Opcode::BranchEq) ||
                   opcode_is(opcode, Opcode::BranchNe)) {
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);
            labelManager.markJumpTarget(targetPC);
        } else if (opcode_is(opcode, Opcode::LoadImmJump)) {
            uint8_t destReg = codeBuffer[pc + 1];
            uint32_t jumpOffset;
            memcpy(&jumpOffset, &codeBuffer[pc + 2], 4);   // Jump offset is at bytes 2-5
            uint32_t targetPC = pc + instrSize + int32_t(jumpOffset);
            labelManager.markJumpTarget(targetPC);
        }

        pc += instrSize;
    }

    // === GAS ACCOUNTING HELPER ===
    // Lambda to deduct gas and check for exhaustion
    // Returns true if gas was deducted successfully, false if out of gas
    auto deductGas = [&](uint64_t gasCost) -> void {
        // Load current gas value from r14 (VM_GAS_PTR)
        a.mov(x86::rax, x86::qword_ptr(x86::r14));
        // Subtract gas cost
        a.sub(x86::rax, gasCost);
        // Store updated value back
        a.mov(x86::qword_ptr(x86::r14), x86::rax);
        // Check if gas < 0 (signed comparison)
        a.cmp(x86::rax, 0);
        // Jump to outOfGasLabel if negative (signed less than)
        a.js(outOfGasLabel);
    };

    // === MAIN COMPILATION PASS ===
    pc = 0;
    std::vector<uint32_t> compiledPCs;

    while (pc < codeSize) {
        uint8_t opcode = codeBuffer[pc];
        uint32_t instrSize = getInstructionSize(codeBuffer, pc, codeSize);

        if (instrSize == 0) {
            // Unknown opcode - compilation error
            return 3; // Compilation error
        }

        // Check if this PC is a jump target (from pre-pass or previous branch)
        // Bind label here if so
        if (labelManager.isMarkedTarget(pc) || labelManager.isJumpTarget(pc)) {
            labelManager.bindLabel(&a, pc, "x86_64");
        }

        // === GAS ACCOUNTING ===
        // Deduct 1 gas for this instruction (default gas cost per PVM spec)
        // Check AFTER binding labels so jump targets don't double-deduct
        deductGas(1);

        // Handle control flow instructions with labels
        if (opcode_is(opcode, Opcode::Jump)) {
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);
            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "x86_64");
            jit_emit_jump_labeled(&a, "x86_64", targetLabel);
            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::BranchEq)) {
            uint8_t reg1 = codeBuffer[pc + 1];
            uint8_t reg2 = codeBuffer[pc + 2];
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);

            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "x86_64");
            jit_emit_branch_eq_labeled(&a, "x86_64", reg1, reg2, targetLabel);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::BranchNe)) {
            uint8_t reg1 = codeBuffer[pc + 1];
            uint8_t reg2 = codeBuffer[pc + 2];
            uint32_t targetPC = getJumpTarget(codeBuffer, pc, instrSize);

            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "x86_64");
            jit_emit_branch_ne_labeled(&a, "x86_64", reg1, reg2, targetLabel);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::LoadImmJump)) {
            uint8_t destReg = codeBuffer[pc + 1];
            uint32_t jumpOffset;
            uint32_t immediate;
            memcpy(&jumpOffset, &codeBuffer[pc + 2], 4);   // Jump offset is at bytes 2-5
            memcpy(&immediate, &codeBuffer[pc + 6], 4);    // Immediate value is at bytes 6-9
            uint32_t targetPC = pc + instrSize + int32_t(jumpOffset);

            Label targetLabel = labelManager.getOrCreateLabel(&a, targetPC, "x86_64");
            jit_emit_load_imm_jump_labeled(&a, "x86_64", destReg, immediate, targetLabel);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::JumpInd)) {
            // JumpInd: [opcode][reg_index] - jump to address stored in register
            uint8_t ptr_reg = codeBuffer[pc + 1];

            // Load target address from register
            a.mov(x86::rax, x86::qword_ptr(x86::rbx, ptr_reg * 8));

            // For JumpInd, we need to jump to a dynamic address.
            // This is complex with label-based compilation. For now, we'll use
            // a computed jump via jump table or dispatch through the bytecode.
            // TODO: Implement proper jump table support for JumpInd
            // For now, treat it as unsupported and fall through to dispatcher
            if (!jit_emitter_emit_basic_block_instructions(&a, "x86_64", codeBuffer, pc, pc + instrSize)) {
                return 3; // Compilation error
            }

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::Trap)) {
            // Set return value to -1 (trap) in eax, then jump to epilogue
            a.mov(x86::eax, -1);
            a.jmp(epilogueLabel);
            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::Halt)) {
            // Jump to exit
            a.jmp(exitLabel);
            pc += instrSize;
            continue;
        }

        // === Division Instructions with Zero-Check ===
        // Division by zero causes hardware exception - must check explicitly
        // Format: [opcode][dest_reg][src_reg] = 3 bytes
        if (opcode_is(opcode, Opcode::DivU32) ||
            opcode_is(opcode, Opcode::DivS32) ||
            opcode_is(opcode, Opcode::RemU32) ||
            opcode_is(opcode, Opcode::RemS32) ||
            opcode_is(opcode, Opcode::DivU64) ||
            opcode_is(opcode, Opcode::DivS64) ||
            opcode_is(opcode, Opcode::RemU64) ||
            opcode_is(opcode, Opcode::RemS64)) {
            // Decode instruction: [opcode][dest_reg][src_reg]
            uint8_t dest_reg = codeBuffer[pc + 1];
            uint8_t src_reg = codeBuffer[pc + 2];

            // Load divisor into ecx for check
            a.mov(x86::rcx, x86::qword_ptr(x86::rbx, src_reg * 8));

            // Check if divisor is zero
            a.test(x86::rcx, x86::rcx);  // Fast way to check if rcx == 0
            a.jz(panicLabel);  // If zero, jump to panic (division by zero)

            // Not zero - proceed with division using dispatcher
            if (!jit_emitter_emit_basic_block_instructions(&a, "x86_64", codeBuffer, pc, pc + instrSize)) {
                return 3; // Compilation error
            }

            pc += instrSize;
            continue;
        }

        // === Load Instructions with Bounds Checking ===
        // PVM Spec: addresses < 2^16 (65536) → panic, addresses >= memory_size → page fault
        if (opcode_is(opcode, Opcode::LoadU8) ||
            opcode_is(opcode, Opcode::LoadI8) ||
            opcode_is(opcode, Opcode::LoadU16) ||
            opcode_is(opcode, Opcode::LoadI16) ||
            opcode_is(opcode, Opcode::LoadU32) ||
            opcode_is(opcode, Opcode::LoadI32) ||
            opcode_is(opcode, Opcode::LoadU64)) {
            // Decode instruction: [opcode][dest_reg][ptr_reg][offset_16bit]
            uint8_t dest_reg = codeBuffer[pc + 1];
            uint8_t ptr_reg = codeBuffer[pc + 2];
            int16_t offset;
            memcpy(&offset, &codeBuffer[pc + 3], 2);

            // Load pointer register into rax
            a.mov(x86::rax, x86::qword_ptr(x86::rbx, ptr_reg * 8));

            // Add offset to get final address (sign-extended 32-bit immediate)
            a.add(x86::rax, int32_t(offset));

            // Bounds check: address < 65536 → panic
            a.cmp(x86::rax, 65536);
            a.jb(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(x86::ecx, x86::r13d);  // Load memory_size into ecx
            a.cmp(x86::rax, x86::rcx);
            a.jae(pagefaultLabel);

            // If we get here, address is valid - inline the load instruction
            // Load from memory into register, then store to VM register
            // IMPORTANT: Use movzx for unsigned loads to avoid rcx corruption
            // (rcx was used for bounds checking and still contains memory_size)
            x86::Mem mem(x86::r12, x86::rax, 0, 0);

            if (opcode_is(opcode, Opcode::LoadU8)) {
                a.movzx(x86::ecx, mem);  // Zero-extend to avoid rcx corruption
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            } else if (opcode_is(opcode, Opcode::LoadI8)) {
                a.movsx(x86::rcx, mem);  // Sign-extend is fine for signed loads
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            } else if (opcode_is(opcode, Opcode::LoadU16)) {
                a.movzx(x86::ecx, mem);  // Zero-extend to avoid rcx corruption
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            } else if (opcode_is(opcode, Opcode::LoadI16)) {
                a.movsx(x86::rcx, mem);  // Sign-extend is fine for signed loads
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            } else if (opcode_is(opcode, Opcode::LoadU32)) {
                a.mov(x86::ecx, mem);  // 32-bit mov zero-extends automatically
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            } else if (opcode_is(opcode, Opcode::LoadI32)) {
                a.movsxd(x86::rcx, mem);  // Sign-extend is fine for signed loads
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            } else if (opcode_is(opcode, Opcode::LoadU64)) {
                a.mov(x86::rcx, mem);  // 64-bit load, no corruption possible
                a.mov(x86::qword_ptr(x86::rbx, dest_reg * 8), x86::rcx);
            }

            pc += instrSize;
            continue;
        }

        // === Store Instructions with Bounds Checking ===
        if (opcode_is(opcode, Opcode::StoreU8) ||
            opcode_is(opcode, Opcode::StoreU16) ||
            opcode_is(opcode, Opcode::StoreU32) ||
            opcode_is(opcode, Opcode::StoreU64)) {
            // Decode instruction: [opcode][ptr_reg][src_reg][offset_16bit]
            uint8_t ptr_reg = codeBuffer[pc + 1];
            uint8_t src_reg = codeBuffer[pc + 2];
            int16_t offset;
            memcpy(&offset, &codeBuffer[pc + 3], 2);

            // Load pointer register into rax
            a.mov(x86::rax, x86::qword_ptr(x86::rbx, ptr_reg * 8));

            // Add offset to get final address (sign-extended 32-bit immediate)
            a.add(x86::rax, int32_t(offset));

            // Bounds check: address < 65536 → panic
            a.cmp(x86::rax, 65536);
            a.jb(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(x86::ecx, x86::r13d);  // Load memory_size into ecx
            a.cmp(x86::rax, x86::rcx);
            a.jae(pagefaultLabel);

            // If we get here, address is valid - inline the store instruction
            // Load value from VM register, then store to memory
            a.mov(x86::rdx, x86::qword_ptr(x86::rbx, src_reg * 8));  // Load source value

            // Use Mem::build() to create [r12 + rax] addressing mode
            x86::Mem mem(x86::r12, x86::rax, 0, 0);

            if (opcode_is(opcode, Opcode::StoreU8)) {
                a.mov(mem, x86::dl);
            } else if (opcode_is(opcode, Opcode::StoreU16)) {
                a.mov(mem, x86::dx);
            } else if (opcode_is(opcode, Opcode::StoreU32)) {
                a.mov(mem, x86::edx);
            } else if (opcode_is(opcode, Opcode::StoreU64)) {
                a.mov(mem, x86::rdx);
            }

            pc += instrSize;
            continue;
        }

        // === StoreImm Instructions with Bounds Checking ===
        // PVM Spec: addresses < 2^16 (65536) → panic, addresses >= memory_size → page fault
        // Format: [opcode][value_Xbit][address_32bit]
        if (opcode_is(opcode, Opcode::StoreImmU8)) {
            // StoreImmU8: [opcode][value_8bit][address_32bit] = 6 bytes
            uint8_t value = codeBuffer[pc + 1];
            uint32_t address;
            memcpy(&address, &codeBuffer[pc + 2], 4);

            // Load address into eax for bounds checking
            a.mov(x86::eax, address);

            // Bounds check: address < 65536 → panic
            a.cmp(x86::rax, 65536);
            a.jb(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(x86::ecx, x86::r13d);  // Load memory_size into ecx
            a.cmp(x86::rax, x86::rcx);
            a.jae(pagefaultLabel);

            // Store value to memory
            a.mov(x86::cl, value);
            x86::Mem mem(x86::r12, x86::rax, 0, 0);
            a.mov(mem, x86::cl);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::StoreImmU16)) {
            // StoreImmU16: [opcode][value_16bit][address_32bit] = 7 bytes
            uint16_t value;
            uint32_t address;
            memcpy(&value, &codeBuffer[pc + 1], 2);
            memcpy(&address, &codeBuffer[pc + 3], 4);

            // Load address into eax for bounds checking
            a.mov(x86::eax, address);

            // Bounds check: address < 65536 → panic
            a.cmp(x86::rax, 65536);
            a.jb(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(x86::ecx, x86::r13d);  // Load memory_size into ecx
            a.cmp(x86::rax, x86::rcx);
            a.jae(pagefaultLabel);

            // Store value to memory
            a.mov(x86::cx, value);
            x86::Mem mem(x86::r12, x86::rax, 0, 0);
            a.mov(mem, x86::cx);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::StoreImmU32)) {
            // StoreImmU32: [opcode][value_32bit][address_32bit] = 9 bytes
            uint32_t value;
            uint32_t address;
            memcpy(&value, &codeBuffer[pc + 1], 4);
            memcpy(&address, &codeBuffer[pc + 5], 4);

            // Load address into eax for bounds checking
            a.mov(x86::eax, address);

            // Bounds check: address < 65536 → panic
            a.cmp(x86::rax, 65536);
            a.jb(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(x86::ecx, x86::r13d);  // Load memory_size into ecx
            a.cmp(x86::rax, x86::rcx);
            a.jae(pagefaultLabel);

            // Store value to memory
            a.mov(x86::ecx, value);
            x86::Mem mem(x86::r12, x86::rax, 0, 0);
            a.mov(mem, x86::ecx);

            pc += instrSize;
            continue;
        }

        if (opcode_is(opcode, Opcode::StoreImmU64)) {
            // StoreImmU64: [opcode][value_64bit][address_32bit] = 13 bytes
            uint64_t value;
            uint32_t address;
            memcpy(&value, &codeBuffer[pc + 1], 8);
            memcpy(&address, &codeBuffer[pc + 9], 4);

            // Load address into eax for bounds checking
            a.mov(x86::eax, address);

            // Bounds check: address < 65536 → panic
            a.cmp(x86::rax, 65536);
            a.jb(panicLabel);

            // Runtime check: address >= memory_size → page fault
            a.mov(x86::ecx, x86::r13d);  // Load memory_size into ecx
            a.cmp(x86::rax, x86::rcx);
            a.jae(pagefaultLabel);

            // Store value to memory
            a.mov(x86::rcx, value);
            x86::Mem mem(x86::r12, x86::rax, 0, 0);
            a.mov(mem, x86::rcx);

            pc += instrSize;
            continue;
        }

        // For all other instructions, use the existing dispatcher
        // but only for this single instruction
        if (!jit_emitter_emit_basic_block_instructions(&a, "x86_64", codeBuffer, pc, pc + instrSize)) {
            return 3; // Compilation error
        }

        pc += instrSize;
    }

    // Bind panic label
    a.bind(panicLabel);
    a.mov(x86::eax, -1);  // Exit code -1 = panic(.trap)
    a.jmp(epilogueLabel);

    // Bind pagefault label
    // Note: Faulting address should be in eax (from bounds checking code)
    // Save it to VM register R0 before setting exit code
    a.bind(pagefaultLabel);
    a.mov(x86::qword_ptr(x86::rbx, 0), x86::rax);  // Save faulting address to VM R0
    a.mov(x86::eax, 3);   // Exit code 3 = pageFault
    a.jmp(epilogueLabel);

    // Bind out-of-gas label
    a.bind(outOfGasLabel);
    a.mov(x86::eax, 1);   // Exit code 1 = outOfGas
    a.jmp(epilogueLabel);

    // Bind exit label
    a.bind(exitLabel);

    // Set return value to 0 (halt) in eax
    a.xor_(x86::eax, x86::eax);

    // Bind epilogue label (for Trap - already has eax=-1 set)
    a.bind(epilogueLabel);

    // Epilogue: restore callee-saved registers and return
    a.pop(r15);
    a.pop(r14);
    a.pop(r13);
    a.pop(r12);
    a.pop(rbp);
    a.pop(rbx);
    a.ret();

    // Generate the function code
    Error err = runtime.add(funcOut, &code);
    if (err) {
        return int32_t(err);
    }

    return 0; // Success
}

// ARM64 version - implemented in a64_labeled_helper.cpp
// Declaration is in a64_helper.hh
