INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan52/shiyan52.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan52/shiyan52.srcs/sim_1/new/sim_signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan52/shiyan52.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
