BT_RAM2PORT.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/BT_RAM2PORT/sim/BT_RAM2PORT.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
