# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../question1.gen/sources_1/bd/design_1/ip/design_1_bin2BCD_0_0/design_1_bin2BCD_0_0_sim_netlist.vhdl" \
"../../../../question1.gen/sources_1/bd/design_1/ip/design_1_seg7display_0_0/design_1_seg7display_0_0_sim_netlist.vhdl" \
"../../../../question1.gen/sources_1/bd/design_1/sim/design_1.vhd" \
"../../../../question1.srcs/sources_1/imports/hdl/design_1_wrapper.vhd" \
"../../../../question1.srcs/sim_1/new/testBench.vhd" \

# Do not sort compile order
nosort
