Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Oct 26 19:48:57 2022
| Host             : 0BEAR running 64-bit major release  (build 9200)
| Command          : report_power -file multiCycleCPU_power_routed.rpt -pb multiCycleCPU_power_summary_routed.pb -rpx multiCycleCPU_power_routed.rpx
| Design           : multiCycleCPU
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 182.548 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 182.064                           |
| Device Static (W)        | 0.485                             |
| Effective TJA (C/W)      | 2.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    19.783 |     3740 |       --- |             --- |
|   LUT as Logic           |    18.476 |     1603 |     20800 |            7.71 |
|   LUT as Distributed RAM |     0.505 |       48 |      9600 |            0.50 |
|   F7/F8 Muxes            |     0.373 |      159 |     32600 |            0.49 |
|   CARRY4                 |     0.232 |       52 |      8150 |            0.64 |
|   Register               |     0.192 |     1348 |     41600 |            3.24 |
|   BUFG                   |     0.006 |       12 |        32 |           37.50 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |    29.527 |     3031 |       --- |             --- |
| I/O                      |   132.754 |      226 |       250 |           90.40 |
| Static Power             |     0.485 |          |           |                 |
| Total                    |   182.548 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    49.654 |      49.314 |      0.341 |
| Vccaux    |       1.800 |    10.921 |      10.867 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    62.884 |      62.883 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| multiCycleCPU                  |   182.064 |
|   adr                          |     1.705 |
|   alu                          |     0.915 |
|   aluOutDr                     |    10.594 |
|   bdr                          |     8.394 |
|   cu                           |     4.859 |
|     CSi                        |     4.553 |
|     CSt                        |     0.307 |
|   dbdr                         |     1.166 |
|   dm                           |    11.985 |
|   ir                           |     4.844 |
|   pc                           |     1.643 |
|   rf                           |     3.174 |
|     register_reg_r1_0_31_0_5   |     0.217 |
|     register_reg_r1_0_31_12_17 |     0.239 |
|     register_reg_r1_0_31_18_23 |     0.276 |
|     register_reg_r1_0_31_24_29 |     0.287 |
|     register_reg_r1_0_31_30_31 |     0.096 |
|     register_reg_r1_0_31_6_11  |     0.256 |
|     register_reg_r2_0_31_0_5   |     0.297 |
|     register_reg_r2_0_31_12_17 |     0.332 |
|     register_reg_r2_0_31_18_23 |     0.348 |
|     register_reg_r2_0_31_24_29 |     0.367 |
|     register_reg_r2_0_31_30_31 |     0.112 |
|     register_reg_r2_0_31_6_11  |     0.310 |
+--------------------------------+-----------+


