<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 30 23:39:17 2024" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="virtexuplusHBM" BOARD="xilinx.com:au280:part0:1.2" DEVICE="xcu280" NAME="MemoryInterfacesVIP" PACKAGE="fsvh2892" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="HBM_00_ARESET_N" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBMVIP0" PORT="aresetn"/>
        <CONNECTION INSTANCE="DDRVIP" PORT="aresetn"/>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP1" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP2" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP3" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP4" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP5" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP6" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP7" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP8" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP9" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP10" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP11" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP12" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP13" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP14" PORT="aresetn"/>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="resetn"/>
        <CONNECTION INSTANCE="HBMVIP15" PORT="aresetn"/>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_00_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_00_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_00_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_00_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_00_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_00_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_00_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_00_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_00_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_00_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_00_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_00_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="c0_sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBMVIP0" PORT="aclk"/>
        <CONNECTION INSTANCE="DDRVIP" PORT="aclk"/>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aclk"/>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP1" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP2" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP3" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP4" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP5" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP6" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP7" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP8" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP9" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP10" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP11" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP12" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP13" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP14" PORT="aclk"/>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="clk"/>
        <CONNECTION INSTANCE="HBMVIP15" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_00_end_read" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_00_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_00_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_00_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_00_read_ready" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_00_write_resp" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_00_end_read" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_00_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_00_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_00_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_00_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_00_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_00_read_ready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_00_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_00_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_00_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_00_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_00_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_00_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_00_write_resp" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_00_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_00_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_00_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_00_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_00_write_last" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_00_write_last" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_01_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_01_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_02_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_02_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_03_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_03_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_04_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_04_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_05_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_05_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_06_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_06_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_07_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_07_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_08_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_08_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_09_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_09_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_10_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_10_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_11_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_11_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_12_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_12_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_13_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_13_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_14_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_14_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_15_start_write" SIGIS="undef" SIGNAME="External_Ports_DDR_15_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_01_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_01_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_02_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_02_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_03_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_03_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_04_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_04_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_05_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_05_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_06_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_06_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_07_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_07_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_08_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_08_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_09_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_09_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_10_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_10_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_11_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_11_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_12_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_12_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_13_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_13_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_14_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_14_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_15_start_read" SIGIS="undef" SIGNAME="External_Ports_DDR_15_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_01_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_02_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_03_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_04_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_05_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_06_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_07_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_08_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_09_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_10_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_11_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_12_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_13_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_14_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_15_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_01_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_02_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_03_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_04_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_05_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_06_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_07_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_08_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_09_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_10_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_11_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_12_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_13_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_14_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="33" NAME="DDR_15_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_01_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_01_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_02_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_02_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_03_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_03_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_04_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_04_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_05_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_05_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_06_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_06_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_07_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_07_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_08_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_08_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_09_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_09_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_10_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_10_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_11_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_11_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_12_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_12_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_13_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_13_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_14_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_14_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="DDR_15_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_DDR_15_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_01_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_01_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_02_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_02_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_03_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_03_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_04_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_04_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_05_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_05_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_06_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_06_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_07_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_07_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_08_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_08_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_09_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_09_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_10_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_10_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_11_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_11_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_12_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_12_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_13_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_13_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_14_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_14_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="DDR_15_read_data" RIGHT="0" SIGIS="data" SIGNAME="DDR_15_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_01_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_02_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_03_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_04_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_05_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_06_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_07_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_08_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_09_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_10_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_11_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_12_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_13_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_14_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_15_end_write" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_01_end_read" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_02_end_read" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_03_end_read" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_04_end_read" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_05_end_read" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_06_end_read" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_07_end_read" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_08_end_read" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_09_end_read" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_10_end_read" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_11_end_read" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_12_end_read" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_13_end_read" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_14_end_read" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_15_end_read" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_01_read_ready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_01_write_resp" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_01_write_last" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_02_read_ready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_02_write_resp" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_02_write_last" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_03_read_ready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_03_write_resp" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_03_write_last" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_04_read_ready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_04_write_resp" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_04_write_last" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_05_read_ready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_05_write_resp" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_05_write_last" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_06_read_ready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_06_write_resp" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_06_write_last" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_07_read_ready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_07_write_resp" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_07_write_last" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_08_read_ready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_08_write_resp" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_08_write_last" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_09_read_ready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_09_write_resp" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_09_write_last" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_10_read_ready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_10_write_resp" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_10_write_last" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_11_read_ready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_11_write_resp" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_11_write_last" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_12_read_ready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_12_write_resp" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_12_write_last" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_13_read_ready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_13_write_resp" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_13_write_last" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_14_read_ready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_14_write_resp" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_14_write_last" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_15_read_ready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_15_write_resp" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR_15_write_last" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_01_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_01_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_01_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_01_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_02_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_02_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_02_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_02_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_03_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_03_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_03_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_03_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_04_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_04_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_04_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_04_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_05_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_05_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_05_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_05_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_06_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_06_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_06_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_06_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_07_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_07_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_07_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_07_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_08_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_08_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_08_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_08_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_09_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_09_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_09_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_09_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_10_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_10_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_10_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_10_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_11_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_11_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_11_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_11_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_12_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_12_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_12_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_12_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_13_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_13_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_13_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_13_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_14_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_14_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_14_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_14_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDR_15_write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_15_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_15_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DDR_15_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_01_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_01_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_01_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_01_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_01_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_01_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_01_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_01_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_01_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_01_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_01_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_01_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_02_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_02_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_02_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_02_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_02_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_02_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_02_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_02_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_02_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_02_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_02_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_02_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_03_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_03_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_03_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_03_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_03_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_03_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_03_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_03_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_03_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_03_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_03_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_03_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_04_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_04_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_04_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_04_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_04_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_04_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_04_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_04_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_04_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_04_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_04_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_04_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_05_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_05_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_05_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_05_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_05_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_05_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_05_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_05_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_05_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_05_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_05_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_05_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_06_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_06_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_06_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_06_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_06_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_06_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_06_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_06_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_06_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_06_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_06_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_06_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_07_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_07_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_07_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_07_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_07_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_07_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_07_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_07_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_07_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_07_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_07_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_07_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_08_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_08_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_08_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_08_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_08_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_08_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_08_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_08_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_08_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_08_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_08_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_08_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_09_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_09_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_09_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_09_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_09_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_09_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_09_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_09_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_09_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_09_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_09_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_09_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_10_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_10_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_10_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_10_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_10_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_10_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_10_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_10_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_10_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_10_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_10_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_10_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_11_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_11_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_11_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_11_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_11_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_11_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_11_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_11_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_11_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_11_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_11_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_11_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_12_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_12_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_12_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_12_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_12_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_12_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_12_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_12_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_12_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_12_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_12_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_12_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_13_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_13_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_13_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_13_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_13_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_13_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_13_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_13_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_13_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_13_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_13_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_13_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_14_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_14_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_14_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_14_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_14_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_14_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_14_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_14_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_14_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_14_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_14_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_14_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_15_start_write" SIGIS="undef" SIGNAME="External_Ports_HBM_15_start_write">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="start_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_15_start_read" SIGIS="undef" SIGNAME="External_Ports_HBM_15_start_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="start_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_15_rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_rburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="rburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="HBM_15_wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_wburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="wburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_15_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_write_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="write_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="32" NAME="HBM_15_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_read_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="read_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HBM_15_write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_15_write_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="write_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="HBM_15_write_data" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_HBM_15_write_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="write_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_01_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_01_end_read" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_01_write_resp" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_01_write_last" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_01_read_ready" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_01_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_01_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_02_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_02_end_read" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_02_write_resp" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_02_write_last" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_02_read_ready" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_02_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_02_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_03_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_03_end_read" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_03_write_resp" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_03_write_last" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_03_read_ready" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_03_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_03_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_04_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_04_end_read" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_04_write_resp" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_04_write_last" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_04_read_ready" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_04_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_04_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_05_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_05_end_read" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_05_write_resp" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_05_write_last" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_05_read_ready" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_05_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_05_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_06_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_06_end_read" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_06_write_resp" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_06_write_last" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_06_read_ready" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_06_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_06_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_07_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_07_end_read" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_07_write_resp" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_07_write_last" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_07_read_ready" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_07_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_07_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_08_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_08_end_read" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_08_write_resp" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_08_write_last" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_08_read_ready" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_08_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_08_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_09_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_09_end_read" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_09_write_resp" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_09_write_last" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_09_read_ready" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_09_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_09_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_10_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_10_end_read" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_10_write_resp" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_10_write_last" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_10_read_ready" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_10_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_10_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_11_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_11_end_read" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_11_write_resp" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_11_write_last" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_11_read_ready" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_11_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_11_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_12_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_12_end_read" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_12_write_resp" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_12_write_last" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_12_read_ready" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_12_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_12_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_13_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_13_end_read" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_13_write_resp" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_13_write_last" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_13_read_ready" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_13_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_13_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_14_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_14_end_read" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_14_write_resp" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_14_write_last" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_14_read_ready" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_14_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_14_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="HBM_15_end_write" RIGHT="0" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_end_wr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="end_wr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_15_end_read" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_end_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="end_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_15_write_resp" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_write_resp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="write_resp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_15_write_last" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_write_last">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="write_last"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HBM_15_read_ready" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_read_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="read_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="HBM_15_read_data" RIGHT="0" SIGIS="data" SIGNAME="HBM_15_AXI_Engine_read_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="read_data"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="12" FULLNAME="/DDRVIP" HWVERSION="1.1" INSTANCE="DDRVIP" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_00_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_00_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_00_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_00_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_00_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_00_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_00_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_00_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_01_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_01_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_01_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_01_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_01_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_01_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_01_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_01_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_02_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_02_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_02_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_02_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_02_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_02_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_02_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_02_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_03_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_03_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_03_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_03_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_03_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_03_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_03_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_03_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_04_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_04_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_04_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_04_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_04_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_04_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_04_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_04_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_05_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_05_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_05_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_05_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_05_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_05_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_05_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_05_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_06_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_06_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_06_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_06_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_06_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_06_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_06_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_06_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_07_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_07_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_07_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_07_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_07_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_07_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_07_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_07_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_08_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_08_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_08_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_08_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_08_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_08_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_08_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_08_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_09_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_09_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_09_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_09_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_09_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_09_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_09_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_09_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_10_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_10_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_10_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_10_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_10_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_10_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_10_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_10_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_11_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_11_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_11_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_11_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_11_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_11_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_11_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_11_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_12_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_12_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_12_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_12_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_12_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_12_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_12_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_12_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_13_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_13_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_13_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_13_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_13_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_13_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_13_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_13_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_14_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_14_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_14"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_14_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_14_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_14_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_14_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_14_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_14_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/DDR_15_AXI_Engine" HWVERSION="2.0" INSTANCE="DDR_15_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_DDR_00_AXI_Engine_15"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_DDR_15_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_DDR_15_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_15_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_DDR_15_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_15_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_15_AXI_Engine_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="DDRVIP" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DDRVIP"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP0" HWVERSION="1.1" INSTANCE="HBMVIP0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_00_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_00_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP1" HWVERSION="1.1" INSTANCE="HBMVIP1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_2"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x10000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_01_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_01_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP10" HWVERSION="1.1" INSTANCE="HBMVIP10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_11"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xAFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_10_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_10_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP11" HWVERSION="1.1" INSTANCE="HBMVIP11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_11_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_11_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP12" HWVERSION="1.1" INSTANCE="HBMVIP12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xCFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_12_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_12_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP13" HWVERSION="1.1" INSTANCE="HBMVIP13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP0_1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xD0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xDFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_13_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_13_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP14" HWVERSION="1.1" INSTANCE="HBMVIP14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP0_2"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xEFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_14_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_14_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP15" HWVERSION="1.1" INSTANCE="HBMVIP15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP0_3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xF0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_15_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_15_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP2" HWVERSION="1.1" INSTANCE="HBMVIP2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x2FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_02_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_02_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP3" HWVERSION="1.1" INSTANCE="HBMVIP3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_4"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x30000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_03_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_03_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP4" HWVERSION="1.1" INSTANCE="HBMVIP4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_04_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_04_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP5" HWVERSION="1.1" INSTANCE="HBMVIP5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_6"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x50000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x5FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_05_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_05_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP6" HWVERSION="1.1" INSTANCE="HBMVIP6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_7"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x60000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x6FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_06_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_06_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP7" HWVERSION="1.1" INSTANCE="HBMVIP7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_8"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x70000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_07_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_07_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP8" HWVERSION="1.1" INSTANCE="HBMVIP8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_9"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x8FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_08_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_08_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/HBMVIP9" HWVERSION="1.1" INSTANCE="HBMVIP9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBMVIP_10"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x90000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x9FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBM_09_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_09_AXI_Engine_m_axi" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_00_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_00_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_00_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_00_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_00_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_00_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_00_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_00_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="HBMVIP0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_01_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_01_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_01_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_01_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_01_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_01_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_01_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_01_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_01_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="HBMVIP1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_02_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_02_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_02_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_02_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_02_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_02_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_02_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_02_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_02_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2FFFFFFF" INSTANCE="HBMVIP2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP2"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_03_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_03_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_03_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_03_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_03_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_03_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_03_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_03_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_03_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x30000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="HBMVIP3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP3"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_04_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_04_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_04_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_04_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_04_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_04_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_04_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_04_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_04_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4FFFFFFF" INSTANCE="HBMVIP4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP4"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_05_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_05_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_05_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_05_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_05_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_05_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_05_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_05_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP5_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP5" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_05_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x50000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x5FFFFFFF" INSTANCE="HBMVIP5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP5"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_06_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_06_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_06_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_06_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_06_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_06_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_06_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_06_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP6_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP6" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_06_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x60000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x6FFFFFFF" INSTANCE="HBMVIP6" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP6"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_07_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_07_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_07_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_07_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_07_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_07_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_07_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_07_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP7_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP7" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_07_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x70000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="HBMVIP7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP7"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_08_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_08_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_08_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_08_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_08_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_08_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_08_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_08_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP8_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP8" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_08_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8FFFFFFF" INSTANCE="HBMVIP8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP8"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_09_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_09_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_09_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_09_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_09_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_09_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_09_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_09_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP9_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP9" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_09_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x90000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="HBMVIP9" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP9"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_10_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_10_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_10_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_10_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_10_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_10_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_10_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_10_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP10_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP10" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_10_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xAFFFFFFF" INSTANCE="HBMVIP10" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP10"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_11_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_11_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_11_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_11_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_11_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_11_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_11_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_11_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP11_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP11" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_11_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xB0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="HBMVIP11" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP11"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_12_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_12_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_12_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_12_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_12_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_12_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_12_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_12_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP12_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP12" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_12_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xCFFFFFFF" INSTANCE="HBMVIP12" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP12"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_13_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_13_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_14"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_13_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_13_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_13_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_13_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_13_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_13_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP13_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP13" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_13_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xD0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="HBMVIP13" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP13"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_14_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_14_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_15"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_14_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_14_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_14_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_14_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_14_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_14_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP14_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP14" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_14_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xE0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xEFFFFFFF" INSTANCE="HBMVIP14" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP14"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="55" FULLNAME="/HBM_15_AXI_Engine" HWVERSION="2.0" INSTANCE="HBM_15_AXI_Engine" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_Engine" VLNV="user.org:user:AXI_Engine:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ENGINE_ID" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_HBM_00_AXI_Engine_16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_wr" SIGIS="undef" SIGNAME="External_Ports_HBM_15_start_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_start_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_rd" SIGIS="undef" SIGNAME="External_Ports_HBM_15_start_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_start_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="end_wr" RIGHT="0" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_end_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_end_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_rd" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_end_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_end_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_wburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_wburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="read_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_read_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_read_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rburst" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_rburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_rburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_HBM_15_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_ready" SIGIS="undef" SIGNAME="External_Ports_HBM_15_write_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_write_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_resp" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_write_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_write_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_ready" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_read_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_read_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_last" SIGIS="undef" SIGNAME="HBM_15_AXI_Engine_write_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_15_write_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_BID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="HBMVIP15_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HBMVIP15" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="HBM_15_AXI_Engine_m_axi" DATAWIDTH="256" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="33"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xF0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="HBMVIP15" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="HBMVIP15"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="MemoryInterfacesVIP_smartconnect_0_0" BDTYPE="SBD" COREREVISION="18" DRIVERMODE="CORE" FULLNAME="/smartconnect_0" HWVERSION="1.0" INSTANCE="smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="MemoryInterfacesVIP_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="MemoryInterfacesVIP_smartconnect_0_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MemoryInterfacesVIP_smartconnect_0_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="16"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_c0_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_HBM_00_ARESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HBM_00_ARESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="DDR_00_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_00_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="DDR_01_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_01_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="DDRVIP_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDRVIP" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="DDR_02_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_02_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="DDR_03_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_03_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="DDR_04_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_04_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="DDR_05_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_05_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wlast" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S06_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_arready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S06_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rlast" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_rready" SIGIS="undef" SIGNAME="DDR_06_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_06_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_awready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wlast" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_wready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_bready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S07_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_arready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S07_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rlast" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_rready" SIGIS="undef" SIGNAME="DDR_07_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_07_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S08_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_awready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wlast" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_wready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S08_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_bready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S08_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_arready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S08_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rlast" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_rready" SIGIS="undef" SIGNAME="DDR_08_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_08_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S09_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_awready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wlast" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_wready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S09_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_bready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S09_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_arready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S09_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rlast" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_rready" SIGIS="undef" SIGNAME="DDR_09_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_09_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S10_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S10_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S10_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_awready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wlast" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_wready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S10_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_bready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S10_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S10_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_arready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S10_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rlast" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_rready" SIGIS="undef" SIGNAME="DDR_10_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_10_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S11_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_awready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wlast" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_wready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S11_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_bready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S11_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_arready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S11_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_rlast" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S11_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_AXI_rready" SIGIS="undef" SIGNAME="DDR_11_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_11_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S12_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S12_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_awready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_wlast" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_wready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S12_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_bready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S12_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S12_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_arready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S12_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_rlast" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S12_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_AXI_rready" SIGIS="undef" SIGNAME="DDR_12_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_12_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S13_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S13_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S13_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S13_AXI_awready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_AXI_wlast" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S13_AXI_wready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S13_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S13_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_AXI_bready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S13_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S13_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S13_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S13_AXI_arready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S13_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S13_AXI_rlast" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S13_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_AXI_rready" SIGIS="undef" SIGNAME="DDR_13_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_13_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S14_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S14_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S14_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S14_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_awready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_wlast" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_wready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S14_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_bready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S14_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S14_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S14_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S14_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_arready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S14_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_rlast" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_rready" SIGIS="undef" SIGNAME="DDR_14_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_14_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S15_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S15_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S15_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S15_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S15_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S15_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S15_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S15_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S15_AXI_awvalid" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S15_AXI_awready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S15_AXI_wlast" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S15_AXI_wvalid" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S15_AXI_wready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S15_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S15_AXI_bvalid" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S15_AXI_bready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S15_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S15_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S15_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S15_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S15_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S15_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S15_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S15_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S15_AXI_arvalid" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S15_AXI_arready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S15_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S15_AXI_rlast" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S15_AXI_rvalid" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S15_AXI_rready" SIGIS="undef" SIGNAME="DDR_15_AXI_Engine_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR_15_AXI_Engine" PORT="m_axi_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR_00_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_01_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_02_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_03_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_04_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_05_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S05_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S05_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_06_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S06_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S06_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S06_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S06_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_07_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S07_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S07_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S07_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S07_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_08_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S08_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S08_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S08_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S08_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S08_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S08_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S08_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S08_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_09_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S09_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S09_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S09_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S09_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S09_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S09_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S09_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S09_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_10_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S10_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S10_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S10_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S10_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S10_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S10_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S10_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S10_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S10_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S10_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S10_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_11_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S11_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S11_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S11_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S11_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S11_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S11_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S11_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S11_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S11_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S11_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S11_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_12_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S12_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S12_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S12_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S12_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S12_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S12_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S12_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S12_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S12_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S12_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S12_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S12_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S12_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S12_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S12_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S12_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S12_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S12_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S12_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S12_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S12_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S12_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S12_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_13_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S13_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S13_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S13_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S13_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S13_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S13_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S13_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S13_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S13_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S13_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S13_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S13_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S13_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S13_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S13_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S13_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S13_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S13_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S13_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S13_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S13_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S13_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S13_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_14_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S14_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S14_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S14_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S14_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S14_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S14_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S14_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S14_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S14_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S14_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S14_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S14_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S14_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S14_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S14_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S14_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S14_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S14_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S14_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S14_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S14_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S14_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S14_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="DDR_15_AXI_Engine_m_axi" DATAWIDTH="512" NAME="S15_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S15_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S15_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S15_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S15_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S15_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S15_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S15_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S15_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S15_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S15_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S15_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S15_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S15_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S15_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S15_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S15_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S15_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S15_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S15_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S15_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S15_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S15_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MemoryInterfacesVIP_c0_sys_clk_i"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
