#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov  1 17:17:22 2024
# Process ID: 14412
# Current directory: C:/Users/nicol/Documents/GitHub/tx-16-QAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.xpr
# Log file: C:/Users/nicol/Documents/GitHub/tx-16-QAM/vivado.log
# Journal file: C:/Users/nicol/Documents/GitHub/tx-16-QAM\vivado.jou
# Running On: Vivobook-manso, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16843 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_synth_1' of run 'design_1_xadc_wiz_0_0_synth_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_impl_1' of run 'design_1_xadc_wiz_0_0_impl_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.375 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:user:Contador_26:1.0 - Contador_26_0
Adding component instance block -- xilinx.com:user:Contador_52:1.0 - Contador_52_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:user:FSM_FIFO_Entregable:1.0 - FSM_FIFO_Entregable_0
Successfully read diagram <design_1> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.375 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:15.1 ten_gig_eth_mac_0
endgroup
set_property location {1 154 372} [get_bd_cells ten_gig_eth_mac_0]
delete_bd_objs [get_bd_cells ten_gig_eth_mac_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells ten_gig_eth_mac_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 154 372} [get_bd_cells ten_gig_eth_mac_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:15.1 ten_gig_eth_mac_0'
INFO: [Common 17-17] undo 'startgroup'
set_property location {2 547 813} [get_bd_cells Contador_26_0]
set_property location {1 546 917} [get_bd_cells clk_wiz_0]
save_bd_design
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property location {0.5 254 913} [get_bd_cells clk_wiz_0]
set_property location {2 648 928} [get_bd_cells clk_wiz_0]
