# 32-bit-Single-Cycle-RISC-V
Digital Design and Verification of 32-bit Single Cycle RISC-V Processor using Verilog HDL and Xilinx Vivado
![riscv drawio (3)](https://github.com/yaseensalah/32-bit-Single-Cycle-RISC-V/assets/52181539/89e2ac8b-f25f-428b-8c14-1d23dce97b43)
