// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module simple_MOB(
  input         clock,
                reset,
                io_flush,
  output        io_reserve_0_ready,
  input         io_reserve_0_valid,
                io_reserve_0_bits_ready_bits_RS1_ready,
                io_reserve_0_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_0_bits_RD,
  input  [6:0]  io_reserve_0_bits_PRD,
                io_reserve_0_bits_PRDold,
  input         io_reserve_0_bits_RD_valid,
  input  [6:0]  io_reserve_0_bits_RS1,
  input         io_reserve_0_bits_RS1_valid,
  input  [6:0]  io_reserve_0_bits_RS2,
  input         io_reserve_0_bits_RS2_valid,
  input  [20:0] io_reserve_0_bits_IMM,
  input  [2:0]  io_reserve_0_bits_FUNCT3,
  input  [1:0]  io_reserve_0_bits_packet_index,
  input  [5:0]  io_reserve_0_bits_ROB_index,
  input  [3:0]  io_reserve_0_bits_MOB_index,
  input  [4:0]  io_reserve_0_bits_instructionType,
  input  [1:0]  io_reserve_0_bits_portID,
                io_reserve_0_bits_RS_type,
  input         io_reserve_0_bits_needs_ALU,
                io_reserve_0_bits_needs_branch_unit,
                io_reserve_0_bits_needs_CSRs,
                io_reserve_0_bits_SUBTRACT,
                io_reserve_0_bits_MULTIPLY,
                io_reserve_0_bits_IS_IMM,
  input  [1:0]  io_reserve_0_bits_memory_type,
                io_reserve_0_bits_access_width,
  output        io_reserve_1_ready,
  input         io_reserve_1_valid,
                io_reserve_1_bits_ready_bits_RS1_ready,
                io_reserve_1_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_1_bits_RD,
  input  [6:0]  io_reserve_1_bits_PRD,
                io_reserve_1_bits_PRDold,
  input         io_reserve_1_bits_RD_valid,
  input  [6:0]  io_reserve_1_bits_RS1,
  input         io_reserve_1_bits_RS1_valid,
  input  [6:0]  io_reserve_1_bits_RS2,
  input         io_reserve_1_bits_RS2_valid,
  input  [20:0] io_reserve_1_bits_IMM,
  input  [2:0]  io_reserve_1_bits_FUNCT3,
  input  [1:0]  io_reserve_1_bits_packet_index,
  input  [5:0]  io_reserve_1_bits_ROB_index,
  input  [3:0]  io_reserve_1_bits_MOB_index,
  input  [4:0]  io_reserve_1_bits_instructionType,
  input  [1:0]  io_reserve_1_bits_portID,
                io_reserve_1_bits_RS_type,
  input         io_reserve_1_bits_needs_ALU,
                io_reserve_1_bits_needs_branch_unit,
                io_reserve_1_bits_needs_CSRs,
                io_reserve_1_bits_SUBTRACT,
                io_reserve_1_bits_MULTIPLY,
                io_reserve_1_bits_IS_IMM,
  input  [1:0]  io_reserve_1_bits_memory_type,
                io_reserve_1_bits_access_width,
  output        io_reserve_2_ready,
  input         io_reserve_2_valid,
                io_reserve_2_bits_ready_bits_RS1_ready,
                io_reserve_2_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_2_bits_RD,
  input  [6:0]  io_reserve_2_bits_PRD,
                io_reserve_2_bits_PRDold,
  input         io_reserve_2_bits_RD_valid,
  input  [6:0]  io_reserve_2_bits_RS1,
  input         io_reserve_2_bits_RS1_valid,
  input  [6:0]  io_reserve_2_bits_RS2,
  input         io_reserve_2_bits_RS2_valid,
  input  [20:0] io_reserve_2_bits_IMM,
  input  [2:0]  io_reserve_2_bits_FUNCT3,
  input  [1:0]  io_reserve_2_bits_packet_index,
  input  [5:0]  io_reserve_2_bits_ROB_index,
  input  [3:0]  io_reserve_2_bits_MOB_index,
  input  [4:0]  io_reserve_2_bits_instructionType,
  input  [1:0]  io_reserve_2_bits_portID,
                io_reserve_2_bits_RS_type,
  input         io_reserve_2_bits_needs_ALU,
                io_reserve_2_bits_needs_branch_unit,
                io_reserve_2_bits_needs_CSRs,
                io_reserve_2_bits_SUBTRACT,
                io_reserve_2_bits_MULTIPLY,
                io_reserve_2_bits_IS_IMM,
  input  [1:0]  io_reserve_2_bits_memory_type,
                io_reserve_2_bits_access_width,
  output        io_reserve_3_ready,
  input         io_reserve_3_valid,
                io_reserve_3_bits_ready_bits_RS1_ready,
                io_reserve_3_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_3_bits_RD,
  input  [6:0]  io_reserve_3_bits_PRD,
                io_reserve_3_bits_PRDold,
  input         io_reserve_3_bits_RD_valid,
  input  [6:0]  io_reserve_3_bits_RS1,
  input         io_reserve_3_bits_RS1_valid,
  input  [6:0]  io_reserve_3_bits_RS2,
  input         io_reserve_3_bits_RS2_valid,
  input  [20:0] io_reserve_3_bits_IMM,
  input  [2:0]  io_reserve_3_bits_FUNCT3,
  input  [1:0]  io_reserve_3_bits_packet_index,
  input  [5:0]  io_reserve_3_bits_ROB_index,
  input  [3:0]  io_reserve_3_bits_MOB_index,
  input  [4:0]  io_reserve_3_bits_instructionType,
  input  [1:0]  io_reserve_3_bits_portID,
                io_reserve_3_bits_RS_type,
  input         io_reserve_3_bits_needs_ALU,
                io_reserve_3_bits_needs_branch_unit,
                io_reserve_3_bits_needs_CSRs,
                io_reserve_3_bits_SUBTRACT,
                io_reserve_3_bits_MULTIPLY,
                io_reserve_3_bits_IS_IMM,
  input  [1:0]  io_reserve_3_bits_memory_type,
                io_reserve_3_bits_access_width,
  output        io_reserved_pointers_0_valid,
  output [3:0]  io_reserved_pointers_0_bits,
  output        io_reserved_pointers_1_valid,
  output [3:0]  io_reserved_pointers_1_bits,
  output        io_reserved_pointers_2_valid,
  output [3:0]  io_reserved_pointers_2_bits,
  output        io_reserved_pointers_3_valid,
  output [3:0]  io_reserved_pointers_3_bits,
  input  [31:0] io_fetch_PC,
  input         io_AGU_output_valid,
  input  [6:0]  io_AGU_output_bits_PRD,
  input  [31:0] io_AGU_output_bits_RD_data,
  input         io_AGU_output_bits_RD_valid,
  input  [31:0] io_AGU_output_bits_fetch_PC,
  input         io_AGU_output_bits_branch_taken,
  input  [31:0] io_AGU_output_bits_target_address,
  input         io_AGU_output_bits_branch_valid,
  input  [31:0] io_AGU_output_bits_address,
  input  [1:0]  io_AGU_output_bits_memory_type,
                io_AGU_output_bits_access_width,
  input         io_AGU_output_bits_is_unsigned,
  input  [31:0] io_AGU_output_bits_wr_data,
  input  [3:0]  io_AGU_output_bits_MOB_index,
  input  [5:0]  io_AGU_output_bits_ROB_index,
  input  [1:0]  io_AGU_output_bits_fetch_packet_index,
  output        io_MOB_output_valid,
  output [6:0]  io_MOB_output_bits_PRD,
  output [31:0] io_MOB_output_bits_RD_data,
  output        io_MOB_output_bits_RD_valid,
  output [31:0] io_MOB_output_bits_fetch_PC,
  output        io_MOB_output_bits_branch_taken,
  output [31:0] io_MOB_output_bits_target_address,
  output        io_MOB_output_bits_branch_valid,
  output [31:0] io_MOB_output_bits_address,
  output [1:0]  io_MOB_output_bits_memory_type,
                io_MOB_output_bits_access_width,
  output        io_MOB_output_bits_is_unsigned,
  output [31:0] io_MOB_output_bits_wr_data,
  output [3:0]  io_MOB_output_bits_MOB_index,
  output [5:0]  io_MOB_output_bits_ROB_index,
  output [1:0]  io_MOB_output_bits_fetch_packet_index,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input  [6:0]  io_commit_bits_PRD_0,
                io_commit_bits_PRD_1,
                io_commit_bits_PRD_2,
                io_commit_bits_PRD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_partial_commit_valid_0,
                io_partial_commit_valid_1,
                io_partial_commit_valid_2,
                io_partial_commit_valid_3,
  input  [5:0]  io_partial_commit_ROB_index,
  input  [3:0]  io_partial_commit_MOB_index_0,
                io_partial_commit_MOB_index_1,
                io_partial_commit_MOB_index_2,
                io_partial_commit_MOB_index_3,
  input         io_partial_commit_MOB_valid_0,
                io_partial_commit_MOB_valid_1,
                io_partial_commit_MOB_valid_2,
                io_partial_commit_MOB_valid_3,
  input  [4:0]  io_partial_commit_RD_0,
                io_partial_commit_RD_1,
                io_partial_commit_RD_2,
                io_partial_commit_RD_3,
  input         io_partial_commit_RD_valid_0,
                io_partial_commit_RD_valid_1,
                io_partial_commit_RD_valid_2,
                io_partial_commit_RD_valid_3,
  input  [6:0]  io_partial_commit_PRD_0,
                io_partial_commit_PRD_1,
                io_partial_commit_PRD_2,
                io_partial_commit_PRD_3,
                io_partial_commit_PRDold_0,
                io_partial_commit_PRDold_1,
                io_partial_commit_PRDold_2,
                io_partial_commit_PRDold_3,
  input         io_backend_memory_request_ready,
  output        io_backend_memory_request_valid,
  output [31:0] io_backend_memory_request_bits_addr,
                io_backend_memory_request_bits_data,
  output [1:0]  io_backend_memory_request_bits_memory_type,
                io_backend_memory_request_bits_access_width,
  output [3:0]  io_backend_memory_request_bits_MOB_index,
  output [1:0]  io_backend_memory_request_bits_packet_index,
  output [5:0]  io_backend_memory_request_bits_ROB_index,
  output [6:0]  io_backend_memory_request_bits_PRD,
  output        io_backend_memory_response_ready,
  input         io_backend_memory_response_valid,
  input  [31:0] io_backend_memory_response_bits_addr,
                io_backend_memory_response_bits_PRD,
                io_backend_memory_response_bits_fetch_packet_index,
  input  [5:0]  io_backend_memory_response_bits_ROB_index,
  input  [31:0] io_backend_memory_response_bits_data,
  input  [3:0]  io_backend_memory_response_bits_MOB_index
);

  wire              io_reserve_3_ready_0;
  wire              io_reserve_2_ready_0;
  wire              io_reserve_1_ready_0;
  wire              io_reserve_0_ready_0;
  reg               MOB_0_valid;
  reg  [1:0]        MOB_0_memory_type;
  reg  [5:0]        MOB_0_ROB_index;
  reg  [1:0]        MOB_0_fetch_packet_index;
  reg  [31:0]       MOB_0_address;
  reg  [1:0]        MOB_0_access_width;
  reg  [6:0]        MOB_0_PRD;
  reg  [31:0]       MOB_0_data;
  reg               MOB_0_committed;
  reg               MOB_0_resolved;
  reg               MOB_1_valid;
  reg  [1:0]        MOB_1_memory_type;
  reg  [5:0]        MOB_1_ROB_index;
  reg  [1:0]        MOB_1_fetch_packet_index;
  reg  [31:0]       MOB_1_address;
  reg  [1:0]        MOB_1_access_width;
  reg  [6:0]        MOB_1_PRD;
  reg  [31:0]       MOB_1_data;
  reg               MOB_1_committed;
  reg               MOB_1_resolved;
  reg               MOB_2_valid;
  reg  [1:0]        MOB_2_memory_type;
  reg  [5:0]        MOB_2_ROB_index;
  reg  [1:0]        MOB_2_fetch_packet_index;
  reg  [31:0]       MOB_2_address;
  reg  [1:0]        MOB_2_access_width;
  reg  [6:0]        MOB_2_PRD;
  reg  [31:0]       MOB_2_data;
  reg               MOB_2_committed;
  reg               MOB_2_resolved;
  reg               MOB_3_valid;
  reg  [1:0]        MOB_3_memory_type;
  reg  [5:0]        MOB_3_ROB_index;
  reg  [1:0]        MOB_3_fetch_packet_index;
  reg  [31:0]       MOB_3_address;
  reg  [1:0]        MOB_3_access_width;
  reg  [6:0]        MOB_3_PRD;
  reg  [31:0]       MOB_3_data;
  reg               MOB_3_committed;
  reg               MOB_3_resolved;
  reg               MOB_4_valid;
  reg  [1:0]        MOB_4_memory_type;
  reg  [5:0]        MOB_4_ROB_index;
  reg  [1:0]        MOB_4_fetch_packet_index;
  reg  [31:0]       MOB_4_address;
  reg  [1:0]        MOB_4_access_width;
  reg  [6:0]        MOB_4_PRD;
  reg  [31:0]       MOB_4_data;
  reg               MOB_4_committed;
  reg               MOB_4_resolved;
  reg               MOB_5_valid;
  reg  [1:0]        MOB_5_memory_type;
  reg  [5:0]        MOB_5_ROB_index;
  reg  [1:0]        MOB_5_fetch_packet_index;
  reg  [31:0]       MOB_5_address;
  reg  [1:0]        MOB_5_access_width;
  reg  [6:0]        MOB_5_PRD;
  reg  [31:0]       MOB_5_data;
  reg               MOB_5_committed;
  reg               MOB_5_resolved;
  reg               MOB_6_valid;
  reg  [1:0]        MOB_6_memory_type;
  reg  [5:0]        MOB_6_ROB_index;
  reg  [1:0]        MOB_6_fetch_packet_index;
  reg  [31:0]       MOB_6_address;
  reg  [1:0]        MOB_6_access_width;
  reg  [6:0]        MOB_6_PRD;
  reg  [31:0]       MOB_6_data;
  reg               MOB_6_committed;
  reg               MOB_6_resolved;
  reg               MOB_7_valid;
  reg  [1:0]        MOB_7_memory_type;
  reg  [5:0]        MOB_7_ROB_index;
  reg  [1:0]        MOB_7_fetch_packet_index;
  reg  [31:0]       MOB_7_address;
  reg  [1:0]        MOB_7_access_width;
  reg  [6:0]        MOB_7_PRD;
  reg  [31:0]       MOB_7_data;
  reg               MOB_7_committed;
  reg               MOB_7_resolved;
  reg               MOB_8_valid;
  reg  [1:0]        MOB_8_memory_type;
  reg  [5:0]        MOB_8_ROB_index;
  reg  [1:0]        MOB_8_fetch_packet_index;
  reg  [31:0]       MOB_8_address;
  reg  [1:0]        MOB_8_access_width;
  reg  [6:0]        MOB_8_PRD;
  reg  [31:0]       MOB_8_data;
  reg               MOB_8_committed;
  reg               MOB_8_resolved;
  reg               MOB_9_valid;
  reg  [1:0]        MOB_9_memory_type;
  reg  [5:0]        MOB_9_ROB_index;
  reg  [1:0]        MOB_9_fetch_packet_index;
  reg  [31:0]       MOB_9_address;
  reg  [1:0]        MOB_9_access_width;
  reg  [6:0]        MOB_9_PRD;
  reg  [31:0]       MOB_9_data;
  reg               MOB_9_committed;
  reg               MOB_9_resolved;
  reg               MOB_10_valid;
  reg  [1:0]        MOB_10_memory_type;
  reg  [5:0]        MOB_10_ROB_index;
  reg  [1:0]        MOB_10_fetch_packet_index;
  reg  [31:0]       MOB_10_address;
  reg  [1:0]        MOB_10_access_width;
  reg  [6:0]        MOB_10_PRD;
  reg  [31:0]       MOB_10_data;
  reg               MOB_10_committed;
  reg               MOB_10_resolved;
  reg               MOB_11_valid;
  reg  [1:0]        MOB_11_memory_type;
  reg  [5:0]        MOB_11_ROB_index;
  reg  [1:0]        MOB_11_fetch_packet_index;
  reg  [31:0]       MOB_11_address;
  reg  [1:0]        MOB_11_access_width;
  reg  [6:0]        MOB_11_PRD;
  reg  [31:0]       MOB_11_data;
  reg               MOB_11_committed;
  reg               MOB_11_resolved;
  reg               MOB_12_valid;
  reg  [1:0]        MOB_12_memory_type;
  reg  [5:0]        MOB_12_ROB_index;
  reg  [1:0]        MOB_12_fetch_packet_index;
  reg  [31:0]       MOB_12_address;
  reg  [1:0]        MOB_12_access_width;
  reg  [6:0]        MOB_12_PRD;
  reg  [31:0]       MOB_12_data;
  reg               MOB_12_committed;
  reg               MOB_12_resolved;
  reg               MOB_13_valid;
  reg  [1:0]        MOB_13_memory_type;
  reg  [5:0]        MOB_13_ROB_index;
  reg  [1:0]        MOB_13_fetch_packet_index;
  reg  [31:0]       MOB_13_address;
  reg  [1:0]        MOB_13_access_width;
  reg  [6:0]        MOB_13_PRD;
  reg  [31:0]       MOB_13_data;
  reg               MOB_13_committed;
  reg               MOB_13_resolved;
  reg               MOB_14_valid;
  reg  [1:0]        MOB_14_memory_type;
  reg  [5:0]        MOB_14_ROB_index;
  reg  [1:0]        MOB_14_fetch_packet_index;
  reg  [31:0]       MOB_14_address;
  reg  [1:0]        MOB_14_access_width;
  reg  [6:0]        MOB_14_PRD;
  reg  [31:0]       MOB_14_data;
  reg               MOB_14_committed;
  reg               MOB_14_resolved;
  reg               MOB_15_valid;
  reg  [1:0]        MOB_15_memory_type;
  reg  [5:0]        MOB_15_ROB_index;
  reg  [1:0]        MOB_15_fetch_packet_index;
  reg  [31:0]       MOB_15_address;
  reg  [1:0]        MOB_15_access_width;
  reg  [6:0]        MOB_15_PRD;
  reg  [31:0]       MOB_15_data;
  reg               MOB_15_committed;
  reg               MOB_15_resolved;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  wire              written_vec_0 = io_reserve_0_ready_0 & io_reserve_0_valid;
  wire              written_vec_1 = io_reserve_1_ready_0 & io_reserve_1_valid;
  wire              written_vec_2 = io_reserve_2_ready_0 & io_reserve_2_valid;
  wire              written_vec_3 = io_reserve_3_ready_0 & io_reserve_3_valid;
  wire [1:0]        _GEN = {1'h0, written_vec_0};
  wire [3:0]        _io_reserved_pointers_0_bits_T =
    back_index + {3'h0, written_vec_0 - 1'h1};
  wire [1:0]        _GEN_0 = {1'h0, written_vec_1};
  wire [3:0]        _io_reserved_pointers_1_bits_T =
    back_index + {2'h0, _GEN + _GEN_0 - 2'h1};
  wire [1:0]        _GEN_1 = {1'h0, written_vec_2};
  wire [3:0]        _io_reserved_pointers_2_bits_T =
    back_index + {2'h0, _GEN + _GEN_0 + _GEN_1 - 2'h1};
  wire [1:0]        _GEN_2 = {1'h0, written_vec_3};
  wire [3:0]        _io_reserved_pointers_3_bits_T =
    back_index + {1'h0, {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2} - 3'h1};
  wire [15:0]       _GEN_3 =
    {{MOB_15_valid},
     {MOB_14_valid},
     {MOB_13_valid},
     {MOB_12_valid},
     {MOB_11_valid},
     {MOB_10_valid},
     {MOB_9_valid},
     {MOB_8_valid},
     {MOB_7_valid},
     {MOB_6_valid},
     {MOB_5_valid},
     {MOB_4_valid},
     {MOB_3_valid},
     {MOB_2_valid},
     {MOB_1_valid},
     {MOB_0_valid}};
  wire              _GEN_4 =
    io_partial_commit_valid_0 & _GEN_3[io_partial_commit_MOB_index_0]
    & io_partial_commit_MOB_valid_0;
  wire              _GEN_5 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h0;
  wire              _GEN_6 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h1;
  wire              _GEN_7 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h2;
  wire              _GEN_8 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h3;
  wire              _GEN_9 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h4;
  wire              _GEN_10 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h5;
  wire              _GEN_11 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h6;
  wire              _GEN_12 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h7;
  wire              _GEN_13 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h8;
  wire              _GEN_14 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'h9;
  wire              _GEN_15 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'hA;
  wire              _GEN_16 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'hB;
  wire              _GEN_17 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'hC;
  wire              _GEN_18 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'hD;
  wire              _GEN_19 = _GEN_4 & io_partial_commit_MOB_index_0 == 4'hE;
  wire              _GEN_20 = _GEN_4 & (&io_partial_commit_MOB_index_0);
  wire              _GEN_21 =
    io_partial_commit_valid_1 & _GEN_3[io_partial_commit_MOB_index_1]
    & io_partial_commit_MOB_valid_1;
  wire              _GEN_22 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h0 | _GEN_5 | MOB_0_committed
      : _GEN_5 | MOB_0_committed;
  wire              _GEN_23 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h1 | _GEN_6 | MOB_1_committed
      : _GEN_6 | MOB_1_committed;
  wire              _GEN_24 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h2 | _GEN_7 | MOB_2_committed
      : _GEN_7 | MOB_2_committed;
  wire              _GEN_25 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h3 | _GEN_8 | MOB_3_committed
      : _GEN_8 | MOB_3_committed;
  wire              _GEN_26 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h4 | _GEN_9 | MOB_4_committed
      : _GEN_9 | MOB_4_committed;
  wire              _GEN_27 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h5 | _GEN_10 | MOB_5_committed
      : _GEN_10 | MOB_5_committed;
  wire              _GEN_28 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h6 | _GEN_11 | MOB_6_committed
      : _GEN_11 | MOB_6_committed;
  wire              _GEN_29 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h7 | _GEN_12 | MOB_7_committed
      : _GEN_12 | MOB_7_committed;
  wire              _GEN_30 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h8 | _GEN_13 | MOB_8_committed
      : _GEN_13 | MOB_8_committed;
  wire              _GEN_31 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'h9 | _GEN_14 | MOB_9_committed
      : _GEN_14 | MOB_9_committed;
  wire              _GEN_32 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'hA | _GEN_15 | MOB_10_committed
      : _GEN_15 | MOB_10_committed;
  wire              _GEN_33 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'hB | _GEN_16 | MOB_11_committed
      : _GEN_16 | MOB_11_committed;
  wire              _GEN_34 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'hC | _GEN_17 | MOB_12_committed
      : _GEN_17 | MOB_12_committed;
  wire              _GEN_35 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'hD | _GEN_18 | MOB_13_committed
      : _GEN_18 | MOB_13_committed;
  wire              _GEN_36 =
    _GEN_21
      ? io_partial_commit_MOB_index_1 == 4'hE | _GEN_19 | MOB_14_committed
      : _GEN_19 | MOB_14_committed;
  wire              _GEN_37 =
    _GEN_21
      ? (&io_partial_commit_MOB_index_1) | _GEN_20 | MOB_15_committed
      : _GEN_20 | MOB_15_committed;
  wire              _GEN_38 =
    io_partial_commit_valid_2 & _GEN_3[io_partial_commit_MOB_index_2]
    & io_partial_commit_MOB_valid_2;
  wire              _GEN_39 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h0;
  wire              _GEN_40 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h1;
  wire              _GEN_41 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h2;
  wire              _GEN_42 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h3;
  wire              _GEN_43 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h4;
  wire              _GEN_44 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h5;
  wire              _GEN_45 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h6;
  wire              _GEN_46 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h7;
  wire              _GEN_47 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h8;
  wire              _GEN_48 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'h9;
  wire              _GEN_49 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'hA;
  wire              _GEN_50 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'hB;
  wire              _GEN_51 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'hC;
  wire              _GEN_52 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'hD;
  wire              _GEN_53 = _GEN_38 & io_partial_commit_MOB_index_2 == 4'hE;
  wire              _GEN_54 = _GEN_38 & (&io_partial_commit_MOB_index_2);
  wire              _GEN_55 =
    io_partial_commit_valid_3 & _GEN_3[io_partial_commit_MOB_index_3]
    & io_partial_commit_MOB_valid_3;
  wire              comb_committed_0 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h0 | _GEN_39 | _GEN_22
      : _GEN_39 | _GEN_22;
  wire              comb_committed_1 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h1 | _GEN_40 | _GEN_23
      : _GEN_40 | _GEN_23;
  wire              comb_committed_2 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h2 | _GEN_41 | _GEN_24
      : _GEN_41 | _GEN_24;
  wire              comb_committed_3 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h3 | _GEN_42 | _GEN_25
      : _GEN_42 | _GEN_25;
  wire              comb_committed_4 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h4 | _GEN_43 | _GEN_26
      : _GEN_43 | _GEN_26;
  wire              comb_committed_5 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h5 | _GEN_44 | _GEN_27
      : _GEN_44 | _GEN_27;
  wire              comb_committed_6 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h6 | _GEN_45 | _GEN_28
      : _GEN_45 | _GEN_28;
  wire              comb_committed_7 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h7 | _GEN_46 | _GEN_29
      : _GEN_46 | _GEN_29;
  wire              comb_committed_8 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h8 | _GEN_47 | _GEN_30
      : _GEN_47 | _GEN_30;
  wire              comb_committed_9 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'h9 | _GEN_48 | _GEN_31
      : _GEN_48 | _GEN_31;
  wire              comb_committed_10 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'hA | _GEN_49 | _GEN_32
      : _GEN_49 | _GEN_32;
  wire              comb_committed_11 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'hB | _GEN_50 | _GEN_33
      : _GEN_50 | _GEN_33;
  wire              comb_committed_12 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'hC | _GEN_51 | _GEN_34
      : _GEN_51 | _GEN_34;
  wire              comb_committed_13 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'hD | _GEN_52 | _GEN_35
      : _GEN_52 | _GEN_35;
  wire              comb_committed_14 =
    _GEN_55
      ? io_partial_commit_MOB_index_3 == 4'hE | _GEN_53 | _GEN_36
      : _GEN_53 | _GEN_36;
  wire              comb_committed_15 =
    _GEN_55 ? (&io_partial_commit_MOB_index_3) | _GEN_54 | _GEN_37 : _GEN_54 | _GEN_37;
  wire [4:0]        flushed_entries =
    {1'h0,
     {1'h0,
      {1'h0,
       {1'h0, ~comb_committed_0 & MOB_0_valid} + {1'h0, ~comb_committed_1 & MOB_1_valid}}
        + {1'h0,
           {1'h0, ~comb_committed_2 & MOB_2_valid}
             + {1'h0, ~comb_committed_3 & MOB_3_valid}}}
       + {1'h0,
          {1'h0,
           {1'h0, ~comb_committed_4 & MOB_4_valid}
             + {1'h0, ~comb_committed_5 & MOB_5_valid}}
            + {1'h0,
               {1'h0, ~comb_committed_6 & MOB_6_valid}
                 + {1'h0, ~comb_committed_7 & MOB_7_valid}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, ~comb_committed_8 & MOB_8_valid}
           + {1'h0, ~comb_committed_9 & MOB_9_valid}}
          + {1'h0,
             {1'h0, ~comb_committed_10 & MOB_10_valid}
               + {1'h0, ~comb_committed_11 & MOB_11_valid}}}
         + {1'h0,
            {1'h0,
             {1'h0, ~comb_committed_12 & MOB_12_valid}
               + {1'h0, ~comb_committed_13 & MOB_13_valid}}
              + {1'h0,
                 {1'h0, ~comb_committed_14 & MOB_14_valid}
                   + {1'h0, ~comb_committed_15 & MOB_15_valid}}}};
  wire [15:0][1:0]  _GEN_56 =
    {{MOB_15_memory_type},
     {MOB_14_memory_type},
     {MOB_13_memory_type},
     {MOB_12_memory_type},
     {MOB_11_memory_type},
     {MOB_10_memory_type},
     {MOB_9_memory_type},
     {MOB_8_memory_type},
     {MOB_7_memory_type},
     {MOB_6_memory_type},
     {MOB_5_memory_type},
     {MOB_4_memory_type},
     {MOB_3_memory_type},
     {MOB_2_memory_type},
     {MOB_1_memory_type},
     {MOB_0_memory_type}};
  wire [15:0][5:0]  _GEN_57 =
    {{MOB_15_ROB_index},
     {MOB_14_ROB_index},
     {MOB_13_ROB_index},
     {MOB_12_ROB_index},
     {MOB_11_ROB_index},
     {MOB_10_ROB_index},
     {MOB_9_ROB_index},
     {MOB_8_ROB_index},
     {MOB_7_ROB_index},
     {MOB_6_ROB_index},
     {MOB_5_ROB_index},
     {MOB_4_ROB_index},
     {MOB_3_ROB_index},
     {MOB_2_ROB_index},
     {MOB_1_ROB_index},
     {MOB_0_ROB_index}};
  wire [15:0][1:0]  _GEN_58 =
    {{MOB_15_fetch_packet_index},
     {MOB_14_fetch_packet_index},
     {MOB_13_fetch_packet_index},
     {MOB_12_fetch_packet_index},
     {MOB_11_fetch_packet_index},
     {MOB_10_fetch_packet_index},
     {MOB_9_fetch_packet_index},
     {MOB_8_fetch_packet_index},
     {MOB_7_fetch_packet_index},
     {MOB_6_fetch_packet_index},
     {MOB_5_fetch_packet_index},
     {MOB_4_fetch_packet_index},
     {MOB_3_fetch_packet_index},
     {MOB_2_fetch_packet_index},
     {MOB_1_fetch_packet_index},
     {MOB_0_fetch_packet_index}};
  wire [15:0][31:0] _GEN_59 =
    {{MOB_15_address},
     {MOB_14_address},
     {MOB_13_address},
     {MOB_12_address},
     {MOB_11_address},
     {MOB_10_address},
     {MOB_9_address},
     {MOB_8_address},
     {MOB_7_address},
     {MOB_6_address},
     {MOB_5_address},
     {MOB_4_address},
     {MOB_3_address},
     {MOB_2_address},
     {MOB_1_address},
     {MOB_0_address}};
  wire [15:0][1:0]  _GEN_60 =
    {{MOB_15_access_width},
     {MOB_14_access_width},
     {MOB_13_access_width},
     {MOB_12_access_width},
     {MOB_11_access_width},
     {MOB_10_access_width},
     {MOB_9_access_width},
     {MOB_8_access_width},
     {MOB_7_access_width},
     {MOB_6_access_width},
     {MOB_5_access_width},
     {MOB_4_access_width},
     {MOB_3_access_width},
     {MOB_2_access_width},
     {MOB_1_access_width},
     {MOB_0_access_width}};
  wire [15:0][6:0]  _GEN_61 =
    {{MOB_15_PRD},
     {MOB_14_PRD},
     {MOB_13_PRD},
     {MOB_12_PRD},
     {MOB_11_PRD},
     {MOB_10_PRD},
     {MOB_9_PRD},
     {MOB_8_PRD},
     {MOB_7_PRD},
     {MOB_6_PRD},
     {MOB_5_PRD},
     {MOB_4_PRD},
     {MOB_3_PRD},
     {MOB_2_PRD},
     {MOB_1_PRD},
     {MOB_0_PRD}};
  wire [15:0][31:0] _GEN_62 =
    {{MOB_15_data},
     {MOB_14_data},
     {MOB_13_data},
     {MOB_12_data},
     {MOB_11_data},
     {MOB_10_data},
     {MOB_9_data},
     {MOB_8_data},
     {MOB_7_data},
     {MOB_6_data},
     {MOB_5_data},
     {MOB_4_data},
     {MOB_3_data},
     {MOB_2_data},
     {MOB_1_data},
     {MOB_0_data}};
  wire [15:0]       _GEN_63 =
    {{MOB_15_committed},
     {MOB_14_committed},
     {MOB_13_committed},
     {MOB_12_committed},
     {MOB_11_committed},
     {MOB_10_committed},
     {MOB_9_committed},
     {MOB_8_committed},
     {MOB_7_committed},
     {MOB_6_committed},
     {MOB_5_committed},
     {MOB_4_committed},
     {MOB_3_committed},
     {MOB_2_committed},
     {MOB_1_committed},
     {MOB_0_committed}};
  wire [15:0]       _GEN_64 =
    {{MOB_15_resolved},
     {MOB_14_resolved},
     {MOB_13_resolved},
     {MOB_12_resolved},
     {MOB_11_resolved},
     {MOB_10_resolved},
     {MOB_9_resolved},
     {MOB_8_resolved},
     {MOB_7_resolved},
     {MOB_6_resolved},
     {MOB_5_resolved},
     {MOB_4_resolved},
     {MOB_3_resolved},
     {MOB_2_resolved},
     {MOB_1_resolved},
     {MOB_0_resolved}};
  wire              io_backend_memory_request_valid_0 =
    _GEN_63[front_index] & _GEN_64[front_index] & _GEN_56[front_index] == 2'h2
    | _GEN_64[front_index] & _GEN_56[front_index] == 2'h1 & _GEN_3[front_index];
  wire [15:0]       _availalbe_MOB_entries_T_1 =
    ~{MOB_0_valid,
      MOB_1_valid,
      MOB_2_valid,
      MOB_3_valid,
      MOB_4_valid,
      MOB_5_valid,
      MOB_6_valid,
      MOB_7_valid,
      MOB_8_valid,
      MOB_9_valid,
      MOB_10_valid,
      MOB_11_valid,
      MOB_12_valid,
      MOB_13_valid,
      MOB_14_valid,
      MOB_15_valid};
  wire [4:0]        availalbe_MOB_entries =
    {1'h0,
     {1'h0,
      {1'h0,
       {1'h0, _availalbe_MOB_entries_T_1[0]} + {1'h0, _availalbe_MOB_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_MOB_entries_T_1[2]} + {1'h0, _availalbe_MOB_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_MOB_entries_T_1[4]} + {1'h0, _availalbe_MOB_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_MOB_entries_T_1[6]}
                 + {1'h0, _availalbe_MOB_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_MOB_entries_T_1[8]} + {1'h0, _availalbe_MOB_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_MOB_entries_T_1[10]}
               + {1'h0, _availalbe_MOB_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_MOB_entries_T_1[12]}
               + {1'h0, _availalbe_MOB_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_MOB_entries_T_1[14]}
                   + {1'h0, _availalbe_MOB_entries_T_1[15]}}}};
  assign io_reserve_0_ready_0 = (|(availalbe_MOB_entries[4:2])) & ~io_flush;
  assign io_reserve_1_ready_0 = (|(availalbe_MOB_entries[4:2])) & ~io_flush;
  assign io_reserve_2_ready_0 = (|(availalbe_MOB_entries[4:2])) & ~io_flush;
  assign io_reserve_3_ready_0 = (|(availalbe_MOB_entries[4:2])) & ~io_flush;
  always @(posedge clock) begin
    if (reset) begin
      MOB_0_valid <= 1'h0;
      MOB_0_memory_type <= 2'h0;
      MOB_0_ROB_index <= 6'h0;
      MOB_0_fetch_packet_index <= 2'h0;
      MOB_0_address <= 32'h0;
      MOB_0_access_width <= 2'h0;
      MOB_0_PRD <= 7'h0;
      MOB_0_data <= 32'h0;
      MOB_0_committed <= 1'h0;
      MOB_0_resolved <= 1'h0;
      MOB_1_valid <= 1'h0;
      MOB_1_memory_type <= 2'h0;
      MOB_1_ROB_index <= 6'h0;
      MOB_1_fetch_packet_index <= 2'h0;
      MOB_1_address <= 32'h0;
      MOB_1_access_width <= 2'h0;
      MOB_1_PRD <= 7'h0;
      MOB_1_data <= 32'h0;
      MOB_1_committed <= 1'h0;
      MOB_1_resolved <= 1'h0;
      MOB_2_valid <= 1'h0;
      MOB_2_memory_type <= 2'h0;
      MOB_2_ROB_index <= 6'h0;
      MOB_2_fetch_packet_index <= 2'h0;
      MOB_2_address <= 32'h0;
      MOB_2_access_width <= 2'h0;
      MOB_2_PRD <= 7'h0;
      MOB_2_data <= 32'h0;
      MOB_2_committed <= 1'h0;
      MOB_2_resolved <= 1'h0;
      MOB_3_valid <= 1'h0;
      MOB_3_memory_type <= 2'h0;
      MOB_3_ROB_index <= 6'h0;
      MOB_3_fetch_packet_index <= 2'h0;
      MOB_3_address <= 32'h0;
      MOB_3_access_width <= 2'h0;
      MOB_3_PRD <= 7'h0;
      MOB_3_data <= 32'h0;
      MOB_3_committed <= 1'h0;
      MOB_3_resolved <= 1'h0;
      MOB_4_valid <= 1'h0;
      MOB_4_memory_type <= 2'h0;
      MOB_4_ROB_index <= 6'h0;
      MOB_4_fetch_packet_index <= 2'h0;
      MOB_4_address <= 32'h0;
      MOB_4_access_width <= 2'h0;
      MOB_4_PRD <= 7'h0;
      MOB_4_data <= 32'h0;
      MOB_4_committed <= 1'h0;
      MOB_4_resolved <= 1'h0;
      MOB_5_valid <= 1'h0;
      MOB_5_memory_type <= 2'h0;
      MOB_5_ROB_index <= 6'h0;
      MOB_5_fetch_packet_index <= 2'h0;
      MOB_5_address <= 32'h0;
      MOB_5_access_width <= 2'h0;
      MOB_5_PRD <= 7'h0;
      MOB_5_data <= 32'h0;
      MOB_5_committed <= 1'h0;
      MOB_5_resolved <= 1'h0;
      MOB_6_valid <= 1'h0;
      MOB_6_memory_type <= 2'h0;
      MOB_6_ROB_index <= 6'h0;
      MOB_6_fetch_packet_index <= 2'h0;
      MOB_6_address <= 32'h0;
      MOB_6_access_width <= 2'h0;
      MOB_6_PRD <= 7'h0;
      MOB_6_data <= 32'h0;
      MOB_6_committed <= 1'h0;
      MOB_6_resolved <= 1'h0;
      MOB_7_valid <= 1'h0;
      MOB_7_memory_type <= 2'h0;
      MOB_7_ROB_index <= 6'h0;
      MOB_7_fetch_packet_index <= 2'h0;
      MOB_7_address <= 32'h0;
      MOB_7_access_width <= 2'h0;
      MOB_7_PRD <= 7'h0;
      MOB_7_data <= 32'h0;
      MOB_7_committed <= 1'h0;
      MOB_7_resolved <= 1'h0;
      MOB_8_valid <= 1'h0;
      MOB_8_memory_type <= 2'h0;
      MOB_8_ROB_index <= 6'h0;
      MOB_8_fetch_packet_index <= 2'h0;
      MOB_8_address <= 32'h0;
      MOB_8_access_width <= 2'h0;
      MOB_8_PRD <= 7'h0;
      MOB_8_data <= 32'h0;
      MOB_8_committed <= 1'h0;
      MOB_8_resolved <= 1'h0;
      MOB_9_valid <= 1'h0;
      MOB_9_memory_type <= 2'h0;
      MOB_9_ROB_index <= 6'h0;
      MOB_9_fetch_packet_index <= 2'h0;
      MOB_9_address <= 32'h0;
      MOB_9_access_width <= 2'h0;
      MOB_9_PRD <= 7'h0;
      MOB_9_data <= 32'h0;
      MOB_9_committed <= 1'h0;
      MOB_9_resolved <= 1'h0;
      MOB_10_valid <= 1'h0;
      MOB_10_memory_type <= 2'h0;
      MOB_10_ROB_index <= 6'h0;
      MOB_10_fetch_packet_index <= 2'h0;
      MOB_10_address <= 32'h0;
      MOB_10_access_width <= 2'h0;
      MOB_10_PRD <= 7'h0;
      MOB_10_data <= 32'h0;
      MOB_10_committed <= 1'h0;
      MOB_10_resolved <= 1'h0;
      MOB_11_valid <= 1'h0;
      MOB_11_memory_type <= 2'h0;
      MOB_11_ROB_index <= 6'h0;
      MOB_11_fetch_packet_index <= 2'h0;
      MOB_11_address <= 32'h0;
      MOB_11_access_width <= 2'h0;
      MOB_11_PRD <= 7'h0;
      MOB_11_data <= 32'h0;
      MOB_11_committed <= 1'h0;
      MOB_11_resolved <= 1'h0;
      MOB_12_valid <= 1'h0;
      MOB_12_memory_type <= 2'h0;
      MOB_12_ROB_index <= 6'h0;
      MOB_12_fetch_packet_index <= 2'h0;
      MOB_12_address <= 32'h0;
      MOB_12_access_width <= 2'h0;
      MOB_12_PRD <= 7'h0;
      MOB_12_data <= 32'h0;
      MOB_12_committed <= 1'h0;
      MOB_12_resolved <= 1'h0;
      MOB_13_valid <= 1'h0;
      MOB_13_memory_type <= 2'h0;
      MOB_13_ROB_index <= 6'h0;
      MOB_13_fetch_packet_index <= 2'h0;
      MOB_13_address <= 32'h0;
      MOB_13_access_width <= 2'h0;
      MOB_13_PRD <= 7'h0;
      MOB_13_data <= 32'h0;
      MOB_13_committed <= 1'h0;
      MOB_13_resolved <= 1'h0;
      MOB_14_valid <= 1'h0;
      MOB_14_memory_type <= 2'h0;
      MOB_14_ROB_index <= 6'h0;
      MOB_14_fetch_packet_index <= 2'h0;
      MOB_14_address <= 32'h0;
      MOB_14_access_width <= 2'h0;
      MOB_14_PRD <= 7'h0;
      MOB_14_data <= 32'h0;
      MOB_14_committed <= 1'h0;
      MOB_14_resolved <= 1'h0;
      MOB_15_valid <= 1'h0;
      MOB_15_memory_type <= 2'h0;
      MOB_15_ROB_index <= 6'h0;
      MOB_15_fetch_packet_index <= 2'h0;
      MOB_15_address <= 32'h0;
      MOB_15_access_width <= 2'h0;
      MOB_15_PRD <= 7'h0;
      MOB_15_data <= 32'h0;
      MOB_15_committed <= 1'h0;
      MOB_15_resolved <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic _GEN_65;
      automatic logic _GEN_66;
      automatic logic _GEN_67;
      automatic logic _GEN_68;
      automatic logic _GEN_69;
      automatic logic _GEN_70;
      automatic logic _GEN_71;
      automatic logic _GEN_72;
      automatic logic _GEN_73;
      automatic logic _GEN_74;
      automatic logic _GEN_75;
      automatic logic _GEN_76;
      automatic logic _GEN_77;
      automatic logic _GEN_78;
      automatic logic _GEN_79;
      automatic logic _GEN_80;
      automatic logic _GEN_81;
      automatic logic _GEN_82;
      automatic logic _GEN_83;
      automatic logic _GEN_84;
      automatic logic _GEN_85;
      automatic logic _GEN_86;
      automatic logic _GEN_87;
      automatic logic _GEN_88;
      automatic logic _GEN_89;
      automatic logic _GEN_90;
      automatic logic _GEN_91;
      automatic logic _GEN_92;
      automatic logic _GEN_93;
      automatic logic _GEN_94;
      automatic logic _GEN_95;
      automatic logic _GEN_96;
      automatic logic _GEN_97;
      automatic logic _GEN_98;
      automatic logic _GEN_99;
      automatic logic _GEN_100;
      automatic logic _GEN_101;
      automatic logic _GEN_102;
      automatic logic _GEN_103;
      automatic logic _GEN_104;
      automatic logic _GEN_105;
      automatic logic _GEN_106;
      automatic logic _GEN_107;
      automatic logic _GEN_108;
      automatic logic _GEN_109;
      automatic logic _GEN_110;
      automatic logic _GEN_111;
      automatic logic _GEN_112;
      automatic logic _GEN_113;
      automatic logic _GEN_114;
      automatic logic _GEN_115;
      automatic logic _GEN_116;
      automatic logic _GEN_117;
      automatic logic _GEN_118;
      automatic logic _GEN_119;
      automatic logic _GEN_120;
      automatic logic _GEN_121;
      automatic logic _GEN_122;
      automatic logic _GEN_123;
      automatic logic _GEN_124;
      automatic logic _GEN_125;
      automatic logic _GEN_126;
      automatic logic _GEN_127;
      automatic logic _GEN_128;
      automatic logic _GEN_129;
      automatic logic _GEN_130;
      automatic logic _GEN_131;
      automatic logic _GEN_132;
      automatic logic _GEN_133;
      automatic logic _GEN_134;
      automatic logic _GEN_135;
      automatic logic _GEN_136;
      automatic logic _GEN_137;
      automatic logic _GEN_138;
      automatic logic _GEN_139;
      automatic logic _GEN_140;
      automatic logic _GEN_141;
      automatic logic _GEN_142;
      automatic logic _GEN_143;
      automatic logic _GEN_144;
      automatic logic _GEN_145;
      automatic logic _GEN_146;
      automatic logic _GEN_147;
      automatic logic _GEN_148;
      automatic logic _GEN_149;
      automatic logic _GEN_150;
      automatic logic _GEN_151;
      automatic logic _GEN_152;
      automatic logic _GEN_153;
      automatic logic _GEN_154;
      automatic logic _GEN_155;
      automatic logic _GEN_156;
      automatic logic _GEN_157;
      automatic logic _GEN_158;
      automatic logic _GEN_159;
      automatic logic _GEN_160;
      automatic logic _GEN_161;
      automatic logic _GEN_162;
      automatic logic _GEN_163;
      automatic logic _GEN_164;
      automatic logic _GEN_165;
      automatic logic _GEN_166;
      automatic logic _GEN_167;
      automatic logic _GEN_168;
      automatic logic _GEN_169;
      automatic logic _GEN_170;
      automatic logic _GEN_171;
      automatic logic _GEN_172;
      automatic logic _GEN_173;
      automatic logic _GEN_174;
      automatic logic _GEN_175;
      automatic logic _GEN_176;
      automatic logic _GEN_177;
      automatic logic _GEN_178;
      automatic logic _GEN_179;
      automatic logic _GEN_180;
      automatic logic _GEN_181;
      automatic logic _GEN_182;
      automatic logic _GEN_183;
      automatic logic _GEN_184;
      automatic logic _GEN_185;
      automatic logic _GEN_186;
      automatic logic _GEN_187;
      automatic logic _GEN_188;
      automatic logic _GEN_189;
      automatic logic _GEN_190;
      automatic logic _GEN_191;
      automatic logic _GEN_192;
      automatic logic _GEN_193;
      automatic logic _GEN_194;
      automatic logic _GEN_195;
      automatic logic _GEN_196;
      automatic logic _GEN_197;
      automatic logic _GEN_198;
      automatic logic _GEN_199;
      automatic logic _GEN_200;
      automatic logic _GEN_201;
      automatic logic _GEN_202;
      automatic logic _GEN_203;
      automatic logic _GEN_204;
      automatic logic _GEN_205;
      automatic logic _GEN_206;
      automatic logic _GEN_207;
      automatic logic _GEN_208;
      automatic logic _GEN_209;
      automatic logic _GEN_210;
      automatic logic _GEN_211;
      automatic logic _GEN_212;
      automatic logic _GEN_213;
      automatic logic _GEN_214;
      automatic logic _GEN_215;
      automatic logic _GEN_216;
      automatic logic _GEN_217;
      automatic logic _GEN_218;
      automatic logic _GEN_219;
      automatic logic _GEN_220;
      automatic logic _GEN_221;
      automatic logic _GEN_222;
      automatic logic _GEN_223;
      automatic logic _GEN_224;
      automatic logic _GEN_225;
      automatic logic _GEN_226;
      automatic logic _GEN_227;
      automatic logic _GEN_228;
      automatic logic _GEN_229;
      automatic logic _GEN_230;
      automatic logic _GEN_231;
      automatic logic _GEN_232;
      automatic logic _GEN_233;
      automatic logic _GEN_234;
      automatic logic _GEN_235;
      automatic logic _GEN_236;
      automatic logic _GEN_237;
      automatic logic _GEN_238;
      automatic logic _GEN_239;
      automatic logic _GEN_240;
      automatic logic _GEN_241;
      automatic logic _GEN_242;
      automatic logic _GEN_243;
      automatic logic _GEN_244;
      automatic logic _GEN_245;
      automatic logic _GEN_246;
      automatic logic _GEN_247;
      automatic logic _GEN_248;
      automatic logic _GEN_249;
      automatic logic _GEN_250;
      automatic logic _GEN_251;
      automatic logic _GEN_252;
      automatic logic _GEN_253;
      automatic logic _GEN_254;
      automatic logic _GEN_255 =
        io_backend_memory_request_ready & io_backend_memory_request_valid_0;
      automatic logic _GEN_256;
      automatic logic _GEN_257;
      automatic logic _GEN_258;
      automatic logic _GEN_259;
      automatic logic _GEN_260;
      automatic logic _GEN_261;
      automatic logic _GEN_262;
      automatic logic _GEN_263;
      automatic logic _GEN_264;
      automatic logic _GEN_265;
      automatic logic _GEN_266;
      automatic logic _GEN_267;
      automatic logic _GEN_268;
      automatic logic _GEN_269;
      automatic logic _GEN_270;
      _GEN_65 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h0;
      _GEN_66 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h1;
      _GEN_67 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h2;
      _GEN_68 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h3;
      _GEN_69 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h4;
      _GEN_70 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h5;
      _GEN_71 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h6;
      _GEN_72 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h7;
      _GEN_73 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h8;
      _GEN_74 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h9;
      _GEN_75 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hA;
      _GEN_76 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hB;
      _GEN_77 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hC;
      _GEN_78 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hD;
      _GEN_79 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hE;
      _GEN_80 = written_vec_0 & (&_io_reserved_pointers_0_bits_T);
      _GEN_81 = _io_reserved_pointers_1_bits_T == 4'h0;
      _GEN_82 = _GEN_81 | _GEN_65;
      _GEN_83 = written_vec_1 ? _GEN_82 | MOB_0_valid : _GEN_65 | MOB_0_valid;
      _GEN_84 = written_vec_1 ? ~_GEN_82 & MOB_0_resolved : ~_GEN_65 & MOB_0_resolved;
      _GEN_85 = _io_reserved_pointers_1_bits_T == 4'h1;
      _GEN_86 = _GEN_85 | _GEN_66;
      _GEN_87 = written_vec_1 ? _GEN_86 | MOB_1_valid : _GEN_66 | MOB_1_valid;
      _GEN_88 = written_vec_1 ? ~_GEN_86 & MOB_1_resolved : ~_GEN_66 & MOB_1_resolved;
      _GEN_89 = _io_reserved_pointers_1_bits_T == 4'h2;
      _GEN_90 = _GEN_89 | _GEN_67;
      _GEN_91 = written_vec_1 ? _GEN_90 | MOB_2_valid : _GEN_67 | MOB_2_valid;
      _GEN_92 = written_vec_1 ? ~_GEN_90 & MOB_2_resolved : ~_GEN_67 & MOB_2_resolved;
      _GEN_93 = _io_reserved_pointers_1_bits_T == 4'h3;
      _GEN_94 = _GEN_93 | _GEN_68;
      _GEN_95 = written_vec_1 ? _GEN_94 | MOB_3_valid : _GEN_68 | MOB_3_valid;
      _GEN_96 = written_vec_1 ? ~_GEN_94 & MOB_3_resolved : ~_GEN_68 & MOB_3_resolved;
      _GEN_97 = _io_reserved_pointers_1_bits_T == 4'h4;
      _GEN_98 = _GEN_97 | _GEN_69;
      _GEN_99 = written_vec_1 ? _GEN_98 | MOB_4_valid : _GEN_69 | MOB_4_valid;
      _GEN_100 = written_vec_1 ? ~_GEN_98 & MOB_4_resolved : ~_GEN_69 & MOB_4_resolved;
      _GEN_101 = _io_reserved_pointers_1_bits_T == 4'h5;
      _GEN_102 = _GEN_101 | _GEN_70;
      _GEN_103 = written_vec_1 ? _GEN_102 | MOB_5_valid : _GEN_70 | MOB_5_valid;
      _GEN_104 = written_vec_1 ? ~_GEN_102 & MOB_5_resolved : ~_GEN_70 & MOB_5_resolved;
      _GEN_105 = _io_reserved_pointers_1_bits_T == 4'h6;
      _GEN_106 = _GEN_105 | _GEN_71;
      _GEN_107 = written_vec_1 ? _GEN_106 | MOB_6_valid : _GEN_71 | MOB_6_valid;
      _GEN_108 = written_vec_1 ? ~_GEN_106 & MOB_6_resolved : ~_GEN_71 & MOB_6_resolved;
      _GEN_109 = _io_reserved_pointers_1_bits_T == 4'h7;
      _GEN_110 = _GEN_109 | _GEN_72;
      _GEN_111 = written_vec_1 ? _GEN_110 | MOB_7_valid : _GEN_72 | MOB_7_valid;
      _GEN_112 = written_vec_1 ? ~_GEN_110 & MOB_7_resolved : ~_GEN_72 & MOB_7_resolved;
      _GEN_113 = _io_reserved_pointers_1_bits_T == 4'h8;
      _GEN_114 = _GEN_113 | _GEN_73;
      _GEN_115 = written_vec_1 ? _GEN_114 | MOB_8_valid : _GEN_73 | MOB_8_valid;
      _GEN_116 = written_vec_1 ? ~_GEN_114 & MOB_8_resolved : ~_GEN_73 & MOB_8_resolved;
      _GEN_117 = _io_reserved_pointers_1_bits_T == 4'h9;
      _GEN_118 = _GEN_117 | _GEN_74;
      _GEN_119 = written_vec_1 ? _GEN_118 | MOB_9_valid : _GEN_74 | MOB_9_valid;
      _GEN_120 = written_vec_1 ? ~_GEN_118 & MOB_9_resolved : ~_GEN_74 & MOB_9_resolved;
      _GEN_121 = _io_reserved_pointers_1_bits_T == 4'hA;
      _GEN_122 = _GEN_121 | _GEN_75;
      _GEN_123 = written_vec_1 ? _GEN_122 | MOB_10_valid : _GEN_75 | MOB_10_valid;
      _GEN_124 = written_vec_1 ? ~_GEN_122 & MOB_10_resolved : ~_GEN_75 & MOB_10_resolved;
      _GEN_125 = _io_reserved_pointers_1_bits_T == 4'hB;
      _GEN_126 = _GEN_125 | _GEN_76;
      _GEN_127 = written_vec_1 ? _GEN_126 | MOB_11_valid : _GEN_76 | MOB_11_valid;
      _GEN_128 = written_vec_1 ? ~_GEN_126 & MOB_11_resolved : ~_GEN_76 & MOB_11_resolved;
      _GEN_129 = _io_reserved_pointers_1_bits_T == 4'hC;
      _GEN_130 = _GEN_129 | _GEN_77;
      _GEN_131 = written_vec_1 ? _GEN_130 | MOB_12_valid : _GEN_77 | MOB_12_valid;
      _GEN_132 = written_vec_1 ? ~_GEN_130 & MOB_12_resolved : ~_GEN_77 & MOB_12_resolved;
      _GEN_133 = _io_reserved_pointers_1_bits_T == 4'hD;
      _GEN_134 = _GEN_133 | _GEN_78;
      _GEN_135 = written_vec_1 ? _GEN_134 | MOB_13_valid : _GEN_78 | MOB_13_valid;
      _GEN_136 = written_vec_1 ? ~_GEN_134 & MOB_13_resolved : ~_GEN_78 & MOB_13_resolved;
      _GEN_137 = _io_reserved_pointers_1_bits_T == 4'hE;
      _GEN_138 = _GEN_137 | _GEN_79;
      _GEN_139 = written_vec_1 ? _GEN_138 | MOB_14_valid : _GEN_79 | MOB_14_valid;
      _GEN_140 = written_vec_1 ? ~_GEN_138 & MOB_14_resolved : ~_GEN_79 & MOB_14_resolved;
      _GEN_141 = (&_io_reserved_pointers_1_bits_T) | _GEN_80;
      _GEN_142 = written_vec_1 ? _GEN_141 | MOB_15_valid : _GEN_80 | MOB_15_valid;
      _GEN_143 = written_vec_1 ? ~_GEN_141 & MOB_15_resolved : ~_GEN_80 & MOB_15_resolved;
      _GEN_144 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h0;
      _GEN_145 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h1;
      _GEN_146 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h2;
      _GEN_147 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h3;
      _GEN_148 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h4;
      _GEN_149 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h5;
      _GEN_150 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h6;
      _GEN_151 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h7;
      _GEN_152 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h8;
      _GEN_153 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h9;
      _GEN_154 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hA;
      _GEN_155 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hB;
      _GEN_156 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hC;
      _GEN_157 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hD;
      _GEN_158 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hE;
      _GEN_159 = written_vec_2 & (&_io_reserved_pointers_2_bits_T);
      _GEN_160 = _io_reserved_pointers_3_bits_T == 4'h0;
      _GEN_161 = _GEN_160 | _GEN_144;
      _GEN_162 = written_vec_3 ? _GEN_161 | _GEN_83 : _GEN_144 | _GEN_83;
      _GEN_163 = _io_reserved_pointers_3_bits_T == 4'h1;
      _GEN_164 = _GEN_163 | _GEN_145;
      _GEN_165 = written_vec_3 ? _GEN_164 | _GEN_87 : _GEN_145 | _GEN_87;
      _GEN_166 = _io_reserved_pointers_3_bits_T == 4'h2;
      _GEN_167 = _GEN_166 | _GEN_146;
      _GEN_168 = written_vec_3 ? _GEN_167 | _GEN_91 : _GEN_146 | _GEN_91;
      _GEN_169 = _io_reserved_pointers_3_bits_T == 4'h3;
      _GEN_170 = _GEN_169 | _GEN_147;
      _GEN_171 = written_vec_3 ? _GEN_170 | _GEN_95 : _GEN_147 | _GEN_95;
      _GEN_172 = _io_reserved_pointers_3_bits_T == 4'h4;
      _GEN_173 = _GEN_172 | _GEN_148;
      _GEN_174 = written_vec_3 ? _GEN_173 | _GEN_99 : _GEN_148 | _GEN_99;
      _GEN_175 = _io_reserved_pointers_3_bits_T == 4'h5;
      _GEN_176 = _GEN_175 | _GEN_149;
      _GEN_177 = written_vec_3 ? _GEN_176 | _GEN_103 : _GEN_149 | _GEN_103;
      _GEN_178 = _io_reserved_pointers_3_bits_T == 4'h6;
      _GEN_179 = _GEN_178 | _GEN_150;
      _GEN_180 = written_vec_3 ? _GEN_179 | _GEN_107 : _GEN_150 | _GEN_107;
      _GEN_181 = _io_reserved_pointers_3_bits_T == 4'h7;
      _GEN_182 = _GEN_181 | _GEN_151;
      _GEN_183 = written_vec_3 ? _GEN_182 | _GEN_111 : _GEN_151 | _GEN_111;
      _GEN_184 = _io_reserved_pointers_3_bits_T == 4'h8;
      _GEN_185 = _GEN_184 | _GEN_152;
      _GEN_186 = written_vec_3 ? _GEN_185 | _GEN_115 : _GEN_152 | _GEN_115;
      _GEN_187 = _io_reserved_pointers_3_bits_T == 4'h9;
      _GEN_188 = _GEN_187 | _GEN_153;
      _GEN_189 = written_vec_3 ? _GEN_188 | _GEN_119 : _GEN_153 | _GEN_119;
      _GEN_190 = _io_reserved_pointers_3_bits_T == 4'hA;
      _GEN_191 = _GEN_190 | _GEN_154;
      _GEN_192 = written_vec_3 ? _GEN_191 | _GEN_123 : _GEN_154 | _GEN_123;
      _GEN_193 = _io_reserved_pointers_3_bits_T == 4'hB;
      _GEN_194 = _GEN_193 | _GEN_155;
      _GEN_195 = written_vec_3 ? _GEN_194 | _GEN_127 : _GEN_155 | _GEN_127;
      _GEN_196 = _io_reserved_pointers_3_bits_T == 4'hC;
      _GEN_197 = _GEN_196 | _GEN_156;
      _GEN_198 = written_vec_3 ? _GEN_197 | _GEN_131 : _GEN_156 | _GEN_131;
      _GEN_199 = _io_reserved_pointers_3_bits_T == 4'hD;
      _GEN_200 = _GEN_199 | _GEN_157;
      _GEN_201 = written_vec_3 ? _GEN_200 | _GEN_135 : _GEN_157 | _GEN_135;
      _GEN_202 = _io_reserved_pointers_3_bits_T == 4'hE;
      _GEN_203 = _GEN_202 | _GEN_158;
      _GEN_204 = written_vec_3 ? _GEN_203 | _GEN_139 : _GEN_158 | _GEN_139;
      _GEN_205 = (&_io_reserved_pointers_3_bits_T) | _GEN_159;
      _GEN_206 = written_vec_3 ? _GEN_205 | _GEN_142 : _GEN_159 | _GEN_142;
      _GEN_207 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h0;
      _GEN_208 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h1;
      _GEN_209 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h2;
      _GEN_210 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h3;
      _GEN_211 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h4;
      _GEN_212 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h5;
      _GEN_213 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h6;
      _GEN_214 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h7;
      _GEN_215 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h8;
      _GEN_216 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h9;
      _GEN_217 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hA;
      _GEN_218 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hB;
      _GEN_219 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hC;
      _GEN_220 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hD;
      _GEN_221 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hE;
      _GEN_222 = io_AGU_output_valid & (&io_AGU_output_bits_MOB_index);
      _GEN_223 = _GEN_207 | (written_vec_3 ? ~_GEN_161 & _GEN_84 : ~_GEN_144 & _GEN_84);
      _GEN_224 = _GEN_208 | (written_vec_3 ? ~_GEN_164 & _GEN_88 : ~_GEN_145 & _GEN_88);
      _GEN_225 = _GEN_209 | (written_vec_3 ? ~_GEN_167 & _GEN_92 : ~_GEN_146 & _GEN_92);
      _GEN_226 = _GEN_210 | (written_vec_3 ? ~_GEN_170 & _GEN_96 : ~_GEN_147 & _GEN_96);
      _GEN_227 = _GEN_211 | (written_vec_3 ? ~_GEN_173 & _GEN_100 : ~_GEN_148 & _GEN_100);
      _GEN_228 = _GEN_212 | (written_vec_3 ? ~_GEN_176 & _GEN_104 : ~_GEN_149 & _GEN_104);
      _GEN_229 = _GEN_213 | (written_vec_3 ? ~_GEN_179 & _GEN_108 : ~_GEN_150 & _GEN_108);
      _GEN_230 = _GEN_214 | (written_vec_3 ? ~_GEN_182 & _GEN_112 : ~_GEN_151 & _GEN_112);
      _GEN_231 = _GEN_215 | (written_vec_3 ? ~_GEN_185 & _GEN_116 : ~_GEN_152 & _GEN_116);
      _GEN_232 = _GEN_216 | (written_vec_3 ? ~_GEN_188 & _GEN_120 : ~_GEN_153 & _GEN_120);
      _GEN_233 = _GEN_217 | (written_vec_3 ? ~_GEN_191 & _GEN_124 : ~_GEN_154 & _GEN_124);
      _GEN_234 = _GEN_218 | (written_vec_3 ? ~_GEN_194 & _GEN_128 : ~_GEN_155 & _GEN_128);
      _GEN_235 = _GEN_219 | (written_vec_3 ? ~_GEN_197 & _GEN_132 : ~_GEN_156 & _GEN_132);
      _GEN_236 = _GEN_220 | (written_vec_3 ? ~_GEN_200 & _GEN_136 : ~_GEN_157 & _GEN_136);
      _GEN_237 = _GEN_221 | (written_vec_3 ? ~_GEN_203 & _GEN_140 : ~_GEN_158 & _GEN_140);
      _GEN_238 = _GEN_222 | (written_vec_3 ? ~_GEN_205 & _GEN_143 : ~_GEN_159 & _GEN_143);
      _GEN_239 = io_flush & ~comb_committed_0 & MOB_0_valid;
      _GEN_240 = io_flush & ~comb_committed_1 & MOB_1_valid;
      _GEN_241 = io_flush & ~comb_committed_2 & MOB_2_valid;
      _GEN_242 = io_flush & ~comb_committed_3 & MOB_3_valid;
      _GEN_243 = io_flush & ~comb_committed_4 & MOB_4_valid;
      _GEN_244 = io_flush & ~comb_committed_5 & MOB_5_valid;
      _GEN_245 = io_flush & ~comb_committed_6 & MOB_6_valid;
      _GEN_246 = io_flush & ~comb_committed_7 & MOB_7_valid;
      _GEN_247 = io_flush & ~comb_committed_8 & MOB_8_valid;
      _GEN_248 = io_flush & ~comb_committed_9 & MOB_9_valid;
      _GEN_249 = io_flush & ~comb_committed_10 & MOB_10_valid;
      _GEN_250 = io_flush & ~comb_committed_11 & MOB_11_valid;
      _GEN_251 = io_flush & ~comb_committed_12 & MOB_12_valid;
      _GEN_252 = io_flush & ~comb_committed_13 & MOB_13_valid;
      _GEN_253 = io_flush & ~comb_committed_14 & MOB_14_valid;
      _GEN_254 = io_flush & ~comb_committed_15 & MOB_15_valid;
      _GEN_256 = front_index == 4'h0;
      _GEN_257 = front_index == 4'h1;
      _GEN_258 = front_index == 4'h2;
      _GEN_259 = front_index == 4'h3;
      _GEN_260 = front_index == 4'h4;
      _GEN_261 = front_index == 4'h5;
      _GEN_262 = front_index == 4'h6;
      _GEN_263 = front_index == 4'h7;
      _GEN_264 = front_index == 4'h8;
      _GEN_265 = front_index == 4'h9;
      _GEN_266 = front_index == 4'hA;
      _GEN_267 = front_index == 4'hB;
      _GEN_268 = front_index == 4'hC;
      _GEN_269 = front_index == 4'hD;
      _GEN_270 = front_index == 4'hE;
      if (_GEN_255) begin
        automatic logic _GEN_271;
        automatic logic _GEN_272;
        automatic logic _GEN_273;
        automatic logic _GEN_274;
        automatic logic _GEN_275;
        automatic logic _GEN_276;
        automatic logic _GEN_277;
        automatic logic _GEN_278;
        automatic logic _GEN_279;
        automatic logic _GEN_280;
        automatic logic _GEN_281;
        automatic logic _GEN_282;
        automatic logic _GEN_283;
        automatic logic _GEN_284;
        automatic logic _GEN_285;
        automatic logic _GEN_286;
        _GEN_271 = _GEN_256 | _GEN_239;
        _GEN_272 = _GEN_257 | _GEN_240;
        _GEN_273 = _GEN_258 | _GEN_241;
        _GEN_274 = _GEN_259 | _GEN_242;
        _GEN_275 = _GEN_260 | _GEN_243;
        _GEN_276 = _GEN_261 | _GEN_244;
        _GEN_277 = _GEN_262 | _GEN_245;
        _GEN_278 = _GEN_263 | _GEN_246;
        _GEN_279 = _GEN_264 | _GEN_247;
        _GEN_280 = _GEN_265 | _GEN_248;
        _GEN_281 = _GEN_266 | _GEN_249;
        _GEN_282 = _GEN_267 | _GEN_250;
        _GEN_283 = _GEN_268 | _GEN_251;
        _GEN_284 = _GEN_269 | _GEN_252;
        _GEN_285 = _GEN_270 | _GEN_253;
        _GEN_286 = (&front_index) | _GEN_254;
        MOB_0_valid <= ~_GEN_271 & _GEN_162;
        MOB_0_committed <= ~_GEN_271 & comb_committed_0;
        MOB_0_resolved <= ~_GEN_271 & _GEN_223;
        MOB_1_valid <= ~_GEN_272 & _GEN_165;
        MOB_1_committed <= ~_GEN_272 & comb_committed_1;
        MOB_1_resolved <= ~_GEN_272 & _GEN_224;
        MOB_2_valid <= ~_GEN_273 & _GEN_168;
        MOB_2_committed <= ~_GEN_273 & comb_committed_2;
        MOB_2_resolved <= ~_GEN_273 & _GEN_225;
        MOB_3_valid <= ~_GEN_274 & _GEN_171;
        MOB_3_committed <= ~_GEN_274 & comb_committed_3;
        MOB_3_resolved <= ~_GEN_274 & _GEN_226;
        MOB_4_valid <= ~_GEN_275 & _GEN_174;
        MOB_4_committed <= ~_GEN_275 & comb_committed_4;
        MOB_4_resolved <= ~_GEN_275 & _GEN_227;
        MOB_5_valid <= ~_GEN_276 & _GEN_177;
        MOB_5_committed <= ~_GEN_276 & comb_committed_5;
        MOB_5_resolved <= ~_GEN_276 & _GEN_228;
        MOB_6_valid <= ~_GEN_277 & _GEN_180;
        MOB_6_committed <= ~_GEN_277 & comb_committed_6;
        MOB_6_resolved <= ~_GEN_277 & _GEN_229;
        MOB_7_valid <= ~_GEN_278 & _GEN_183;
        MOB_7_committed <= ~_GEN_278 & comb_committed_7;
        MOB_7_resolved <= ~_GEN_278 & _GEN_230;
        MOB_8_valid <= ~_GEN_279 & _GEN_186;
        MOB_8_committed <= ~_GEN_279 & comb_committed_8;
        MOB_8_resolved <= ~_GEN_279 & _GEN_231;
        MOB_9_valid <= ~_GEN_280 & _GEN_189;
        MOB_9_committed <= ~_GEN_280 & comb_committed_9;
        MOB_9_resolved <= ~_GEN_280 & _GEN_232;
        MOB_10_valid <= ~_GEN_281 & _GEN_192;
        MOB_10_committed <= ~_GEN_281 & comb_committed_10;
        MOB_10_resolved <= ~_GEN_281 & _GEN_233;
        MOB_11_valid <= ~_GEN_282 & _GEN_195;
        MOB_11_committed <= ~_GEN_282 & comb_committed_11;
        MOB_11_resolved <= ~_GEN_282 & _GEN_234;
        MOB_12_valid <= ~_GEN_283 & _GEN_198;
        MOB_12_committed <= ~_GEN_283 & comb_committed_12;
        MOB_12_resolved <= ~_GEN_283 & _GEN_235;
        MOB_13_valid <= ~_GEN_284 & _GEN_201;
        MOB_13_committed <= ~_GEN_284 & comb_committed_13;
        MOB_13_resolved <= ~_GEN_284 & _GEN_236;
        MOB_14_valid <= ~_GEN_285 & _GEN_204;
        MOB_14_committed <= ~_GEN_285 & comb_committed_14;
        MOB_14_resolved <= ~_GEN_285 & _GEN_237;
        MOB_15_valid <= ~_GEN_286 & _GEN_206;
        MOB_15_committed <= ~_GEN_286 & comb_committed_15;
        MOB_15_resolved <= ~_GEN_286 & _GEN_238;
        front_pointer <= front_pointer + 5'h1;
      end
      else begin
        MOB_0_valid <= ~_GEN_239 & _GEN_162;
        MOB_0_committed <= ~_GEN_239 & comb_committed_0;
        MOB_0_resolved <= ~_GEN_239 & _GEN_223;
        MOB_1_valid <= ~_GEN_240 & _GEN_165;
        MOB_1_committed <= ~_GEN_240 & comb_committed_1;
        MOB_1_resolved <= ~_GEN_240 & _GEN_224;
        MOB_2_valid <= ~_GEN_241 & _GEN_168;
        MOB_2_committed <= ~_GEN_241 & comb_committed_2;
        MOB_2_resolved <= ~_GEN_241 & _GEN_225;
        MOB_3_valid <= ~_GEN_242 & _GEN_171;
        MOB_3_committed <= ~_GEN_242 & comb_committed_3;
        MOB_3_resolved <= ~_GEN_242 & _GEN_226;
        MOB_4_valid <= ~_GEN_243 & _GEN_174;
        MOB_4_committed <= ~_GEN_243 & comb_committed_4;
        MOB_4_resolved <= ~_GEN_243 & _GEN_227;
        MOB_5_valid <= ~_GEN_244 & _GEN_177;
        MOB_5_committed <= ~_GEN_244 & comb_committed_5;
        MOB_5_resolved <= ~_GEN_244 & _GEN_228;
        MOB_6_valid <= ~_GEN_245 & _GEN_180;
        MOB_6_committed <= ~_GEN_245 & comb_committed_6;
        MOB_6_resolved <= ~_GEN_245 & _GEN_229;
        MOB_7_valid <= ~_GEN_246 & _GEN_183;
        MOB_7_committed <= ~_GEN_246 & comb_committed_7;
        MOB_7_resolved <= ~_GEN_246 & _GEN_230;
        MOB_8_valid <= ~_GEN_247 & _GEN_186;
        MOB_8_committed <= ~_GEN_247 & comb_committed_8;
        MOB_8_resolved <= ~_GEN_247 & _GEN_231;
        MOB_9_valid <= ~_GEN_248 & _GEN_189;
        MOB_9_committed <= ~_GEN_248 & comb_committed_9;
        MOB_9_resolved <= ~_GEN_248 & _GEN_232;
        MOB_10_valid <= ~_GEN_249 & _GEN_192;
        MOB_10_committed <= ~_GEN_249 & comb_committed_10;
        MOB_10_resolved <= ~_GEN_249 & _GEN_233;
        MOB_11_valid <= ~_GEN_250 & _GEN_195;
        MOB_11_committed <= ~_GEN_250 & comb_committed_11;
        MOB_11_resolved <= ~_GEN_250 & _GEN_234;
        MOB_12_valid <= ~_GEN_251 & _GEN_198;
        MOB_12_committed <= ~_GEN_251 & comb_committed_12;
        MOB_12_resolved <= ~_GEN_251 & _GEN_235;
        MOB_13_valid <= ~_GEN_252 & _GEN_201;
        MOB_13_committed <= ~_GEN_252 & comb_committed_13;
        MOB_13_resolved <= ~_GEN_252 & _GEN_236;
        MOB_14_valid <= ~_GEN_253 & _GEN_204;
        MOB_14_committed <= ~_GEN_253 & comb_committed_14;
        MOB_14_resolved <= ~_GEN_253 & _GEN_237;
        MOB_15_valid <= ~_GEN_254 & _GEN_206;
        MOB_15_committed <= ~_GEN_254 & comb_committed_15;
        MOB_15_resolved <= ~_GEN_254 & _GEN_238;
      end
      if (_GEN_255 & _GEN_256 | _GEN_239) begin
        MOB_0_memory_type <= 2'h0;
        MOB_0_ROB_index <= 6'h0;
        MOB_0_fetch_packet_index <= 2'h0;
        MOB_0_address <= 32'h0;
        MOB_0_access_width <= 2'h0;
        MOB_0_PRD <= 7'h0;
        MOB_0_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_287;
        automatic logic _GEN_288;
        automatic logic _GEN_289;
        automatic logic _GEN_290;
        _GEN_287 = written_vec_1 & _GEN_81;
        _GEN_288 = written_vec_1 & _GEN_81 | _GEN_65;
        _GEN_289 = written_vec_3 & _GEN_160;
        _GEN_290 = written_vec_3 ? _GEN_161 | _GEN_288 : _GEN_144 | _GEN_288;
        if (_GEN_289) begin
          MOB_0_memory_type <= io_reserve_3_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_144) begin
          MOB_0_memory_type <= io_reserve_2_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_287) begin
          MOB_0_memory_type <= io_reserve_1_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_65) begin
          MOB_0_memory_type <= io_reserve_0_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_207)
          MOB_0_address <= io_AGU_output_bits_address;
        else if (_GEN_290)
          MOB_0_address <= 32'h0;
        if (_GEN_289) begin
          MOB_0_access_width <= io_reserve_3_bits_access_width;
          MOB_0_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_144) begin
          MOB_0_access_width <= io_reserve_2_bits_access_width;
          MOB_0_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_287) begin
          MOB_0_access_width <= io_reserve_1_bits_access_width;
          MOB_0_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_65) begin
          MOB_0_access_width <= io_reserve_0_bits_access_width;
          MOB_0_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_207)
          MOB_0_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_290)
          MOB_0_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_257 | _GEN_240) begin
        MOB_1_memory_type <= 2'h0;
        MOB_1_ROB_index <= 6'h0;
        MOB_1_fetch_packet_index <= 2'h0;
        MOB_1_address <= 32'h0;
        MOB_1_access_width <= 2'h0;
        MOB_1_PRD <= 7'h0;
        MOB_1_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_291;
        automatic logic _GEN_292;
        automatic logic _GEN_293;
        automatic logic _GEN_294;
        _GEN_291 = written_vec_1 & _GEN_85;
        _GEN_292 = written_vec_1 & _GEN_85 | _GEN_66;
        _GEN_293 = written_vec_3 & _GEN_163;
        _GEN_294 = written_vec_3 ? _GEN_164 | _GEN_292 : _GEN_145 | _GEN_292;
        if (_GEN_293) begin
          MOB_1_memory_type <= io_reserve_3_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_145) begin
          MOB_1_memory_type <= io_reserve_2_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_291) begin
          MOB_1_memory_type <= io_reserve_1_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_66) begin
          MOB_1_memory_type <= io_reserve_0_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_208)
          MOB_1_address <= io_AGU_output_bits_address;
        else if (_GEN_294)
          MOB_1_address <= 32'h0;
        if (_GEN_293) begin
          MOB_1_access_width <= io_reserve_3_bits_access_width;
          MOB_1_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_145) begin
          MOB_1_access_width <= io_reserve_2_bits_access_width;
          MOB_1_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_291) begin
          MOB_1_access_width <= io_reserve_1_bits_access_width;
          MOB_1_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_66) begin
          MOB_1_access_width <= io_reserve_0_bits_access_width;
          MOB_1_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_208)
          MOB_1_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_294)
          MOB_1_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_258 | _GEN_241) begin
        MOB_2_memory_type <= 2'h0;
        MOB_2_ROB_index <= 6'h0;
        MOB_2_fetch_packet_index <= 2'h0;
        MOB_2_address <= 32'h0;
        MOB_2_access_width <= 2'h0;
        MOB_2_PRD <= 7'h0;
        MOB_2_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_295;
        automatic logic _GEN_296;
        automatic logic _GEN_297;
        automatic logic _GEN_298;
        _GEN_295 = written_vec_1 & _GEN_89;
        _GEN_296 = written_vec_1 & _GEN_89 | _GEN_67;
        _GEN_297 = written_vec_3 & _GEN_166;
        _GEN_298 = written_vec_3 ? _GEN_167 | _GEN_296 : _GEN_146 | _GEN_296;
        if (_GEN_297) begin
          MOB_2_memory_type <= io_reserve_3_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_146) begin
          MOB_2_memory_type <= io_reserve_2_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_295) begin
          MOB_2_memory_type <= io_reserve_1_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_67) begin
          MOB_2_memory_type <= io_reserve_0_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_209)
          MOB_2_address <= io_AGU_output_bits_address;
        else if (_GEN_298)
          MOB_2_address <= 32'h0;
        if (_GEN_297) begin
          MOB_2_access_width <= io_reserve_3_bits_access_width;
          MOB_2_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_146) begin
          MOB_2_access_width <= io_reserve_2_bits_access_width;
          MOB_2_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_295) begin
          MOB_2_access_width <= io_reserve_1_bits_access_width;
          MOB_2_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_67) begin
          MOB_2_access_width <= io_reserve_0_bits_access_width;
          MOB_2_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_209)
          MOB_2_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_298)
          MOB_2_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_259 | _GEN_242) begin
        MOB_3_memory_type <= 2'h0;
        MOB_3_ROB_index <= 6'h0;
        MOB_3_fetch_packet_index <= 2'h0;
        MOB_3_address <= 32'h0;
        MOB_3_access_width <= 2'h0;
        MOB_3_PRD <= 7'h0;
        MOB_3_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_299;
        automatic logic _GEN_300;
        automatic logic _GEN_301;
        automatic logic _GEN_302;
        _GEN_299 = written_vec_1 & _GEN_93;
        _GEN_300 = written_vec_1 & _GEN_93 | _GEN_68;
        _GEN_301 = written_vec_3 & _GEN_169;
        _GEN_302 = written_vec_3 ? _GEN_170 | _GEN_300 : _GEN_147 | _GEN_300;
        if (_GEN_301) begin
          MOB_3_memory_type <= io_reserve_3_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_147) begin
          MOB_3_memory_type <= io_reserve_2_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_299) begin
          MOB_3_memory_type <= io_reserve_1_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_68) begin
          MOB_3_memory_type <= io_reserve_0_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_210)
          MOB_3_address <= io_AGU_output_bits_address;
        else if (_GEN_302)
          MOB_3_address <= 32'h0;
        if (_GEN_301) begin
          MOB_3_access_width <= io_reserve_3_bits_access_width;
          MOB_3_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_147) begin
          MOB_3_access_width <= io_reserve_2_bits_access_width;
          MOB_3_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_299) begin
          MOB_3_access_width <= io_reserve_1_bits_access_width;
          MOB_3_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_68) begin
          MOB_3_access_width <= io_reserve_0_bits_access_width;
          MOB_3_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_210)
          MOB_3_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_302)
          MOB_3_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_260 | _GEN_243) begin
        MOB_4_memory_type <= 2'h0;
        MOB_4_ROB_index <= 6'h0;
        MOB_4_fetch_packet_index <= 2'h0;
        MOB_4_address <= 32'h0;
        MOB_4_access_width <= 2'h0;
        MOB_4_PRD <= 7'h0;
        MOB_4_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_303;
        automatic logic _GEN_304;
        automatic logic _GEN_305;
        automatic logic _GEN_306;
        _GEN_303 = written_vec_1 & _GEN_97;
        _GEN_304 = written_vec_1 & _GEN_97 | _GEN_69;
        _GEN_305 = written_vec_3 & _GEN_172;
        _GEN_306 = written_vec_3 ? _GEN_173 | _GEN_304 : _GEN_148 | _GEN_304;
        if (_GEN_305) begin
          MOB_4_memory_type <= io_reserve_3_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_148) begin
          MOB_4_memory_type <= io_reserve_2_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_303) begin
          MOB_4_memory_type <= io_reserve_1_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_69) begin
          MOB_4_memory_type <= io_reserve_0_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_211)
          MOB_4_address <= io_AGU_output_bits_address;
        else if (_GEN_306)
          MOB_4_address <= 32'h0;
        if (_GEN_305) begin
          MOB_4_access_width <= io_reserve_3_bits_access_width;
          MOB_4_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_148) begin
          MOB_4_access_width <= io_reserve_2_bits_access_width;
          MOB_4_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_303) begin
          MOB_4_access_width <= io_reserve_1_bits_access_width;
          MOB_4_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_69) begin
          MOB_4_access_width <= io_reserve_0_bits_access_width;
          MOB_4_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_211)
          MOB_4_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_306)
          MOB_4_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_261 | _GEN_244) begin
        MOB_5_memory_type <= 2'h0;
        MOB_5_ROB_index <= 6'h0;
        MOB_5_fetch_packet_index <= 2'h0;
        MOB_5_address <= 32'h0;
        MOB_5_access_width <= 2'h0;
        MOB_5_PRD <= 7'h0;
        MOB_5_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_307;
        automatic logic _GEN_308;
        automatic logic _GEN_309;
        automatic logic _GEN_310;
        _GEN_307 = written_vec_1 & _GEN_101;
        _GEN_308 = written_vec_1 & _GEN_101 | _GEN_70;
        _GEN_309 = written_vec_3 & _GEN_175;
        _GEN_310 = written_vec_3 ? _GEN_176 | _GEN_308 : _GEN_149 | _GEN_308;
        if (_GEN_309) begin
          MOB_5_memory_type <= io_reserve_3_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_149) begin
          MOB_5_memory_type <= io_reserve_2_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_307) begin
          MOB_5_memory_type <= io_reserve_1_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_70) begin
          MOB_5_memory_type <= io_reserve_0_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_212)
          MOB_5_address <= io_AGU_output_bits_address;
        else if (_GEN_310)
          MOB_5_address <= 32'h0;
        if (_GEN_309) begin
          MOB_5_access_width <= io_reserve_3_bits_access_width;
          MOB_5_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_149) begin
          MOB_5_access_width <= io_reserve_2_bits_access_width;
          MOB_5_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_307) begin
          MOB_5_access_width <= io_reserve_1_bits_access_width;
          MOB_5_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_70) begin
          MOB_5_access_width <= io_reserve_0_bits_access_width;
          MOB_5_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_212)
          MOB_5_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_310)
          MOB_5_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_262 | _GEN_245) begin
        MOB_6_memory_type <= 2'h0;
        MOB_6_ROB_index <= 6'h0;
        MOB_6_fetch_packet_index <= 2'h0;
        MOB_6_address <= 32'h0;
        MOB_6_access_width <= 2'h0;
        MOB_6_PRD <= 7'h0;
        MOB_6_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_311;
        automatic logic _GEN_312;
        automatic logic _GEN_313;
        automatic logic _GEN_314;
        _GEN_311 = written_vec_1 & _GEN_105;
        _GEN_312 = written_vec_1 & _GEN_105 | _GEN_71;
        _GEN_313 = written_vec_3 & _GEN_178;
        _GEN_314 = written_vec_3 ? _GEN_179 | _GEN_312 : _GEN_150 | _GEN_312;
        if (_GEN_313) begin
          MOB_6_memory_type <= io_reserve_3_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_150) begin
          MOB_6_memory_type <= io_reserve_2_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_311) begin
          MOB_6_memory_type <= io_reserve_1_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_71) begin
          MOB_6_memory_type <= io_reserve_0_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_213)
          MOB_6_address <= io_AGU_output_bits_address;
        else if (_GEN_314)
          MOB_6_address <= 32'h0;
        if (_GEN_313) begin
          MOB_6_access_width <= io_reserve_3_bits_access_width;
          MOB_6_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_150) begin
          MOB_6_access_width <= io_reserve_2_bits_access_width;
          MOB_6_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_311) begin
          MOB_6_access_width <= io_reserve_1_bits_access_width;
          MOB_6_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_71) begin
          MOB_6_access_width <= io_reserve_0_bits_access_width;
          MOB_6_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_213)
          MOB_6_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_314)
          MOB_6_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_263 | _GEN_246) begin
        MOB_7_memory_type <= 2'h0;
        MOB_7_ROB_index <= 6'h0;
        MOB_7_fetch_packet_index <= 2'h0;
        MOB_7_address <= 32'h0;
        MOB_7_access_width <= 2'h0;
        MOB_7_PRD <= 7'h0;
        MOB_7_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_315;
        automatic logic _GEN_316;
        automatic logic _GEN_317;
        automatic logic _GEN_318;
        _GEN_315 = written_vec_1 & _GEN_109;
        _GEN_316 = written_vec_1 & _GEN_109 | _GEN_72;
        _GEN_317 = written_vec_3 & _GEN_181;
        _GEN_318 = written_vec_3 ? _GEN_182 | _GEN_316 : _GEN_151 | _GEN_316;
        if (_GEN_317) begin
          MOB_7_memory_type <= io_reserve_3_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_151) begin
          MOB_7_memory_type <= io_reserve_2_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_315) begin
          MOB_7_memory_type <= io_reserve_1_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_72) begin
          MOB_7_memory_type <= io_reserve_0_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_214)
          MOB_7_address <= io_AGU_output_bits_address;
        else if (_GEN_318)
          MOB_7_address <= 32'h0;
        if (_GEN_317) begin
          MOB_7_access_width <= io_reserve_3_bits_access_width;
          MOB_7_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_151) begin
          MOB_7_access_width <= io_reserve_2_bits_access_width;
          MOB_7_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_315) begin
          MOB_7_access_width <= io_reserve_1_bits_access_width;
          MOB_7_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_72) begin
          MOB_7_access_width <= io_reserve_0_bits_access_width;
          MOB_7_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_214)
          MOB_7_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_318)
          MOB_7_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_264 | _GEN_247) begin
        MOB_8_memory_type <= 2'h0;
        MOB_8_ROB_index <= 6'h0;
        MOB_8_fetch_packet_index <= 2'h0;
        MOB_8_address <= 32'h0;
        MOB_8_access_width <= 2'h0;
        MOB_8_PRD <= 7'h0;
        MOB_8_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_319;
        automatic logic _GEN_320;
        automatic logic _GEN_321;
        automatic logic _GEN_322;
        _GEN_319 = written_vec_1 & _GEN_113;
        _GEN_320 = written_vec_1 & _GEN_113 | _GEN_73;
        _GEN_321 = written_vec_3 & _GEN_184;
        _GEN_322 = written_vec_3 ? _GEN_185 | _GEN_320 : _GEN_152 | _GEN_320;
        if (_GEN_321) begin
          MOB_8_memory_type <= io_reserve_3_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_152) begin
          MOB_8_memory_type <= io_reserve_2_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_319) begin
          MOB_8_memory_type <= io_reserve_1_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_73) begin
          MOB_8_memory_type <= io_reserve_0_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_215)
          MOB_8_address <= io_AGU_output_bits_address;
        else if (_GEN_322)
          MOB_8_address <= 32'h0;
        if (_GEN_321) begin
          MOB_8_access_width <= io_reserve_3_bits_access_width;
          MOB_8_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_152) begin
          MOB_8_access_width <= io_reserve_2_bits_access_width;
          MOB_8_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_319) begin
          MOB_8_access_width <= io_reserve_1_bits_access_width;
          MOB_8_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_73) begin
          MOB_8_access_width <= io_reserve_0_bits_access_width;
          MOB_8_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_215)
          MOB_8_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_322)
          MOB_8_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_265 | _GEN_248) begin
        MOB_9_memory_type <= 2'h0;
        MOB_9_ROB_index <= 6'h0;
        MOB_9_fetch_packet_index <= 2'h0;
        MOB_9_address <= 32'h0;
        MOB_9_access_width <= 2'h0;
        MOB_9_PRD <= 7'h0;
        MOB_9_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_323;
        automatic logic _GEN_324;
        automatic logic _GEN_325;
        automatic logic _GEN_326;
        _GEN_323 = written_vec_1 & _GEN_117;
        _GEN_324 = written_vec_1 & _GEN_117 | _GEN_74;
        _GEN_325 = written_vec_3 & _GEN_187;
        _GEN_326 = written_vec_3 ? _GEN_188 | _GEN_324 : _GEN_153 | _GEN_324;
        if (_GEN_325) begin
          MOB_9_memory_type <= io_reserve_3_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_153) begin
          MOB_9_memory_type <= io_reserve_2_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_323) begin
          MOB_9_memory_type <= io_reserve_1_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_74) begin
          MOB_9_memory_type <= io_reserve_0_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_216)
          MOB_9_address <= io_AGU_output_bits_address;
        else if (_GEN_326)
          MOB_9_address <= 32'h0;
        if (_GEN_325) begin
          MOB_9_access_width <= io_reserve_3_bits_access_width;
          MOB_9_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_153) begin
          MOB_9_access_width <= io_reserve_2_bits_access_width;
          MOB_9_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_323) begin
          MOB_9_access_width <= io_reserve_1_bits_access_width;
          MOB_9_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_74) begin
          MOB_9_access_width <= io_reserve_0_bits_access_width;
          MOB_9_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_216)
          MOB_9_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_326)
          MOB_9_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_266 | _GEN_249) begin
        MOB_10_memory_type <= 2'h0;
        MOB_10_ROB_index <= 6'h0;
        MOB_10_fetch_packet_index <= 2'h0;
        MOB_10_address <= 32'h0;
        MOB_10_access_width <= 2'h0;
        MOB_10_PRD <= 7'h0;
        MOB_10_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_327;
        automatic logic _GEN_328;
        automatic logic _GEN_329;
        automatic logic _GEN_330;
        _GEN_327 = written_vec_1 & _GEN_121;
        _GEN_328 = written_vec_1 & _GEN_121 | _GEN_75;
        _GEN_329 = written_vec_3 & _GEN_190;
        _GEN_330 = written_vec_3 ? _GEN_191 | _GEN_328 : _GEN_154 | _GEN_328;
        if (_GEN_329) begin
          MOB_10_memory_type <= io_reserve_3_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_154) begin
          MOB_10_memory_type <= io_reserve_2_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_327) begin
          MOB_10_memory_type <= io_reserve_1_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_75) begin
          MOB_10_memory_type <= io_reserve_0_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_217)
          MOB_10_address <= io_AGU_output_bits_address;
        else if (_GEN_330)
          MOB_10_address <= 32'h0;
        if (_GEN_329) begin
          MOB_10_access_width <= io_reserve_3_bits_access_width;
          MOB_10_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_154) begin
          MOB_10_access_width <= io_reserve_2_bits_access_width;
          MOB_10_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_327) begin
          MOB_10_access_width <= io_reserve_1_bits_access_width;
          MOB_10_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_75) begin
          MOB_10_access_width <= io_reserve_0_bits_access_width;
          MOB_10_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_217)
          MOB_10_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_330)
          MOB_10_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_267 | _GEN_250) begin
        MOB_11_memory_type <= 2'h0;
        MOB_11_ROB_index <= 6'h0;
        MOB_11_fetch_packet_index <= 2'h0;
        MOB_11_address <= 32'h0;
        MOB_11_access_width <= 2'h0;
        MOB_11_PRD <= 7'h0;
        MOB_11_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_331;
        automatic logic _GEN_332;
        automatic logic _GEN_333;
        automatic logic _GEN_334;
        _GEN_331 = written_vec_1 & _GEN_125;
        _GEN_332 = written_vec_1 & _GEN_125 | _GEN_76;
        _GEN_333 = written_vec_3 & _GEN_193;
        _GEN_334 = written_vec_3 ? _GEN_194 | _GEN_332 : _GEN_155 | _GEN_332;
        if (_GEN_333) begin
          MOB_11_memory_type <= io_reserve_3_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_155) begin
          MOB_11_memory_type <= io_reserve_2_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_331) begin
          MOB_11_memory_type <= io_reserve_1_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_76) begin
          MOB_11_memory_type <= io_reserve_0_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_218)
          MOB_11_address <= io_AGU_output_bits_address;
        else if (_GEN_334)
          MOB_11_address <= 32'h0;
        if (_GEN_333) begin
          MOB_11_access_width <= io_reserve_3_bits_access_width;
          MOB_11_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_155) begin
          MOB_11_access_width <= io_reserve_2_bits_access_width;
          MOB_11_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_331) begin
          MOB_11_access_width <= io_reserve_1_bits_access_width;
          MOB_11_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_76) begin
          MOB_11_access_width <= io_reserve_0_bits_access_width;
          MOB_11_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_218)
          MOB_11_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_334)
          MOB_11_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_268 | _GEN_251) begin
        MOB_12_memory_type <= 2'h0;
        MOB_12_ROB_index <= 6'h0;
        MOB_12_fetch_packet_index <= 2'h0;
        MOB_12_address <= 32'h0;
        MOB_12_access_width <= 2'h0;
        MOB_12_PRD <= 7'h0;
        MOB_12_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_335;
        automatic logic _GEN_336;
        automatic logic _GEN_337;
        automatic logic _GEN_338;
        _GEN_335 = written_vec_1 & _GEN_129;
        _GEN_336 = written_vec_1 & _GEN_129 | _GEN_77;
        _GEN_337 = written_vec_3 & _GEN_196;
        _GEN_338 = written_vec_3 ? _GEN_197 | _GEN_336 : _GEN_156 | _GEN_336;
        if (_GEN_337) begin
          MOB_12_memory_type <= io_reserve_3_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_156) begin
          MOB_12_memory_type <= io_reserve_2_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_335) begin
          MOB_12_memory_type <= io_reserve_1_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_77) begin
          MOB_12_memory_type <= io_reserve_0_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_219)
          MOB_12_address <= io_AGU_output_bits_address;
        else if (_GEN_338)
          MOB_12_address <= 32'h0;
        if (_GEN_337) begin
          MOB_12_access_width <= io_reserve_3_bits_access_width;
          MOB_12_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_156) begin
          MOB_12_access_width <= io_reserve_2_bits_access_width;
          MOB_12_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_335) begin
          MOB_12_access_width <= io_reserve_1_bits_access_width;
          MOB_12_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_77) begin
          MOB_12_access_width <= io_reserve_0_bits_access_width;
          MOB_12_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_219)
          MOB_12_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_338)
          MOB_12_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_269 | _GEN_252) begin
        MOB_13_memory_type <= 2'h0;
        MOB_13_ROB_index <= 6'h0;
        MOB_13_fetch_packet_index <= 2'h0;
        MOB_13_address <= 32'h0;
        MOB_13_access_width <= 2'h0;
        MOB_13_PRD <= 7'h0;
        MOB_13_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_339;
        automatic logic _GEN_340;
        automatic logic _GEN_341;
        automatic logic _GEN_342;
        _GEN_339 = written_vec_1 & _GEN_133;
        _GEN_340 = written_vec_1 & _GEN_133 | _GEN_78;
        _GEN_341 = written_vec_3 & _GEN_199;
        _GEN_342 = written_vec_3 ? _GEN_200 | _GEN_340 : _GEN_157 | _GEN_340;
        if (_GEN_341) begin
          MOB_13_memory_type <= io_reserve_3_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_157) begin
          MOB_13_memory_type <= io_reserve_2_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_339) begin
          MOB_13_memory_type <= io_reserve_1_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_78) begin
          MOB_13_memory_type <= io_reserve_0_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_220)
          MOB_13_address <= io_AGU_output_bits_address;
        else if (_GEN_342)
          MOB_13_address <= 32'h0;
        if (_GEN_341) begin
          MOB_13_access_width <= io_reserve_3_bits_access_width;
          MOB_13_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_157) begin
          MOB_13_access_width <= io_reserve_2_bits_access_width;
          MOB_13_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_339) begin
          MOB_13_access_width <= io_reserve_1_bits_access_width;
          MOB_13_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_78) begin
          MOB_13_access_width <= io_reserve_0_bits_access_width;
          MOB_13_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_220)
          MOB_13_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_342)
          MOB_13_data <= 32'h0;
      end
      if (_GEN_255 & _GEN_270 | _GEN_253) begin
        MOB_14_memory_type <= 2'h0;
        MOB_14_ROB_index <= 6'h0;
        MOB_14_fetch_packet_index <= 2'h0;
        MOB_14_address <= 32'h0;
        MOB_14_access_width <= 2'h0;
        MOB_14_PRD <= 7'h0;
        MOB_14_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_343;
        automatic logic _GEN_344;
        automatic logic _GEN_345;
        automatic logic _GEN_346;
        _GEN_343 = written_vec_1 & _GEN_137;
        _GEN_344 = written_vec_1 & _GEN_137 | _GEN_79;
        _GEN_345 = written_vec_3 & _GEN_202;
        _GEN_346 = written_vec_3 ? _GEN_203 | _GEN_344 : _GEN_158 | _GEN_344;
        if (_GEN_345) begin
          MOB_14_memory_type <= io_reserve_3_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_158) begin
          MOB_14_memory_type <= io_reserve_2_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_343) begin
          MOB_14_memory_type <= io_reserve_1_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_79) begin
          MOB_14_memory_type <= io_reserve_0_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_221)
          MOB_14_address <= io_AGU_output_bits_address;
        else if (_GEN_346)
          MOB_14_address <= 32'h0;
        if (_GEN_345) begin
          MOB_14_access_width <= io_reserve_3_bits_access_width;
          MOB_14_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_158) begin
          MOB_14_access_width <= io_reserve_2_bits_access_width;
          MOB_14_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_343) begin
          MOB_14_access_width <= io_reserve_1_bits_access_width;
          MOB_14_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_79) begin
          MOB_14_access_width <= io_reserve_0_bits_access_width;
          MOB_14_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_221)
          MOB_14_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_346)
          MOB_14_data <= 32'h0;
      end
      if (_GEN_255 & (&front_index) | _GEN_254) begin
        MOB_15_memory_type <= 2'h0;
        MOB_15_ROB_index <= 6'h0;
        MOB_15_fetch_packet_index <= 2'h0;
        MOB_15_address <= 32'h0;
        MOB_15_access_width <= 2'h0;
        MOB_15_PRD <= 7'h0;
        MOB_15_data <= 32'h0;
      end
      else begin
        automatic logic _GEN_347;
        automatic logic _GEN_348;
        automatic logic _GEN_349 = written_vec_3 & (&_io_reserved_pointers_3_bits_T);
        automatic logic _GEN_350;
        _GEN_347 = written_vec_1 & (&_io_reserved_pointers_1_bits_T);
        _GEN_348 = written_vec_1 & (&_io_reserved_pointers_1_bits_T) | _GEN_80;
        _GEN_350 = written_vec_3 ? _GEN_205 | _GEN_348 : _GEN_159 | _GEN_348;
        if (_GEN_349) begin
          MOB_15_memory_type <= io_reserve_3_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_3_bits_packet_index;
        end
        else if (_GEN_159) begin
          MOB_15_memory_type <= io_reserve_2_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_2_bits_packet_index;
        end
        else if (_GEN_347) begin
          MOB_15_memory_type <= io_reserve_1_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_1_bits_packet_index;
        end
        else if (_GEN_80) begin
          MOB_15_memory_type <= io_reserve_0_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_0_bits_packet_index;
        end
        if (_GEN_222)
          MOB_15_address <= io_AGU_output_bits_address;
        else if (_GEN_350)
          MOB_15_address <= 32'h0;
        if (_GEN_349) begin
          MOB_15_access_width <= io_reserve_3_bits_access_width;
          MOB_15_PRD <= io_reserve_3_bits_PRD;
        end
        else if (_GEN_159) begin
          MOB_15_access_width <= io_reserve_2_bits_access_width;
          MOB_15_PRD <= io_reserve_2_bits_PRD;
        end
        else if (_GEN_347) begin
          MOB_15_access_width <= io_reserve_1_bits_access_width;
          MOB_15_PRD <= io_reserve_1_bits_PRD;
        end
        else if (_GEN_80) begin
          MOB_15_access_width <= io_reserve_0_bits_access_width;
          MOB_15_PRD <= io_reserve_0_bits_PRD;
        end
        if (_GEN_222)
          MOB_15_data <= io_AGU_output_bits_wr_data;
        else if (_GEN_350)
          MOB_15_data <= 32'h0;
      end
      if (io_flush)
        back_pointer <= back_pointer - flushed_entries;
      else
        back_pointer <=
          back_pointer + {2'h0, {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2}};
    end
  end // always @(posedge)
  assign io_reserve_0_ready = io_reserve_0_ready_0;
  assign io_reserve_1_ready = io_reserve_1_ready_0;
  assign io_reserve_2_ready = io_reserve_2_ready_0;
  assign io_reserve_3_ready = io_reserve_3_ready_0;
  assign io_reserved_pointers_0_valid = written_vec_0;
  assign io_reserved_pointers_0_bits =
    written_vec_0 ? _io_reserved_pointers_0_bits_T : 4'h0;
  assign io_reserved_pointers_1_valid = written_vec_1;
  assign io_reserved_pointers_1_bits =
    written_vec_1 ? _io_reserved_pointers_1_bits_T : 4'h0;
  assign io_reserved_pointers_2_valid = written_vec_2;
  assign io_reserved_pointers_2_bits =
    written_vec_2 ? _io_reserved_pointers_2_bits_T : 4'h0;
  assign io_reserved_pointers_3_valid = written_vec_3;
  assign io_reserved_pointers_3_bits =
    written_vec_3 ? _io_reserved_pointers_3_bits_T : 4'h0;
  assign io_MOB_output_valid = io_backend_memory_response_valid;
  assign io_MOB_output_bits_PRD = io_backend_memory_response_bits_PRD[6:0];
  assign io_MOB_output_bits_RD_data = io_backend_memory_response_bits_data;
  assign io_MOB_output_bits_RD_valid = io_backend_memory_response_valid;
  assign io_MOB_output_bits_fetch_PC = 32'h0;
  assign io_MOB_output_bits_branch_taken = 1'h0;
  assign io_MOB_output_bits_target_address = 32'h0;
  assign io_MOB_output_bits_branch_valid = 1'h0;
  assign io_MOB_output_bits_address = io_backend_memory_response_bits_addr;
  assign io_MOB_output_bits_memory_type = 2'h0;
  assign io_MOB_output_bits_access_width = 2'h0;
  assign io_MOB_output_bits_is_unsigned = 1'h0;
  assign io_MOB_output_bits_wr_data = 32'h0;
  assign io_MOB_output_bits_MOB_index = io_backend_memory_response_bits_MOB_index;
  assign io_MOB_output_bits_ROB_index = io_backend_memory_response_bits_ROB_index;
  assign io_MOB_output_bits_fetch_packet_index =
    io_backend_memory_response_bits_fetch_packet_index[1:0];
  assign io_backend_memory_request_valid = io_backend_memory_request_valid_0;
  assign io_backend_memory_request_bits_addr = _GEN_59[front_index];
  assign io_backend_memory_request_bits_data = _GEN_62[front_index];
  assign io_backend_memory_request_bits_memory_type = _GEN_56[front_index];
  assign io_backend_memory_request_bits_access_width = _GEN_60[front_index];
  assign io_backend_memory_request_bits_MOB_index = front_index;
  assign io_backend_memory_request_bits_packet_index = _GEN_58[front_index];
  assign io_backend_memory_request_bits_ROB_index = _GEN_57[front_index];
  assign io_backend_memory_request_bits_PRD = _GEN_61[front_index];
  assign io_backend_memory_response_ready = 1'h1;
endmodule

