// Seed: 4046939777
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wand id_9
);
  wire id_11;
  wire id_12, id_13;
  assign id_12 = id_6 < 1;
endmodule
module module_1 (
    input logic id_0,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    output logic id_5,
    input wand id_6,
    input tri1 id_7,
    input tri id_8,
    output tri0 id_9,
    output tri id_10,
    input supply1 id_11
);
  logic id_13;
  uwire id_14 = id_6;
  module_0(
      id_8, id_10, id_6, id_9, id_8, id_8, id_6, id_14, id_11, id_2
  );
  wire id_15;
  always @(id_13 or id_0) id_5 <= id_13;
endmodule
