# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_router_bench_yosys_out.blif

write_verilog router_bench_output_verilog.v
