vhdl xil_defaultlib  \
"d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0/UPzynq20_test_design_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0/sim/UPzynq20_test_design_axi_gpio_0_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_1/sim/UPzynq20_test_design_axi_gpio_0_1.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_2/sim/UPzynq20_test_design_axi_gpio_0_2.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0/sim/UPzynq20_test_design_axi_gpio_2_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_conv_funs_pkg.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_proc_common_pkg.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_ipif_pkg.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_family_support.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_family.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_soft_reset.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_pselect_f.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_address_decoder.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_slave_attachment.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_interrupt_control.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/UPzynq20_test_design_xadc_wiz_0_0_axi_lite_ipif.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/UPzynq20_test_design_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/UPzynq20_test_design_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xadc_wiz_0_0/UPzynq20_test_design_xadc_wiz_0_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_xbar_0/UPzynq20_test_design_xbar_0_sim_netlist.vhdl" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0/sim/UPzynq20_test_design_rst_ps7_0_50M_0.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/6b1b/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/6b1b/hdl/IP_AXI_ADC_v1_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_1/sim/UPzynq20_test_design_IP_AXI_ADC_0_1.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_auto_pc_0/UPzynq20_test_design_auto_pc_0_sim_netlist.vhdl" \
"../../../bd/UPzynq20_test_design/sim/UPzynq20_test_design.vhd" \

nosort
