// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_sign_and_quantize_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] p_read;
input  [9:0] p_read1;
input  [9:0] p_read2;
input  [9:0] p_read3;
input  [9:0] p_read4;
input  [9:0] p_read5;
input  [9:0] p_read6;
input  [9:0] p_read7;
input  [9:0] p_read8;
input  [9:0] p_read9;
input  [9:0] p_read10;
input  [9:0] p_read11;
input  [9:0] p_read12;
input  [9:0] p_read13;
input  [9:0] p_read14;
input  [9:0] p_read15;
input  [9:0] p_read16;
input  [9:0] p_read17;
input  [9:0] p_read18;
input  [9:0] p_read19;
input  [9:0] p_read20;
input  [9:0] p_read21;
input  [9:0] p_read22;
input  [9:0] p_read23;
input  [9:0] p_read24;
input  [9:0] p_read25;
input  [9:0] p_read26;
input  [9:0] p_read27;
input  [9:0] p_read28;
input  [9:0] p_read29;
input  [9:0] p_read30;
input  [9:0] p_read31;
input  [9:0] p_read32;
input  [9:0] p_read33;
input  [9:0] p_read34;
input  [9:0] p_read35;
input  [9:0] p_read36;
input  [9:0] p_read37;
input  [9:0] p_read38;
input  [9:0] p_read39;
input  [9:0] p_read40;
input  [9:0] p_read41;
input  [9:0] p_read42;
input  [9:0] p_read43;
input  [9:0] p_read44;
input  [9:0] p_read45;
input  [9:0] p_read46;
input  [9:0] p_read47;
input  [9:0] p_read48;
input  [9:0] p_read49;
input  [9:0] p_read50;
input  [9:0] p_read51;
input  [9:0] p_read52;
input  [9:0] p_read53;
input  [9:0] p_read54;
input  [9:0] p_read55;
input  [9:0] p_read56;
input  [9:0] p_read57;
input  [9:0] p_read58;
input  [9:0] p_read59;
input  [9:0] p_read60;
input  [9:0] p_read61;
input  [9:0] p_read62;
input  [9:0] p_read63;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_idle;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_w1_phi_fu_613_p4;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] w1_reg_610;
reg   [0:0] w1_reg_610_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] w1_reg_610_pp0_iter2_reg;
wire   [31:0] outw_2_fu_667_p3;
reg   [31:0] outw_2_reg_1645;
wire   [0:0] icmp_ln79_2_fu_683_p2;
reg   [0:0] icmp_ln79_2_reg_1651;
wire   [0:0] icmp_ln79_3_fu_697_p2;
reg   [0:0] icmp_ln79_3_reg_1656;
wire   [0:0] icmp_ln79_4_fu_711_p2;
reg   [0:0] icmp_ln79_4_reg_1661;
wire   [0:0] icmp_ln79_5_fu_725_p2;
reg   [0:0] icmp_ln79_5_reg_1666;
wire   [0:0] icmp_ln79_6_fu_739_p2;
reg   [0:0] icmp_ln79_6_reg_1671;
wire   [0:0] icmp_ln79_7_fu_753_p2;
reg   [0:0] icmp_ln79_7_reg_1676;
wire   [0:0] icmp_ln79_8_fu_767_p2;
reg   [0:0] icmp_ln79_8_reg_1681;
wire   [0:0] icmp_ln79_9_fu_781_p2;
reg   [0:0] icmp_ln79_9_reg_1686;
wire   [0:0] icmp_ln79_10_fu_795_p2;
reg   [0:0] icmp_ln79_10_reg_1691;
wire   [0:0] icmp_ln79_11_fu_809_p2;
reg   [0:0] icmp_ln79_11_reg_1696;
wire   [0:0] icmp_ln79_12_fu_823_p2;
reg   [0:0] icmp_ln79_12_reg_1701;
reg   [0:0] icmp_ln79_12_reg_1701_pp0_iter1_reg;
wire   [0:0] icmp_ln79_13_fu_837_p2;
reg   [0:0] icmp_ln79_13_reg_1706;
reg   [0:0] icmp_ln79_13_reg_1706_pp0_iter1_reg;
wire   [0:0] icmp_ln79_14_fu_851_p2;
reg   [0:0] icmp_ln79_14_reg_1711;
reg   [0:0] icmp_ln79_14_reg_1711_pp0_iter1_reg;
wire   [0:0] icmp_ln79_15_fu_865_p2;
reg   [0:0] icmp_ln79_15_reg_1716;
reg   [0:0] icmp_ln79_15_reg_1716_pp0_iter1_reg;
wire   [0:0] icmp_ln79_16_fu_879_p2;
reg   [0:0] icmp_ln79_16_reg_1721;
reg   [0:0] icmp_ln79_16_reg_1721_pp0_iter1_reg;
wire   [0:0] icmp_ln79_17_fu_893_p2;
reg   [0:0] icmp_ln79_17_reg_1726;
reg   [0:0] icmp_ln79_17_reg_1726_pp0_iter1_reg;
wire   [0:0] icmp_ln79_18_fu_907_p2;
reg   [0:0] icmp_ln79_18_reg_1731;
reg   [0:0] icmp_ln79_18_reg_1731_pp0_iter1_reg;
wire   [0:0] icmp_ln79_19_fu_921_p2;
reg   [0:0] icmp_ln79_19_reg_1736;
reg   [0:0] icmp_ln79_19_reg_1736_pp0_iter1_reg;
wire   [0:0] icmp_ln79_20_fu_935_p2;
reg   [0:0] icmp_ln79_20_reg_1741;
reg   [0:0] icmp_ln79_20_reg_1741_pp0_iter1_reg;
wire   [0:0] icmp_ln79_21_fu_949_p2;
reg   [0:0] icmp_ln79_21_reg_1746;
reg   [0:0] icmp_ln79_21_reg_1746_pp0_iter1_reg;
wire   [0:0] icmp_ln79_22_fu_963_p2;
reg   [0:0] icmp_ln79_22_reg_1751;
reg   [0:0] icmp_ln79_22_reg_1751_pp0_iter1_reg;
reg   [0:0] icmp_ln79_22_reg_1751_pp0_iter2_reg;
wire   [0:0] icmp_ln79_23_fu_977_p2;
reg   [0:0] icmp_ln79_23_reg_1756;
reg   [0:0] icmp_ln79_23_reg_1756_pp0_iter1_reg;
reg   [0:0] icmp_ln79_23_reg_1756_pp0_iter2_reg;
wire   [0:0] icmp_ln79_24_fu_991_p2;
reg   [0:0] icmp_ln79_24_reg_1761;
reg   [0:0] icmp_ln79_24_reg_1761_pp0_iter1_reg;
reg   [0:0] icmp_ln79_24_reg_1761_pp0_iter2_reg;
wire   [0:0] icmp_ln79_25_fu_1005_p2;
reg   [0:0] icmp_ln79_25_reg_1766;
reg   [0:0] icmp_ln79_25_reg_1766_pp0_iter1_reg;
reg   [0:0] icmp_ln79_25_reg_1766_pp0_iter2_reg;
wire   [0:0] icmp_ln79_26_fu_1019_p2;
reg   [0:0] icmp_ln79_26_reg_1771;
reg   [0:0] icmp_ln79_26_reg_1771_pp0_iter1_reg;
reg   [0:0] icmp_ln79_26_reg_1771_pp0_iter2_reg;
wire   [0:0] icmp_ln79_27_fu_1033_p2;
reg   [0:0] icmp_ln79_27_reg_1776;
reg   [0:0] icmp_ln79_27_reg_1776_pp0_iter1_reg;
reg   [0:0] icmp_ln79_27_reg_1776_pp0_iter2_reg;
wire   [0:0] icmp_ln79_28_fu_1047_p2;
reg   [0:0] icmp_ln79_28_reg_1781;
reg   [0:0] icmp_ln79_28_reg_1781_pp0_iter1_reg;
reg   [0:0] icmp_ln79_28_reg_1781_pp0_iter2_reg;
wire   [0:0] icmp_ln79_29_fu_1061_p2;
reg   [0:0] icmp_ln79_29_reg_1786;
reg   [0:0] icmp_ln79_29_reg_1786_pp0_iter1_reg;
reg   [0:0] icmp_ln79_29_reg_1786_pp0_iter2_reg;
wire   [0:0] icmp_ln79_30_fu_1075_p2;
reg   [0:0] icmp_ln79_30_reg_1791;
reg   [0:0] icmp_ln79_30_reg_1791_pp0_iter1_reg;
reg   [0:0] icmp_ln79_30_reg_1791_pp0_iter2_reg;
wire   [0:0] icmp_ln79_31_fu_1089_p2;
reg   [0:0] icmp_ln79_31_reg_1796;
reg   [0:0] icmp_ln79_31_reg_1796_pp0_iter1_reg;
reg   [0:0] icmp_ln79_31_reg_1796_pp0_iter2_reg;
wire   [0:0] w_fu_1095_p2;
reg   [0:0] w_reg_1801;
wire   [31:0] outw_22_fu_1262_p3;
reg   [31:0] outw_22_reg_1806;
wire   [31:0] outw_42_fu_1430_p3;
reg   [31:0] outw_42_reg_1812;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [31:0] output_1_fu_218;
wire   [31:0] outw_62_fu_1598_p3;
reg   [31:0] ap_sig_allocacmp_output_1_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [31:0] output_fu_222;
wire   [9:0] select_ln79_fu_621_p3;
wire   [0:0] icmp_ln79_fu_629_p2;
wire   [9:0] select_ln79_2_fu_643_p3;
wire   [31:0] outw_fu_635_p3;
wire   [0:0] icmp_ln79_1_fu_651_p2;
wire   [31:0] outw_1_fu_657_p4;
wire   [9:0] select_ln79_3_fu_675_p3;
wire   [9:0] select_ln79_4_fu_689_p3;
wire   [9:0] select_ln79_5_fu_703_p3;
wire   [9:0] select_ln79_6_fu_717_p3;
wire   [9:0] select_ln79_7_fu_731_p3;
wire   [9:0] select_ln79_8_fu_745_p3;
wire   [9:0] select_ln79_9_fu_759_p3;
wire   [9:0] select_ln79_10_fu_773_p3;
wire   [9:0] select_ln79_11_fu_787_p3;
wire   [9:0] select_ln79_12_fu_801_p3;
wire   [9:0] select_ln79_13_fu_815_p3;
wire   [9:0] select_ln79_14_fu_829_p3;
wire   [9:0] select_ln79_15_fu_843_p3;
wire   [9:0] select_ln79_16_fu_857_p3;
wire   [9:0] select_ln79_17_fu_871_p3;
wire   [9:0] select_ln79_18_fu_885_p3;
wire   [9:0] select_ln79_19_fu_899_p3;
wire   [9:0] select_ln79_20_fu_913_p3;
wire   [9:0] select_ln79_21_fu_927_p3;
wire   [9:0] select_ln79_22_fu_941_p3;
wire   [9:0] select_ln79_23_fu_955_p3;
wire   [9:0] select_ln79_24_fu_969_p3;
wire   [9:0] select_ln79_25_fu_983_p3;
wire   [9:0] select_ln79_26_fu_997_p3;
wire   [9:0] select_ln79_27_fu_1011_p3;
wire   [9:0] select_ln79_28_fu_1025_p3;
wire   [9:0] select_ln79_29_fu_1039_p3;
wire   [9:0] select_ln79_30_fu_1053_p3;
wire   [9:0] select_ln79_31_fu_1067_p3;
wire   [9:0] select_ln79_32_fu_1081_p3;
wire   [31:0] outw_3_fu_1101_p4;
wire   [31:0] outw_4_fu_1110_p3;
wire   [31:0] outw_5_fu_1116_p4;
wire   [31:0] outw_6_fu_1126_p3;
wire   [31:0] outw_7_fu_1133_p4;
wire   [31:0] outw_8_fu_1143_p3;
wire   [31:0] outw_9_fu_1150_p4;
wire   [31:0] outw_10_fu_1160_p3;
wire   [31:0] outw_11_fu_1167_p4;
wire   [31:0] outw_12_fu_1177_p3;
wire   [31:0] outw_13_fu_1184_p4;
wire   [31:0] outw_14_fu_1194_p3;
wire   [31:0] outw_15_fu_1201_p4;
wire   [31:0] outw_16_fu_1211_p3;
wire   [31:0] outw_17_fu_1218_p4;
wire   [31:0] outw_18_fu_1228_p3;
wire   [31:0] outw_19_fu_1235_p4;
wire   [31:0] outw_20_fu_1245_p3;
wire   [31:0] outw_21_fu_1252_p4;
wire   [31:0] outw_23_fu_1269_p4;
wire   [31:0] outw_24_fu_1278_p3;
wire   [31:0] outw_25_fu_1284_p4;
wire   [31:0] outw_26_fu_1294_p3;
wire   [31:0] outw_27_fu_1301_p4;
wire   [31:0] outw_28_fu_1311_p3;
wire   [31:0] outw_29_fu_1318_p4;
wire   [31:0] outw_30_fu_1328_p3;
wire   [31:0] outw_31_fu_1335_p4;
wire   [31:0] outw_32_fu_1345_p3;
wire   [31:0] outw_33_fu_1352_p4;
wire   [31:0] outw_34_fu_1362_p3;
wire   [31:0] outw_35_fu_1369_p4;
wire   [31:0] outw_36_fu_1379_p3;
wire   [31:0] outw_37_fu_1386_p4;
wire   [31:0] outw_38_fu_1396_p3;
wire   [31:0] outw_39_fu_1403_p4;
wire   [31:0] outw_40_fu_1413_p3;
wire   [31:0] outw_41_fu_1420_p4;
wire   [31:0] outw_43_fu_1437_p4;
wire   [31:0] outw_44_fu_1446_p3;
wire   [31:0] outw_45_fu_1452_p4;
wire   [31:0] outw_46_fu_1462_p3;
wire   [31:0] outw_47_fu_1469_p4;
wire   [31:0] outw_48_fu_1479_p3;
wire   [31:0] outw_49_fu_1486_p4;
wire   [31:0] outw_50_fu_1496_p3;
wire   [31:0] outw_51_fu_1503_p4;
wire   [31:0] outw_52_fu_1513_p3;
wire   [31:0] outw_53_fu_1520_p4;
wire   [31:0] outw_54_fu_1530_p3;
wire   [31:0] outw_55_fu_1537_p4;
wire   [31:0] outw_56_fu_1547_p3;
wire   [31:0] outw_57_fu_1554_p4;
wire   [31:0] outw_58_fu_1564_p3;
wire   [31:0] outw_59_fu_1571_p4;
wire   [31:0] outw_60_fu_1581_p3;
wire   [31:0] outw_61_fu_1588_p4;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1018;
reg    ap_condition_1023;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 output_1_fu_218 = 32'd0;
#0 output_fu_222 = 32'd0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

bnn_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_return_0_preg <= output_fu_222;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_return_1_preg <= ap_sig_allocacmp_output_1_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1023)) begin
            w1_reg_610 <= w_reg_1801;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            w1_reg_610 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln79_10_reg_1691 <= icmp_ln79_10_fu_795_p2;
        icmp_ln79_11_reg_1696 <= icmp_ln79_11_fu_809_p2;
        icmp_ln79_12_reg_1701 <= icmp_ln79_12_fu_823_p2;
        icmp_ln79_12_reg_1701_pp0_iter1_reg <= icmp_ln79_12_reg_1701;
        icmp_ln79_13_reg_1706 <= icmp_ln79_13_fu_837_p2;
        icmp_ln79_13_reg_1706_pp0_iter1_reg <= icmp_ln79_13_reg_1706;
        icmp_ln79_14_reg_1711 <= icmp_ln79_14_fu_851_p2;
        icmp_ln79_14_reg_1711_pp0_iter1_reg <= icmp_ln79_14_reg_1711;
        icmp_ln79_15_reg_1716 <= icmp_ln79_15_fu_865_p2;
        icmp_ln79_15_reg_1716_pp0_iter1_reg <= icmp_ln79_15_reg_1716;
        icmp_ln79_16_reg_1721 <= icmp_ln79_16_fu_879_p2;
        icmp_ln79_16_reg_1721_pp0_iter1_reg <= icmp_ln79_16_reg_1721;
        icmp_ln79_17_reg_1726 <= icmp_ln79_17_fu_893_p2;
        icmp_ln79_17_reg_1726_pp0_iter1_reg <= icmp_ln79_17_reg_1726;
        icmp_ln79_18_reg_1731 <= icmp_ln79_18_fu_907_p2;
        icmp_ln79_18_reg_1731_pp0_iter1_reg <= icmp_ln79_18_reg_1731;
        icmp_ln79_19_reg_1736 <= icmp_ln79_19_fu_921_p2;
        icmp_ln79_19_reg_1736_pp0_iter1_reg <= icmp_ln79_19_reg_1736;
        icmp_ln79_20_reg_1741 <= icmp_ln79_20_fu_935_p2;
        icmp_ln79_20_reg_1741_pp0_iter1_reg <= icmp_ln79_20_reg_1741;
        icmp_ln79_21_reg_1746 <= icmp_ln79_21_fu_949_p2;
        icmp_ln79_21_reg_1746_pp0_iter1_reg <= icmp_ln79_21_reg_1746;
        icmp_ln79_22_reg_1751 <= icmp_ln79_22_fu_963_p2;
        icmp_ln79_22_reg_1751_pp0_iter1_reg <= icmp_ln79_22_reg_1751;
        icmp_ln79_23_reg_1756 <= icmp_ln79_23_fu_977_p2;
        icmp_ln79_23_reg_1756_pp0_iter1_reg <= icmp_ln79_23_reg_1756;
        icmp_ln79_24_reg_1761 <= icmp_ln79_24_fu_991_p2;
        icmp_ln79_24_reg_1761_pp0_iter1_reg <= icmp_ln79_24_reg_1761;
        icmp_ln79_25_reg_1766 <= icmp_ln79_25_fu_1005_p2;
        icmp_ln79_25_reg_1766_pp0_iter1_reg <= icmp_ln79_25_reg_1766;
        icmp_ln79_26_reg_1771 <= icmp_ln79_26_fu_1019_p2;
        icmp_ln79_26_reg_1771_pp0_iter1_reg <= icmp_ln79_26_reg_1771;
        icmp_ln79_27_reg_1776 <= icmp_ln79_27_fu_1033_p2;
        icmp_ln79_27_reg_1776_pp0_iter1_reg <= icmp_ln79_27_reg_1776;
        icmp_ln79_28_reg_1781 <= icmp_ln79_28_fu_1047_p2;
        icmp_ln79_28_reg_1781_pp0_iter1_reg <= icmp_ln79_28_reg_1781;
        icmp_ln79_29_reg_1786 <= icmp_ln79_29_fu_1061_p2;
        icmp_ln79_29_reg_1786_pp0_iter1_reg <= icmp_ln79_29_reg_1786;
        icmp_ln79_2_reg_1651 <= icmp_ln79_2_fu_683_p2;
        icmp_ln79_30_reg_1791 <= icmp_ln79_30_fu_1075_p2;
        icmp_ln79_30_reg_1791_pp0_iter1_reg <= icmp_ln79_30_reg_1791;
        icmp_ln79_31_reg_1796 <= icmp_ln79_31_fu_1089_p2;
        icmp_ln79_31_reg_1796_pp0_iter1_reg <= icmp_ln79_31_reg_1796;
        icmp_ln79_3_reg_1656 <= icmp_ln79_3_fu_697_p2;
        icmp_ln79_4_reg_1661 <= icmp_ln79_4_fu_711_p2;
        icmp_ln79_5_reg_1666 <= icmp_ln79_5_fu_725_p2;
        icmp_ln79_6_reg_1671 <= icmp_ln79_6_fu_739_p2;
        icmp_ln79_7_reg_1676 <= icmp_ln79_7_fu_753_p2;
        icmp_ln79_8_reg_1681 <= icmp_ln79_8_fu_767_p2;
        icmp_ln79_9_reg_1686 <= icmp_ln79_9_fu_781_p2;
        outw_22_reg_1806 <= outw_22_fu_1262_p3;
        outw_2_reg_1645 <= outw_2_fu_667_p3;
        w1_reg_610_pp0_iter1_reg <= w1_reg_610;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln79_22_reg_1751_pp0_iter2_reg <= icmp_ln79_22_reg_1751_pp0_iter1_reg;
        icmp_ln79_23_reg_1756_pp0_iter2_reg <= icmp_ln79_23_reg_1756_pp0_iter1_reg;
        icmp_ln79_24_reg_1761_pp0_iter2_reg <= icmp_ln79_24_reg_1761_pp0_iter1_reg;
        icmp_ln79_25_reg_1766_pp0_iter2_reg <= icmp_ln79_25_reg_1766_pp0_iter1_reg;
        icmp_ln79_26_reg_1771_pp0_iter2_reg <= icmp_ln79_26_reg_1771_pp0_iter1_reg;
        icmp_ln79_27_reg_1776_pp0_iter2_reg <= icmp_ln79_27_reg_1776_pp0_iter1_reg;
        icmp_ln79_28_reg_1781_pp0_iter2_reg <= icmp_ln79_28_reg_1781_pp0_iter1_reg;
        icmp_ln79_29_reg_1786_pp0_iter2_reg <= icmp_ln79_29_reg_1786_pp0_iter1_reg;
        icmp_ln79_30_reg_1791_pp0_iter2_reg <= icmp_ln79_30_reg_1791_pp0_iter1_reg;
        icmp_ln79_31_reg_1796_pp0_iter2_reg <= icmp_ln79_31_reg_1796_pp0_iter1_reg;
        outw_42_reg_1812 <= outw_42_fu_1430_p3;
        w1_reg_610_pp0_iter2_reg <= w1_reg_610_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (w1_reg_610_pp0_iter2_reg == 1'd1))) begin
        output_1_fu_218 <= outw_62_fu_1598_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (w1_reg_610_pp0_iter2_reg == 1'd0))) begin
        output_fu_222 <= outw_62_fu_1598_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_reg_1801 <= w_fu_1095_p2;
    end
end

always @ (*) begin
    if (((ap_phi_mux_w1_phi_fu_613_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1018)) begin
            ap_phi_mux_w1_phi_fu_613_p4 = w_reg_1801;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_w1_phi_fu_613_p4 = 1'd0;
        end else begin
            ap_phi_mux_w1_phi_fu_613_p4 = w1_reg_610;
        end
    end else begin
        ap_phi_mux_w1_phi_fu_613_p4 = w1_reg_610;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_return_0 = output_fu_222;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_return_1 = ap_sig_allocacmp_output_1_load;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (w1_reg_610_pp0_iter2_reg == 1'd1))) begin
        ap_sig_allocacmp_output_1_load = outw_62_fu_1598_p3;
    end else begin
        ap_sig_allocacmp_output_1_load = output_1_fu_218;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_1018 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (w1_reg_610 == 1'd0));
end

always @ (*) begin
    ap_condition_1023 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (w1_reg_610 == 1'd0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln79_10_fu_795_p2 = (($signed(select_ln79_11_fu_787_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_11_fu_809_p2 = (($signed(select_ln79_12_fu_801_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_12_fu_823_p2 = (($signed(select_ln79_13_fu_815_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_13_fu_837_p2 = (($signed(select_ln79_14_fu_829_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_14_fu_851_p2 = (($signed(select_ln79_15_fu_843_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_15_fu_865_p2 = (($signed(select_ln79_16_fu_857_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_16_fu_879_p2 = (($signed(select_ln79_17_fu_871_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_17_fu_893_p2 = (($signed(select_ln79_18_fu_885_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_18_fu_907_p2 = (($signed(select_ln79_19_fu_899_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_19_fu_921_p2 = (($signed(select_ln79_20_fu_913_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_651_p2 = (($signed(select_ln79_2_fu_643_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_20_fu_935_p2 = (($signed(select_ln79_21_fu_927_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_21_fu_949_p2 = (($signed(select_ln79_22_fu_941_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_22_fu_963_p2 = (($signed(select_ln79_23_fu_955_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_23_fu_977_p2 = (($signed(select_ln79_24_fu_969_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_24_fu_991_p2 = (($signed(select_ln79_25_fu_983_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_25_fu_1005_p2 = (($signed(select_ln79_26_fu_997_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_26_fu_1019_p2 = (($signed(select_ln79_27_fu_1011_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_27_fu_1033_p2 = (($signed(select_ln79_28_fu_1025_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_28_fu_1047_p2 = (($signed(select_ln79_29_fu_1039_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_29_fu_1061_p2 = (($signed(select_ln79_30_fu_1053_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_2_fu_683_p2 = (($signed(select_ln79_3_fu_675_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_30_fu_1075_p2 = (($signed(select_ln79_31_fu_1067_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_31_fu_1089_p2 = (($signed(select_ln79_32_fu_1081_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_3_fu_697_p2 = (($signed(select_ln79_4_fu_689_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_4_fu_711_p2 = (($signed(select_ln79_5_fu_703_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_5_fu_725_p2 = (($signed(select_ln79_6_fu_717_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_6_fu_739_p2 = (($signed(select_ln79_7_fu_731_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_7_fu_753_p2 = (($signed(select_ln79_8_fu_745_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_8_fu_767_p2 = (($signed(select_ln79_9_fu_759_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_9_fu_781_p2 = (($signed(select_ln79_10_fu_773_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_629_p2 = (($signed(select_ln79_fu_621_p3) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign outw_10_fu_1160_p3 = ((icmp_ln79_5_reg_1666[0:0] == 1'b1) ? outw_9_fu_1150_p4 : outw_8_fu_1143_p3);

assign outw_11_fu_1167_p4 = {outw_10_fu_1160_p3[32 - 1:26], |(1'd1), outw_10_fu_1160_p3[24:0]};

assign outw_12_fu_1177_p3 = ((icmp_ln79_6_reg_1671[0:0] == 1'b1) ? outw_11_fu_1167_p4 : outw_10_fu_1160_p3);

assign outw_13_fu_1184_p4 = {outw_12_fu_1177_p3[32 - 1:25], |(1'd1), outw_12_fu_1177_p3[23:0]};

assign outw_14_fu_1194_p3 = ((icmp_ln79_7_reg_1676[0:0] == 1'b1) ? outw_13_fu_1184_p4 : outw_12_fu_1177_p3);

assign outw_15_fu_1201_p4 = {outw_14_fu_1194_p3[32 - 1:24], |(1'd1), outw_14_fu_1194_p3[22:0]};

assign outw_16_fu_1211_p3 = ((icmp_ln79_8_reg_1681[0:0] == 1'b1) ? outw_15_fu_1201_p4 : outw_14_fu_1194_p3);

assign outw_17_fu_1218_p4 = {outw_16_fu_1211_p3[32 - 1:23], |(1'd1), outw_16_fu_1211_p3[21:0]};

assign outw_18_fu_1228_p3 = ((icmp_ln79_9_reg_1686[0:0] == 1'b1) ? outw_17_fu_1218_p4 : outw_16_fu_1211_p3);

assign outw_19_fu_1235_p4 = {outw_18_fu_1228_p3[32 - 1:22], |(1'd1), outw_18_fu_1228_p3[20:0]};

assign outw_1_fu_657_p4 = {outw_fu_635_p3[32 - 1:31], |(1'd1), outw_fu_635_p3[29:0]};

assign outw_20_fu_1245_p3 = ((icmp_ln79_10_reg_1691[0:0] == 1'b1) ? outw_19_fu_1235_p4 : outw_18_fu_1228_p3);

assign outw_21_fu_1252_p4 = {outw_20_fu_1245_p3[32 - 1:21], |(1'd1), outw_20_fu_1245_p3[19:0]};

assign outw_22_fu_1262_p3 = ((icmp_ln79_11_reg_1696[0:0] == 1'b1) ? outw_21_fu_1252_p4 : outw_20_fu_1245_p3);

assign outw_23_fu_1269_p4 = {outw_22_reg_1806[32 - 1:20], |(1'd1), outw_22_reg_1806[18:0]};

assign outw_24_fu_1278_p3 = ((icmp_ln79_12_reg_1701_pp0_iter1_reg[0:0] == 1'b1) ? outw_23_fu_1269_p4 : outw_22_reg_1806);

assign outw_25_fu_1284_p4 = {outw_24_fu_1278_p3[32 - 1:19], |(1'd1), outw_24_fu_1278_p3[17:0]};

assign outw_26_fu_1294_p3 = ((icmp_ln79_13_reg_1706_pp0_iter1_reg[0:0] == 1'b1) ? outw_25_fu_1284_p4 : outw_24_fu_1278_p3);

assign outw_27_fu_1301_p4 = {outw_26_fu_1294_p3[32 - 1:18], |(1'd1), outw_26_fu_1294_p3[16:0]};

assign outw_28_fu_1311_p3 = ((icmp_ln79_14_reg_1711_pp0_iter1_reg[0:0] == 1'b1) ? outw_27_fu_1301_p4 : outw_26_fu_1294_p3);

assign outw_29_fu_1318_p4 = {outw_28_fu_1311_p3[32 - 1:17], |(1'd1), outw_28_fu_1311_p3[15:0]};

assign outw_2_fu_667_p3 = ((icmp_ln79_1_fu_651_p2[0:0] == 1'b1) ? outw_1_fu_657_p4 : outw_fu_635_p3);

assign outw_30_fu_1328_p3 = ((icmp_ln79_15_reg_1716_pp0_iter1_reg[0:0] == 1'b1) ? outw_29_fu_1318_p4 : outw_28_fu_1311_p3);

assign outw_31_fu_1335_p4 = {outw_30_fu_1328_p3[32 - 1:16], |(1'd1), outw_30_fu_1328_p3[14:0]};

assign outw_32_fu_1345_p3 = ((icmp_ln79_16_reg_1721_pp0_iter1_reg[0:0] == 1'b1) ? outw_31_fu_1335_p4 : outw_30_fu_1328_p3);

assign outw_33_fu_1352_p4 = {outw_32_fu_1345_p3[32 - 1:15], |(1'd1), outw_32_fu_1345_p3[13:0]};

assign outw_34_fu_1362_p3 = ((icmp_ln79_17_reg_1726_pp0_iter1_reg[0:0] == 1'b1) ? outw_33_fu_1352_p4 : outw_32_fu_1345_p3);

assign outw_35_fu_1369_p4 = {outw_34_fu_1362_p3[32 - 1:14], |(1'd1), outw_34_fu_1362_p3[12:0]};

assign outw_36_fu_1379_p3 = ((icmp_ln79_18_reg_1731_pp0_iter1_reg[0:0] == 1'b1) ? outw_35_fu_1369_p4 : outw_34_fu_1362_p3);

assign outw_37_fu_1386_p4 = {outw_36_fu_1379_p3[32 - 1:13], |(1'd1), outw_36_fu_1379_p3[11:0]};

assign outw_38_fu_1396_p3 = ((icmp_ln79_19_reg_1736_pp0_iter1_reg[0:0] == 1'b1) ? outw_37_fu_1386_p4 : outw_36_fu_1379_p3);

assign outw_39_fu_1403_p4 = {outw_38_fu_1396_p3[32 - 1:12], |(1'd1), outw_38_fu_1396_p3[10:0]};

assign outw_3_fu_1101_p4 = {outw_2_reg_1645[32 - 1:30], |(1'd1), outw_2_reg_1645[28:0]};

assign outw_40_fu_1413_p3 = ((icmp_ln79_20_reg_1741_pp0_iter1_reg[0:0] == 1'b1) ? outw_39_fu_1403_p4 : outw_38_fu_1396_p3);

assign outw_41_fu_1420_p4 = {outw_40_fu_1413_p3[32 - 1:11], |(1'd1), outw_40_fu_1413_p3[9:0]};

assign outw_42_fu_1430_p3 = ((icmp_ln79_21_reg_1746_pp0_iter1_reg[0:0] == 1'b1) ? outw_41_fu_1420_p4 : outw_40_fu_1413_p3);

assign outw_43_fu_1437_p4 = {outw_42_reg_1812[32 - 1:10], |(1'd1), outw_42_reg_1812[8:0]};

assign outw_44_fu_1446_p3 = ((icmp_ln79_22_reg_1751_pp0_iter2_reg[0:0] == 1'b1) ? outw_43_fu_1437_p4 : outw_42_reg_1812);

assign outw_45_fu_1452_p4 = {outw_44_fu_1446_p3[32 - 1:9], |(1'd1), outw_44_fu_1446_p3[7:0]};

assign outw_46_fu_1462_p3 = ((icmp_ln79_23_reg_1756_pp0_iter2_reg[0:0] == 1'b1) ? outw_45_fu_1452_p4 : outw_44_fu_1446_p3);

assign outw_47_fu_1469_p4 = {outw_46_fu_1462_p3[32 - 1:8], |(1'd1), outw_46_fu_1462_p3[6:0]};

assign outw_48_fu_1479_p3 = ((icmp_ln79_24_reg_1761_pp0_iter2_reg[0:0] == 1'b1) ? outw_47_fu_1469_p4 : outw_46_fu_1462_p3);

assign outw_49_fu_1486_p4 = {outw_48_fu_1479_p3[32 - 1:7], |(1'd1), outw_48_fu_1479_p3[5:0]};

assign outw_4_fu_1110_p3 = ((icmp_ln79_2_reg_1651[0:0] == 1'b1) ? outw_3_fu_1101_p4 : outw_2_reg_1645);

assign outw_50_fu_1496_p3 = ((icmp_ln79_25_reg_1766_pp0_iter2_reg[0:0] == 1'b1) ? outw_49_fu_1486_p4 : outw_48_fu_1479_p3);

assign outw_51_fu_1503_p4 = {outw_50_fu_1496_p3[32 - 1:6], |(1'd1), outw_50_fu_1496_p3[4:0]};

assign outw_52_fu_1513_p3 = ((icmp_ln79_26_reg_1771_pp0_iter2_reg[0:0] == 1'b1) ? outw_51_fu_1503_p4 : outw_50_fu_1496_p3);

assign outw_53_fu_1520_p4 = {outw_52_fu_1513_p3[32 - 1:5], |(1'd1), outw_52_fu_1513_p3[3:0]};

assign outw_54_fu_1530_p3 = ((icmp_ln79_27_reg_1776_pp0_iter2_reg[0:0] == 1'b1) ? outw_53_fu_1520_p4 : outw_52_fu_1513_p3);

assign outw_55_fu_1537_p4 = {outw_54_fu_1530_p3[32 - 1:4], |(1'd1), outw_54_fu_1530_p3[2:0]};

assign outw_56_fu_1547_p3 = ((icmp_ln79_28_reg_1781_pp0_iter2_reg[0:0] == 1'b1) ? outw_55_fu_1537_p4 : outw_54_fu_1530_p3);

assign outw_57_fu_1554_p4 = {outw_56_fu_1547_p3[32 - 1:3], |(1'd1), outw_56_fu_1547_p3[1:0]};

assign outw_58_fu_1564_p3 = ((icmp_ln79_29_reg_1786_pp0_iter2_reg[0:0] == 1'b1) ? outw_57_fu_1554_p4 : outw_56_fu_1547_p3);

assign outw_59_fu_1571_p4 = {outw_58_fu_1564_p3[32 - 1:2], |(1'd1), outw_58_fu_1564_p3[0:0]};

assign outw_5_fu_1116_p4 = {outw_4_fu_1110_p3[32 - 1:29], |(1'd1), outw_4_fu_1110_p3[27:0]};

assign outw_60_fu_1581_p3 = ((icmp_ln79_30_reg_1791_pp0_iter2_reg[0:0] == 1'b1) ? outw_59_fu_1571_p4 : outw_58_fu_1564_p3);

assign outw_61_fu_1588_p4 = {outw_60_fu_1581_p3[32-1:1], |(1'd1)};

assign outw_62_fu_1598_p3 = ((icmp_ln79_31_reg_1796_pp0_iter2_reg[0:0] == 1'b1) ? outw_61_fu_1588_p4 : outw_60_fu_1581_p3);

assign outw_6_fu_1126_p3 = ((icmp_ln79_3_reg_1656[0:0] == 1'b1) ? outw_5_fu_1116_p4 : outw_4_fu_1110_p3);

assign outw_7_fu_1133_p4 = {outw_6_fu_1126_p3[32 - 1:28], |(1'd1), outw_6_fu_1126_p3[26:0]};

assign outw_8_fu_1143_p3 = ((icmp_ln79_4_reg_1661[0:0] == 1'b1) ? outw_7_fu_1133_p4 : outw_6_fu_1126_p3);

assign outw_9_fu_1150_p4 = {outw_8_fu_1143_p3[32 - 1:27], |(1'd1), outw_8_fu_1143_p3[25:0]};

assign outw_fu_635_p3 = ((icmp_ln79_fu_629_p2[0:0] == 1'b1) ? 32'd2147483648 : 32'd0);

assign select_ln79_10_fu_773_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read41 : p_read9);

assign select_ln79_11_fu_787_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read42 : p_read10);

assign select_ln79_12_fu_801_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read43 : p_read11);

assign select_ln79_13_fu_815_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read44 : p_read12);

assign select_ln79_14_fu_829_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read45 : p_read13);

assign select_ln79_15_fu_843_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read46 : p_read14);

assign select_ln79_16_fu_857_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read47 : p_read15);

assign select_ln79_17_fu_871_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read48 : p_read16);

assign select_ln79_18_fu_885_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read49 : p_read17);

assign select_ln79_19_fu_899_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read50 : p_read18);

assign select_ln79_20_fu_913_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read51 : p_read19);

assign select_ln79_21_fu_927_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read52 : p_read20);

assign select_ln79_22_fu_941_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read53 : p_read21);

assign select_ln79_23_fu_955_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read54 : p_read22);

assign select_ln79_24_fu_969_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read55 : p_read23);

assign select_ln79_25_fu_983_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read56 : p_read24);

assign select_ln79_26_fu_997_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read57 : p_read25);

assign select_ln79_27_fu_1011_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read58 : p_read26);

assign select_ln79_28_fu_1025_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read59 : p_read27);

assign select_ln79_29_fu_1039_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read60 : p_read28);

assign select_ln79_2_fu_643_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read33 : p_read1);

assign select_ln79_30_fu_1053_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read61 : p_read29);

assign select_ln79_31_fu_1067_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read62 : p_read30);

assign select_ln79_32_fu_1081_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read63 : p_read31);

assign select_ln79_3_fu_675_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read34 : p_read2);

assign select_ln79_4_fu_689_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read35 : p_read3);

assign select_ln79_5_fu_703_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read36 : p_read4);

assign select_ln79_6_fu_717_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read37 : p_read5);

assign select_ln79_7_fu_731_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read38 : p_read6);

assign select_ln79_8_fu_745_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read39 : p_read7);

assign select_ln79_9_fu_759_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read40 : p_read8);

assign select_ln79_fu_621_p3 = ((ap_phi_mux_w1_phi_fu_613_p4[0:0] == 1'b1) ? p_read32 : p_read);

assign w_fu_1095_p2 = (ap_phi_mux_w1_phi_fu_613_p4 ^ 1'd1);

endmodule //bnn_sign_and_quantize_2
