{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771859469259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771859469260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:11:08 2026 " "Processing started: Mon Feb 23 16:11:08 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771859469260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1771859469260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_sta MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1771859469260 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1771859469363 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1771859469798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859469823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859469823 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1771859469944 ""}
{ "Info" "ISTA_SDC_FOUND" "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc " "Reading SDC File: '//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1771859469981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 4 MAX10_CLK1_50 port " "Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1771859469984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MAX1000_Replica1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\] " "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771859469985 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1771859469985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 10 KEY\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(10): KEY\[*\] could not be matched with a port" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1771859469986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY\[*\]\}\] " "set_false_path -from \[get_ports \{KEY\[*\]\}\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771859469986 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1771859469986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 11 LEDR\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(11): LEDR\[*\] could not be matched with a port" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1771859469986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{LEDR\[*\]\}\] " "set_false_path -to \[get_ports \{LEDR\[*\]\}\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771859469986 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1771859469986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859469990 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK12M CLK12M " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK12M CLK12M" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771859469990 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771859469990 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771859469990 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859469990 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859469990 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:sdram\|need_refresh sdram_controller:sdram\|need_refresh " "create_clock -period 1.000 -name sdram_controller:sdram\|need_refresh sdram_controller:sdram\|need_refresh" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771859469991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frac_clk_div:cclk\|clk_i frac_clk_div:cclk\|clk_i " "create_clock -period 1.000 -name frac_clk_div:cclk\|clk_i frac_clk_div:cclk\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771859469991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771859469991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771859469991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frac_clk_div:sclk\|clk_i frac_clk_div:sclk\|clk_i " "create_clock -period 1.000 -name frac_clk_div:sclk\|clk_i frac_clk_div:sclk\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771859469991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:sdram\|seq_count\[0\] sdram_controller:sdram\|seq_count\[0\] " "create_clock -period 1.000 -name sdram_controller:sdram\|seq_count\[0\] sdram_controller:sdram\|seq_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771859469991 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859469991 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1771859469996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859469997 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1771859469997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1771859470014 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1771859470022 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771859470025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.391 " "Worst-case setup slack is -13.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.391           -1214.062 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "  -13.391           -1214.062 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.094            -544.806 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "  -13.094            -544.806 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.347            -660.883 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -10.347            -660.883 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.314             -13.817 sdram_controller:sdram\|seq_count\[0\]  " "   -8.314             -13.817 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.727            -169.397 sdram_controller:sdram\|need_refresh  " "   -6.727            -169.397 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.335             -10.178 frac_clk_div:cclk\|clk_i  " "   -5.335             -10.178 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668             -76.985 frac_clk_div:sclk\|clk_i  " "   -2.668             -76.985 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823              -1.645 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.823              -1.645 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.580 " "Worst-case hold slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -0.580 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -0.580              -0.580 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -0.317              -0.317 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.491 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.254              -0.491 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -0.416 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.208              -0.416 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 frac_clk_div:sclk\|clk_i  " "    0.239               0.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 frac_clk_div:cclk\|clk_i  " "    1.055               0.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.290               0.000 sdram_controller:sdram\|need_refresh  " "    2.290               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    2.785               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771859470039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771859470043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 frac_clk_div:sclk\|clk_i  " "   -1.487             -68.402 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 frac_clk_div:cclk\|clk_i  " "   -1.487              -2.974 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.074 sdram_controller:sdram\|seq_count\[0\]  " "   -0.049              -0.074 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 sdram_controller:sdram\|need_refresh  " "    0.352               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.878               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.878               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.896               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.530               0.000 CLK12M  " "   41.530               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470046 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771859470057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859470057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771859470062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1771859470079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1771859470585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859470680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771859470692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.643 " "Worst-case setup slack is -12.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.643           -1146.437 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "  -12.643           -1146.437 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.390            -514.948 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "  -12.390            -514.948 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.724            -616.163 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.724            -616.163 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.052             -13.504 sdram_controller:sdram\|seq_count\[0\]  " "   -8.052             -13.504 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.850            -171.817 sdram_controller:sdram\|need_refresh  " "   -6.850            -171.817 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.044              -9.653 frac_clk_div:cclk\|clk_i  " "   -5.044              -9.653 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.493             -70.224 frac_clk_div:sclk\|clk_i  " "   -2.493             -70.224 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -1.394 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.697              -1.394 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.457 " "Worst-case hold slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -0.457 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -0.457              -0.457 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.613 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.314              -0.613 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.322 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -0.280              -0.322 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -0.543 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.272              -0.543 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 frac_clk_div:sclk\|clk_i  " "    0.204               0.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 frac_clk_div:cclk\|clk_i  " "    0.926               0.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.971               0.000 sdram_controller:sdram\|need_refresh  " "    1.971               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.464               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    2.464               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771859470707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771859470711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 frac_clk_div:sclk\|clk_i  " "   -1.487             -68.402 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 frac_clk_div:cclk\|clk_i  " "   -1.487              -2.974 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 sdram_controller:sdram\|seq_count\[0\]  " "   -0.038              -0.038 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 sdram_controller:sdram\|need_refresh  " "    0.254               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.851               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.851               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.896               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.384               0.000 CLK12M  " "   41.384               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470714 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771859470725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859470725 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771859470730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859470855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771859470859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.764 " "Worst-case setup slack is -4.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.764            -402.389 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -4.764            -402.389 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.616            -175.639 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -4.616            -175.639 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.432            -291.385 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.432            -291.385 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564              -6.066 sdram_controller:sdram\|seq_count\[0\]  " "   -3.564              -6.066 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010             -72.604 sdram_controller:sdram\|need_refresh  " "   -3.010             -72.604 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.429              -4.621 frac_clk_div:cclk\|clk_i  " "   -2.429              -4.621 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -1.114 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.557              -1.114 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -6.471 frac_clk_div:sclk\|clk_i  " "   -0.456              -6.471 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.712 " "Worst-case hold slack is -0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712              -1.204 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -0.712              -1.204 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.491 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -0.491              -0.491 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.246 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.125              -0.246 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.192 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.102              -0.192 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 frac_clk_div:sclk\|clk_i  " "    0.058               0.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 frac_clk_div:cclk\|clk_i  " "    0.378               0.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 sdram_controller:sdram\|need_refresh  " "    0.700               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    1.101               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771859470873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771859470877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -120.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -1.000            -120.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -1.000             -68.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 frac_clk_div:sclk\|clk_i  " "   -1.000             -46.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 frac_clk_div:cclk\|clk_i  " "   -1.000              -2.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    0.292               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 sdram_controller:sdram\|need_refresh  " "    0.383               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.907               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.907               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.936               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.936               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.184               0.000 CLK12M  " "   41.184               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771859470881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771859470881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771859470891 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771859470891 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771859471476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771859471476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771859471540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:11:11 2026 " "Processing ended: Mon Feb 23 16:11:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771859471540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771859471540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771859471540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1771859471540 ""}
