Drill report for C:\Users\evoredy\Desktop\repos\releases\utils\Tie-PCB\Tie-Riser\riser.kicad_pcb
Created on 6/5/2019 8:45:43 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  In3.Cu                    in3
    L5 :  In4.Cu                    in4
    L6 :  In5.Cu                    in5
    L7 :  In6.Cu                    in6
    L8 :  B.Cu                      back


Drill file 'riser-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (8 holes)
    T2  0.80mm  0.031"  (192 holes)

    Total plated holes count 200


Drill file 'riser-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  2.70mm  0.106"  (4 holes)

    Total unplated holes count 4
