

================================================================
== Vitis HLS Report for 'zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s'
================================================================
* Date:           Fri Mar  1 05:40:04 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.127 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  56.661 ns|  56.661 ns|   17|   17|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadLeft   |        7|        7|         1|          -|          -|     7|        no|
        |- CopyMain  |        8|        8|         2|          -|          -|     4|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       94|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|      137|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_12_fu_79_p2       |         +|   0|  0|  10|           3|           1|
    |i_14_fu_104_p2      |         +|   0|  0|  10|           3|           1|
    |ap_block_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_73_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln37_fu_98_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state4     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          15|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |i_8_fu_46          |   9|          2|    3|          6|
    |i_fu_42            |   9|          2|    3|          6|
    |layer26_out_blk_n  |   9|          2|    1|          2|
    |layer26_out_din    |  14|          3|  256|        768|
    |layer5_out_blk_n   |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  94|         20|  267|        793|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  4|   0|    4|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i_8_fu_46       |  3|   0|    3|          0|
    |i_fu_42         |  3|   0|    3|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 12|   0|   12|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26>|  return value|
|layer5_out_dout             |   in|  256|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_num_data_valid   |   in|    3|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_fifo_cap         |   in|    3|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_empty_n          |   in|    1|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_read             |  out|    1|     ap_fifo|                                                    layer5_out|       pointer|
|layer26_out_din             |  out|  256|     ap_fifo|                                                   layer26_out|       pointer|
|layer26_out_num_data_valid  |   in|    5|     ap_fifo|                                                   layer26_out|       pointer|
|layer26_out_fifo_cap        |   in|    5|     ap_fifo|                                                   layer26_out|       pointer|
|layer26_out_full_n          |   in|    1|     ap_fifo|                                                   layer26_out|       pointer|
|layer26_out_write           |  out|    1|     ap_fifo|                                                   layer26_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer26_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer5_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln32 = store i3 0, i3 %i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 8 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 9 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_11 = load i3 %i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 10 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.49ns)   --->   "%icmp_ln32 = icmp_eq  i3 %i_11, i3 7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 11 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%i_12 = add i3 %i_11, i3 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 13 'add' 'i_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc.split, void %for.body.i7.preheader" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 14 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 15 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.13ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer26_out, i256 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:15]   --->   Operation 16 'write' 'write_ln15' <Predicate = (!icmp_ln32)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 11> <FIFO>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln32 = store i3 %i_12, i3 %i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 17 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:32]   --->   Operation 18 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 19 'alloca' 'i_8' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln37 = store i3 0, i3 %i_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 20 'store' 'store_ln37' <Predicate = (icmp_ln32)> <Delay = 0.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body.i7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 21 'br' 'br_ln37' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_13 = load i3 %i_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 22 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln37 = icmp_eq  i3 %i_13, i3 4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 23 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 24 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.57ns)   --->   "%i_14 = add i3 %i_13, i3 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 25 'add' 'i_14' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body.i7.split, void %for.end16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 26 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln37 = store i3 %i_14, i3 %i_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 27 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:45]   --->   Operation 28 'ret' 'ret_ln45' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 29 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.98ns)   --->   "%layer5_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer5_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:20]   --->   Operation 30 'read' 'layer5_out_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 31 [1/1] (1.13ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer26_out, i256 %layer5_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:26]   --->   Operation 31 'write' 'write_ln26' <Predicate = true> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 11> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body.i7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_padding_stream.h:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer26_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01100]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln32        (store            ) [ 00000]
br_ln32           (br               ) [ 00000]
i_11              (load             ) [ 00000]
icmp_ln32         (icmp             ) [ 00100]
empty             (speclooptripcount) [ 00000]
i_12              (add              ) [ 00000]
br_ln32           (br               ) [ 00000]
specloopname_ln32 (specloopname     ) [ 00000]
write_ln15        (write            ) [ 00000]
store_ln32        (store            ) [ 00000]
br_ln32           (br               ) [ 00000]
i_8               (alloca           ) [ 00111]
store_ln37        (store            ) [ 00000]
br_ln37           (br               ) [ 00000]
i_13              (load             ) [ 00000]
icmp_ln37         (icmp             ) [ 00011]
empty_70          (speclooptripcount) [ 00000]
i_14              (add              ) [ 00000]
br_ln37           (br               ) [ 00000]
store_ln37        (store            ) [ 00000]
ret_ln45          (ret              ) [ 00000]
specloopname_ln37 (specloopname     ) [ 00000]
layer5_out_read   (read             ) [ 00000]
write_ln26        (write            ) [ 00000]
br_ln37           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer5_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer26_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer26_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_8_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="256" slack="0"/>
<pin id="53" dir="0" index="2" bw="256" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln26/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="layer5_out_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="256" slack="0"/>
<pin id="60" dir="0" index="1" bw="256" slack="0"/>
<pin id="61" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer5_out_read/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln32_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="3" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_11_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="1"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln32_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="3" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_12_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln32_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="1"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln37_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_13_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln37_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_14_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln37_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="1"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_8_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="64"><net_src comp="58" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="79" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="42" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="128"><net_src comp="46" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer26_out | {2 4 }
 - Input state : 
	Port: zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config26> : layer5_out | {4 }
  - Chain level:
	State 1
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		i_12 : 1
		br_ln32 : 2
		store_ln32 : 2
		store_ln37 : 1
	State 3
		icmp_ln37 : 1
		i_14 : 1
		br_ln37 : 2
		store_ln37 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_12_fu_79         |    0    |    10   |
|          |         i_14_fu_104        |    0    |    10   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln32_fu_73      |    0    |    8    |
|          |       icmp_ln37_fu_98      |    0    |    8    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_50      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   | layer5_out_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    36   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_8_reg_125|    3   |
| i_reg_115 |    3   |
+-----------+--------+
|   Total   |    6   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_50 |  p2  |   2  |  256 |   512  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   512  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    6   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    6   |   45   |
+-----------+--------+--------+--------+
