,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/gsmecher/minimax.git,2022-10-26 23:02:11+00:00,"Minimax: a Compressed-First, Microcoded RISC-V CPU",13,gsmecher/minimax,558107635,Verilog,minimax,253,194,2024-04-09 04:43:10+00:00,[],https://api.github.com/licenses/bsd-3-clause
1,https://github.com/WilsonChen003/HDLGen.git,2022-10-30 13:51:09+00:00,"HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work &  improve effiency with a few embedded functions, with ZERO learning-curve",20,WilsonChen003/HDLGen,559558993,Verilog,HDLGen,22136,75,2024-04-04 12:21:38+00:00,"['automation', 'hdl', 'perl', 'python', 'script', 'verilog', 'asic', 'soc', 'rtl']",None
2,https://github.com/Forty-Bot/ethernet.git,2022-11-05 16:37:20+00:00,WIP 100BASE-TX PHY,4,Forty-Bot/ethernet,562211171,Verilog,ethernet,281,65,2024-02-26 18:06:55+00:00,[],
3,https://github.com/BrunoLevy/TordBoyau.git,2022-10-23 09:09:31+00:00,A pipelined RISC-V processor,3,BrunoLevy/TordBoyau,556188165,Verilog,TordBoyau,976,44,2024-03-14 07:05:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
4,https://github.com/UT-LCA/ML4Accel-Dataset.git,2022-11-07 19:40:30+00:00,Dataset for ML-guided Accelerator Design,2,UT-LCA/ML4Accel-Dataset,563042873,Verilog,ML4Accel-Dataset,175434,23,2024-03-20 11:43:45+00:00,"['hls', 'machine', 'rtl', 'verilog']",None
5,https://github.com/LCAI-TIHU/HW.git,2022-11-07 03:06:51+00:00,"LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.",9,LCAI-TIHU/HW,562685580,Verilog,HW,49242,22,2024-01-13 14:17:30+00:00,"['aipu', 'nvdla', 'riscv', 'ara', 'cva6', 'lcai-tihu']",https://api.github.com/licenses/apache-2.0
6,https://github.com/Xilinx/xup_fpga_vivado_flow.git,2022-11-01 22:57:39+00:00,AMD Xilinx University Program Vivado tutorial ,10,Xilinx/xup_fpga_vivado_flow,560627283,Verilog,xup_fpga_vivado_flow,34172,20,2024-04-03 13:25:09+00:00,"['fpga', 'hardware', 'vivado', 'xilinx']",https://api.github.com/licenses/mit
7,https://github.com/suisuisi/AXI4-Stream-FIR-filter.git,2022-11-04 16:06:52+00:00,AXI4-Stream FIR filter IP,5,suisuisi/AXI4-Stream-FIR-filter,561844230,Verilog,AXI4-Stream-FIR-filter,10,11,2024-03-15 02:25:06+00:00,[],None
8,https://github.com/polarispw/22-fall-CPUSample.git,2022-10-27 10:14:56+00:00,,7,polarispw/22-fall-CPUSample,558322437,Verilog,22-fall-CPUSample,4432,10,2023-04-19 03:31:49+00:00,[],None
9,https://github.com/emrealci/FPGA-Verilog.git,2022-10-25 22:48:03+00:00,Practices related to the fundamental level of the programming language Verilog.,2,emrealci/FPGA-Verilog,557560337,Verilog,FPGA-Verilog,5613,10,2023-09-25 01:22:23+00:00,"['comparator', 'fpga', 'frequency-divider', 'hardware-designs', 'hdl', 'latch', 'multiplexer', 'sr-latch', 'verilog', 'verilog-components', 'verilog-project', 'xilinx-fpga']",None
10,https://github.com/starbovo/Digital-System-Design2022.git,2022-11-04 08:49:00+00:00,Â∞èËµµÁöÑÊï∞Â≠óÁ≥ªÁªüÁªºÂêàËÆæËÆ°‰ª£Á†Å‰ªìÂ∫ìÔºåÊ¨¢ËøéÂèÇËÄÉ,0,starbovo/Digital-System-Design2022,561682800,Verilog,Digital-System-Design2022,23617,9,2023-11-16 02:38:27+00:00,[],None
11,https://github.com/ElectronAsh/ISA_Sound_Card_QMtech.git,2022-10-29 21:37:46+00:00,ISA Sound Card using QMtech FPGA Module (chip shortage edition),0,ElectronAsh/ISA_Sound_Card_QMtech,559359243,Verilog,ISA_Sound_Card_QMtech,3157,9,2023-07-11 11:14:10+00:00,[],None
12,https://github.com/Siddhi-95/SytemVerilog_Constraints.git,2022-10-28 05:02:04+00:00,,0,Siddhi-95/SytemVerilog_Constraints,558698781,Verilog,SytemVerilog_Constraints,13,8,2024-02-14 09:24:18+00:00,[],None
13,https://github.com/ZeyadTarekk/RISC-Pipelined-Processor.git,2022-11-08 18:20:32+00:00,5 stages RISC pipelined processor following Harvard architecture.,4,ZeyadTarekk/RISC-Pipelined-Processor,563493227,Verilog,RISC-Pipelined-Processor,682,8,2023-04-16 15:02:42+00:00,"['computer-architecture', 'hdl', 'pipeline', 'pipelined-processors', 'pipelined-risc', 'risk', 'verilog']",https://api.github.com/licenses/mit
14,https://github.com/pavan-kalyan-durga/verilog_codes.git,2022-11-08 20:22:40+00:00,,0,pavan-kalyan-durga/verilog_codes,563536637,Verilog,verilog_codes,29,7,2023-11-25 06:16:56+00:00,[],None
15,https://github.com/vinayakkp2000/APB_I2C-bridge.git,2022-11-06 07:46:02+00:00,,0,vinayakkp2000/APB_I2C-bridge,562391527,Verilog,APB_I2C-bridge,29045,6,2024-01-08 07:26:16+00:00,[],None
16,https://github.com/Zzzz0zzzZ/hardware-course-design.git,2022-10-22 13:59:47+00:00,ÂåóÂ∑•Â§ßÁ°¨‰ª∂Á±ªËØæËÆæ‰ªìÂ∫ìÔºàÊï∞Â≠óÈÄªËæë„ÄÅÊ±áÁºñ„ÄÅËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„ÄÅËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑ„ÄÅÊìç‰ΩúÁ≥ªÁªüÔºâ,1,Zzzz0zzzZ/hardware-course-design,555859915,Verilog,hardware-course-design,35268,6,2024-03-21 00:28:06+00:00,[],None
17,https://github.com/fangyzh26/uart.git,2022-11-04 08:19:05+00:00,,4,fangyzh26/uart,561673013,Verilog,uart,8,6,2024-03-28 15:14:01+00:00,[],None
18,https://github.com/chethan2807/puf_rng_64_bit.git,2022-10-24 10:55:53+00:00,This project implements a 64-bit Ring oscillator based PUF on Arty A7 FPGA,1,chethan2807/puf_rng_64_bit,556701795,Verilog,puf_rng_64_bit,506,5,2024-03-13 23:20:34+00:00,[],None
19,https://github.com/open-fpga/core-example-kbmouse-targetdata.git,2022-11-04 11:14:11+00:00,,0,open-fpga/core-example-kbmouse-targetdata,561732117,Verilog,core-example-kbmouse-targetdata,1033,5,2024-01-25 00:55:27+00:00,['openfpga'],None
20,https://github.com/moyesw/TT02-M0.git,2022-11-05 23:22:57+00:00,M0: A 16-bit SUBLEQ Microprocessor,1,moyesw/TT02-M0,562306635,Verilog,TT02-M0,2754,5,2024-03-17 18:08:33+00:00,[],https://api.github.com/licenses/apache-2.0
21,https://github.com/Barak-Katzir/AI-Convolutional_Layer.git,2022-11-02 12:22:57+00:00,"AI Accelerator that computes as fast as possible a Convolutional Layer on a RISC-V CPU, using an FPGA.",1,Barak-Katzir/AI-Convolutional_Layer,560855148,Verilog,AI-Convolutional_Layer,46,5,2024-02-14 14:07:48+00:00,[],None
22,https://github.com/Kamu1403/Dynamic-pipelined-CPU.git,2022-10-31 08:43:50+00:00,54-instruction dynamic pipeline CPU for mips architecture,0,Kamu1403/Dynamic-pipelined-CPU,559858147,Verilog,Dynamic-pipelined-CPU,2853,5,2023-12-24 11:39:11+00:00,[],None
23,https://github.com/trabucayre/GateMate_demos.git,2022-11-02 18:44:31+00:00,gateware for CologneChip GateMate Evaluation Board,3,trabucayre/GateMate_demos,561011196,Verilog,GateMate_demos,5963,5,2024-03-27 13:56:14+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/AtaraxiaZ/MP-DPD.git,2022-10-30 11:10:17+00:00,Memory Polynomial implementation on FPGA,0,AtaraxiaZ/MP-DPD,559515473,Verilog,MP-DPD,7,4,2023-11-09 15:11:47+00:00,[],None
25,https://github.com/rewired-gh/verilog-project-template.git,2022-10-23 04:20:11+00:00,ÁÆÄÊòìÂºÄÂèëÁéØÂ¢É‰∏ãÁöÑ Verilog È°πÁõÆÊ®°Áâà,0,rewired-gh/verilog-project-template,556108836,Verilog,verilog-project-template,57,4,2023-12-03 02:44:26+00:00,[],None
26,https://github.com/Yashraj-10/KGPminiRISC.git,2022-10-27 17:13:04+00:00,,1,Yashraj-10/KGPminiRISC,558501430,Verilog,KGPminiRISC,141,4,2024-01-17 16:03:49+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/rdolbeau/VintageBusFPGA_Common.git,2022-10-31 14:30:10+00:00,"Common stuff for SBusFPGA, NuBusFPGA, ...",0,rdolbeau/VintageBusFPGA_Common,559997034,Verilog,VintageBusFPGA_Common,636,4,2024-01-01 12:01:56+00:00,[],
28,https://github.com/sicajc/VLSI_CAD_Project.git,2022-11-04 05:01:13+00:00,My NCHU vlsi cad final project,0,sicajc/VLSI_CAD_Project,561620500,Verilog,VLSI_CAD_Project,31459,4,2023-09-21 02:57:51+00:00,[],None
29,https://github.com/Yunzez/6463-RV32I_Processor_Design.git,2022-10-29 18:16:58+00:00,,0,Yunzez/6463-RV32I_Processor_Design,559313993,Verilog,6463-RV32I_Processor_Design,97073,4,2024-01-12 18:43:50+00:00,[],None
30,https://github.com/hnyls2002/Gnosis.git,2022-10-22 03:32:05+00:00,"A Gnosis is an item used by The Seven to directly resonate with Celestia, and is proof of an archon's status as one of The Seven.",0,hnyls2002/Gnosis,555667759,Verilog,Gnosis,955,4,2023-12-22 08:25:12+00:00,[],None
31,https://github.com/bitluni/HDMI720p.git,2022-10-29 18:22:12+00:00,,0,bitluni/HDMI720p,559315469,Verilog,HDMI720p,9,4,2024-02-08 19:36:54+00:00,[],None
32,https://github.com/wzh933/Hardware-Design-1-Multi-Cycle-CPU.git,2022-10-28 10:48:18+00:00,Â§öÂë®ÊúüCPU,0,wzh933/Hardware-Design-1-Multi-Cycle-CPU,558808536,Verilog,Hardware-Design-1-Multi-Cycle-CPU,5986,4,2023-11-15 16:44:16+00:00,[],None
33,https://github.com/HexSDR/uart2bus.git,2022-10-23 21:22:28+00:00,Êï¥Âêà‰∫Ü‰∏§‰∏™opencores.orgÂíåfpg4fun.comÁöÑ‰∏§‰∏™ÂºÄÊ∫êÈ°πÁõÆÔºåÈÄöËøá‰∏≤Âè£ÂëΩ‰ª§ÂØπÊÄªÁ∫øËøõË°åËØªÂÜôÁöÑÊé•Âè£ÔºåÈÄÇÂêàÁî®Âú®fpgaÁöÑdebugÊü•ÁúãÂÜÖÈÉ®ÂØÑÂ≠òÂô®ÊàñËÄÖ‰ø°Âè∑„ÄÇ,0,HexSDR/uart2bus,556442174,Verilog,uart2bus,220,3,2023-08-11 01:00:36+00:00,[],None
34,https://github.com/TWM00/2022_FPGA_-Innovation_Competition.git,2022-11-08 14:48:39+00:00,Âü∫‰∫éFPGAÁöÑËá™ÈÄÇÂ∫îÂ±èÂπï‰∏ªÈ¢òÊ∞õÂõ¥ÁÅØËÆæËÆ°,0,TWM00/2022_FPGA_-Innovation_Competition,563406614,Verilog,2022_FPGA_-Innovation_Competition,15286,3,2023-12-18 06:29:27+00:00,[],None
35,https://github.com/Darmin5/ComputerSystem_CPUdesign.git,2022-10-30 12:00:48+00:00,NEUËÆ°ÁÆóÊú∫Á≥ªÁªüÂÆûÈ™å,1,Darmin5/ComputerSystem_CPUdesign,559528259,Verilog,ComputerSystem_CPUdesign,161,3,2023-12-13 06:17:17+00:00,[],None
36,https://github.com/Lynneu/MIPS-CPU-Course-Design.git,2022-11-01 14:31:44+00:00,BJUT ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°,0,Lynneu/MIPS-CPU-Course-Design,560451770,Verilog,MIPS-CPU-Course-Design,10169,3,2023-11-02 07:15:39+00:00,[],None
37,https://github.com/bing2309708871/RISC-V.git,2022-11-02 12:55:37+00:00,,0,bing2309708871/RISC-V,560867761,Verilog,RISC-V,430,3,2024-01-05 22:12:40+00:00,[],None
38,https://github.com/GaryChen886/IC-contest-undergrad.git,2022-10-28 12:00:10+00:00,IC contestËÄÉÂè§È°å,0,GaryChen886/IC-contest-undergrad,558832972,Verilog,IC-contest-undergrad,27981,3,2024-01-16 06:35:52+00:00,[],None
39,https://github.com/AhmedAlaa2024/Five-stages-Pipeline-Processor.git,2022-10-27 18:33:38+00:00,This is the course project for Computer Architecture course.,2,AhmedAlaa2024/Five-stages-Pipeline-Processor,558532550,Verilog,Five-stages-Pipeline-Processor,34250,3,2023-09-12 20:58:38+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/clairexen/SAG4Fun.git,2022-10-29 16:07:19+00:00,An Open Source Sheep-And-Goats (SAG) and Inverse SAG Verilog IP,0,clairexen/SAG4Fun,559279214,Verilog,SAG4Fun,32,3,2023-04-04 23:05:52+00:00,[],
41,https://github.com/Rutheniumlmw/HUST-verilog.git,2022-11-06 13:44:50+00:00,ÂçéÁßëverilogËØ≠Ë®ÄÁöÑ‰∏â‰∏™ÂÆûÈ™å,1,Rutheniumlmw/HUST-verilog,562478488,Verilog,HUST-verilog,449,3,2024-04-02 11:52:28+00:00,[],None
42,https://github.com/ucas-nscscc/cdp_ede_local.git,2022-10-30 12:57:16+00:00,A framework to create SOC automatically,0,ucas-nscscc/cdp_ede_local,559543225,Verilog,cdp_ede_local,28859,3,2023-05-21 11:53:14+00:00,[],None
43,https://github.com/Abd1997-Dev/32_bit_MIPS_Single_cycle.git,2022-10-22 09:54:17+00:00,The RTL Design of 32 bit MIPS architecture for a single cycle operation.,0,Abd1997-Dev/32_bit_MIPS_Single_cycle,555776335,Verilog,32_bit_MIPS_Single_cycle,1414,3,2023-06-21 08:59:37+00:00,[],None
44,https://github.com/Mohabz-911/RISC-processor.git,2022-11-06 21:39:28+00:00,"Designing, implementing and testing a Harvard, RISC-like, five-stages pipeline processor.",0,Mohabz-911/RISC-processor,562613427,Verilog,RISC-processor,1337,3,2023-02-22 21:08:36+00:00,[],None
45,https://github.com/seanpm2001/Learn-Verilog-AMS.git,2022-11-06 23:51:26+00:00,"A repository for showcasing my knowledge of the Verilog AMS programming language, and continuing to learn the language.",1,seanpm2001/Learn-Verilog-AMS,562641059,Verilog,Learn-Verilog-AMS,424,3,2023-10-18 06:08:22+00:00,"['article', 'gpl3', 'gplv3', 'knowledge', 'learn', 'md', 'seanpm2001', 'seanpm2001-education', 'seanpm2001-learn', 'txt', 'verilog-ams', 'verilog-ams-lang', 'verilog-ams-language', 'learn-verilog-ams', 'learn-verilog-ams-lang', 'learn-verilog-ams-language']",https://api.github.com/licenses/gpl-3.0
46,https://github.com/microdynamics-cpu/tree-core-asic.git,2022-10-26 13:26:31+00:00,An Universal Simulation and Verification Environment for ASIC.,0,microdynamics-cpu/tree-core-asic,557877770,Verilog,tree-core-asic,139,2,2024-03-20 15:51:15+00:00,[],https://api.github.com/licenses/gpl-3.0
47,https://github.com/QinfendeDD/verilog-master.git,2022-10-22 08:16:15+00:00,verilog & system verilog Â≠¶‰π†‰ª£Á†ÅÂ∫ì,0,QinfendeDD/verilog-master,555745631,Verilog,verilog-master,17,2,2023-08-03 12:47:25+00:00,[],https://api.github.com/licenses/apache-2.0
48,https://github.com/ChandanS15/AHB-APB.git,2022-10-27 12:10:25+00:00,,1,ChandanS15/AHB-APB,558367212,Verilog,AHB-APB,15,2,2023-08-26 16:12:57+00:00,[],None
49,https://github.com/syfinnju/HDLbits-Verilog.git,2022-10-28 08:38:01+00:00,This is my first repository prepare to record my practise of Verilog!,0,syfinnju/HDLbits-Verilog,558763218,Verilog,HDLbits-Verilog,11,2,2023-02-19 04:22:29+00:00,[],None
50,https://github.com/patel-soham/fifo.git,2022-11-02 03:03:01+00:00,A project to implement and test synchronous and asynchronous FIFO using Questasim software.,0,patel-soham/fifo,560684910,Verilog,fifo,46,2,2023-11-30 04:49:47+00:00,"['fifo', 'verilog', 'system-verilog']",None
51,https://github.com/stsrc/deca-usb2-ethernet.git,2022-11-07 11:59:07+00:00,USB-Ethernet FPGA card,2,stsrc/deca-usb2-ethernet,562854779,Verilog,deca-usb2-ethernet,3580,2,2023-07-21 06:36:34+00:00,[],
52,https://github.com/mohadeseh-ghafoori/FPGA-Lab.git,2022-11-01 10:10:21+00:00,codes of my IUT FPGA LAB,0,mohadeseh-ghafoori/FPGA-Lab,560356995,Verilog,FPGA-Lab,14940,2,2023-03-09 03:18:30+00:00,"['state-machine', 'image-processing', 'matlabsimulink', 'median-filter', 'microblaze', 'sobel-filter', 'verilog', 'baud-rate', 'fifo', 'ft2232', 'primitives', 'uart', 'usart']",None
53,https://github.com/lebrancconvas/Verilog-Playground.git,2022-10-26 09:59:31+00:00,Verilog Playground. ,0,lebrancconvas/Verilog-Playground,557789334,Verilog,Verilog-Playground,0,2,2022-11-03 16:22:04+00:00,"['digital-electronics', 'logic-gates', 'verilog']",None
54,https://github.com/siddharth062022/ENCODER.git,2022-10-25 03:57:34+00:00,,0,siddharth062022/ENCODER,557090983,Verilog,ENCODER,642,2,2023-02-09 11:18:54+00:00,[],None
55,https://github.com/nayanesh-reddy/ASIC-design-flow.git,2022-10-29 16:55:19+00:00,,0,nayanesh-reddy/ASIC-design-flow,559292512,Verilog,ASIC-design-flow,25091,2,2022-11-16 09:25:03+00:00,[],None
56,https://github.com/bytechar/RISCV-32.git,2022-11-07 19:25:35+00:00,Building a custom RSICV processor,0,bytechar/RISCV-32,563037623,Verilog,RISCV-32,6091,2,2024-03-13 10:30:08+00:00,[],https://api.github.com/licenses/bsd-3-clause
57,https://github.com/seanpm2001/Learn-Verilog.git,2022-11-05 23:59:15+00:00,"A repository for showcasing my knowledge of the Verilog programming language, and continuing to learn the language.",1,seanpm2001/Learn-Verilog,562312502,Verilog,Learn-Verilog,842,2,2022-12-12 02:06:02+00:00,"['article', 'gpl3', 'gplv3', 'knowledge', 'learn', 'md', 'seanpm2001', 'seanpm2001-education', 'seanpm2001-learn', 'txt', 'v', 'verilog', 'vh', 'learn-verilog', 'learn-verilog-lang', 'learn-verilog-language', 'verilog-lang', 'verilog-language']",https://api.github.com/licenses/gpl-3.0
58,https://github.com/AhmedOsama2000/RISC-V.git,2022-10-31 19:48:52+00:00,Graduation Project,1,AhmedOsama2000/RISC-V,560128163,Verilog,RISC-V,3781,2,2024-02-24 23:47:46+00:00,[],None
59,https://github.com/MohamedKamalOthman/vlsi-projects.git,2022-10-29 10:00:23+00:00,,0,MohamedKamalOthman/vlsi-projects,559179433,Verilog,vlsi-projects,126893,2,2023-03-18 11:08:33+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/whypepper/Computer-system-experiment.git,2022-10-29 06:00:06+00:00,,1,whypepper/Computer-system-experiment,559123432,Verilog,Computer-system-experiment,56,2,2022-11-17 14:38:37+00:00,[],None
61,https://github.com/siddharth062022/PRIORITY-ENCODER.git,2022-10-25 03:59:38+00:00,,0,siddharth062022/PRIORITY-ENCODER,557091621,Verilog,PRIORITY-ENCODER,670,2,2022-11-01 13:58:47+00:00,[],None
62,https://github.com/GreaterChen/BJUT-MultiCycleCPU.git,2022-10-25 12:07:50+00:00,Âåó‰∫¨Â∑•‰∏öÂ§ßÂ≠¶ËÆ°ÁªÑËØæËÆæÔºöÂÆûÁé∞ÊîØÊåÅ‰∏≠Êñ≠ÁöÑÂ§öÂë®ÊúüÂ§ÑÁêÜÂô®,0,GreaterChen/BJUT-MultiCycleCPU,557282907,Verilog,BJUT-MultiCycleCPU,5687,2,2023-08-28 00:23:51+00:00,[],None
63,https://github.com/redchenjs/h266enc.git,2022-11-01 03:18:15+00:00,H.266 / VVC Encoder HDL (WIP...),0,redchenjs/h266enc,560242262,Verilog,h266enc,21,2,2023-11-07 03:01:48+00:00,[],None
64,https://github.com/siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers.git,2022-10-22 05:40:23+00:00,HERE I AM DESIGN Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers,0,siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers,555700934,Verilog,Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers,5774,2,2022-10-31 14:20:38+00:00,[],None
65,https://github.com/w3arycod3r/de10-lite-comp-riscv.git,2022-10-25 22:31:12+00:00,"A RISC-V based computer system, designed with Platform Designer, using the Avalon Bus, running on the DE10-Lite FPGA dev board.",0,w3arycod3r/de10-lite-comp-riscv,557554881,Verilog,de10-lite-comp-riscv,2146,2,2023-11-30 19:16:17+00:00,[],None
66,https://github.com/nikEE2021/EC551_Final_Project.git,2022-11-04 22:17:28+00:00,,1,nikEE2021/EC551_Final_Project,561955806,Verilog,EC551_Final_Project,116991,2,2023-02-09 13:28:59+00:00,[],None
67,https://github.com/PengPatrick/Processor.git,2022-10-29 19:09:57+00:00,,0,PengPatrick/Processor,559327043,Verilog,Processor,212,2,2023-02-16 18:33:22+00:00,[],None
68,https://github.com/Kamu1403/Static-pipelined-CPU.git,2022-10-31 08:17:35+00:00,54-instruction static pipeline CPU for mips architecture,0,Kamu1403/Static-pipelined-CPU,559849135,Verilog,Static-pipelined-CPU,1675,2,2023-11-16 14:58:42+00:00,[],None
69,https://github.com/WaitingQin/BuildCPU.git,2022-10-28 15:46:11+00:00,I JUST DO IT FOR MY ICS COURCE EXERCISE,2,WaitingQin/BuildCPU,558921220,Verilog,BuildCPU,5914,2,2022-12-19 11:14:58+00:00,[],None
70,https://github.com/xytyz/AES_16bit.git,2022-11-01 16:15:10+00:00,Implementing AES on Basys 3 FPGA Board using Verilog.,0,xytyz/AES_16bit,560494422,Verilog,AES_16bit,1020,2,2023-05-30 05:15:57+00:00,[],None
71,https://github.com/YEWPO/HDLBits-exercises.git,2022-11-05 07:07:32+00:00,answer to the exercises,0,YEWPO/HDLBits-exercises,562059187,Verilog,HDLBits-exercises,95,2,2022-11-15 08:57:12+00:00,[],None
72,https://github.com/Darshil-2002/N-bit-ALU.git,2022-10-26 14:13:05+00:00,,0,Darshil-2002/N-bit-ALU,557900554,Verilog,N-bit-ALU,7,1,2022-10-26 14:54:51+00:00,[],None
73,https://github.com/spacebiz24/Verilog-Basics.git,2022-10-28 17:10:09+00:00,A repo containing some Verilog programs,0,spacebiz24/Verilog-Basics,558952855,Verilog,Verilog-Basics,76,1,2023-02-03 06:02:30+00:00,[],None
74,https://github.com/linmh0130/cordic_dds.git,2022-11-02 06:40:44+00:00,A 14bit DDS based on CORDIC algorithm,0,linmh0130/cordic_dds,560739258,Verilog,cordic_dds,10,1,2023-03-27 03:56:35+00:00,[],None
75,https://github.com/alexmangushev/OV7670_FPGA_Ethernet.git,2022-11-08 23:43:22+00:00,Send data from camera OV7670 over Ethernet in UDP datagrams. Show result in python program,0,alexmangushev/OV7670_FPGA_Ethernet,563592772,Verilog,OV7670_FPGA_Ethernet,1049,1,2023-02-15 12:39:13+00:00,[],None
76,https://github.com/Yang-Chincheng/projectAris.git,2022-10-23 14:17:14+00:00,"üïπÔ∏è ProjectAris aims at implementing a single core, single thread and RV32I based CPU in Verilog.",0,Yang-Chincheng/projectAris,556291672,Verilog,projectAris,318,1,2024-02-25 07:25:58+00:00,"['fpga', 'riscv', 'riscv32', 'tomasulo', 'tomasulo-algorithm', 'verilog']",None
77,https://github.com/forgetable233/my_cpu.git,2022-10-30 07:23:32+00:00,ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ‰Ωú‰∏öÔºåÂÆûÁé∞Âçï/Â§öÂæ™ÁéØcpuÂíåÊµÅÊ∞¥Á∫ø,0,forgetable233/my_cpu,559461951,Verilog,my_cpu,269,1,2024-03-09 19:43:00+00:00,[],None
78,https://github.com/Pavel-chemist/ecm16-ttl_simulation.git,2022-10-27 18:42:09+00:00,logic-level simulation of my ECM-16/TTL homebrew CPU,0,Pavel-chemist/ecm16-ttl_simulation,558535720,Verilog,ecm16-ttl_simulation,537,1,2022-12-08 17:04:53+00:00,[],None
79,https://github.com/siddharth062022/LSREGISTER_4BIT.git,2022-10-25 04:07:47+00:00,,0,siddharth062022/LSREGISTER_4BIT,557094173,Verilog,LSREGISTER_4BIT,854,1,2022-12-15 00:56:25+00:00,[],None
80,https://github.com/udif/Asteroids_DE10_lite.git,2022-10-31 21:10:54+00:00,,0,udif/Asteroids_DE10_lite,560153904,Verilog,Asteroids_DE10_lite,12963,1,2023-04-30 05:40:10+00:00,[],None
81,https://github.com/ssneeraj23/COA_KGPRISC.git,2022-10-24 04:32:58+00:00,,0,ssneeraj23/COA_KGPRISC,556560104,Verilog,COA_KGPRISC,91961,1,2023-06-08 16:32:51+00:00,[],None
82,https://github.com/saradaria/Calculator_de_buzunar.git,2022-11-02 12:34:48+00:00,,2,saradaria/Calculator_de_buzunar,560859657,Verilog,Calculator_de_buzunar,2075,1,2022-12-15 01:52:20+00:00,[],None
83,https://github.com/hosaka-research/tangnano9k-spectrogram.git,2022-11-04 01:08:49+00:00,,0,hosaka-research/tangnano9k-spectrogram,561566384,Verilog,tangnano9k-spectrogram,1196,1,2023-09-05 15:24:47+00:00,[],https://api.github.com/licenses/mit
84,https://github.com/circuitmaster/JPEG-Hardware-Decoder.git,2022-11-05 17:43:06+00:00,JPEG Hardware Decoder Repository for TEKNOFEST 2023 Contest,0,circuitmaster/JPEG-Hardware-Decoder,562230227,Verilog,JPEG-Hardware-Decoder,3942,1,2023-12-06 16:34:58+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/JiDuQiu/random_code.git,2022-11-05 14:29:23+00:00,4Á∫ß‰º™ÈöèÊú∫Á†ÅÂèëÁîüÂô®,0,JiDuQiu/random_code,562172021,Verilog,random_code,152,1,2024-01-06 15:14:48+00:00,[],None
86,https://github.com/sotblad/microprocessors.git,2022-10-29 17:30:49+00:00,,0,sotblad/microprocessors,559302012,Verilog,microprocessors,178,1,2024-01-17 23:28:14+00:00,[],None
87,https://github.com/TinyTapeout/sssummarizer.git,2022-11-04 02:35:12+00:00,,0,TinyTapeout/sssummarizer,561587134,Verilog,sssummarizer,35,1,2022-11-04 15:34:55+00:00,[],https://api.github.com/licenses/apache-2.0
88,https://github.com/ZhipengFan1407/FIR-Filter.git,2022-11-01 03:59:19+00:00,A 64-tap 16-bit FIR filter in Verilog.,1,ZhipengFan1407/FIR-Filter,560252415,Verilog,FIR-Filter,30655,1,2023-01-03 20:37:58+00:00,[],None
89,https://github.com/ghj1222/cpu-for-nscscc2022.git,2022-11-08 11:15:50+00:00,,0,ghj1222/cpu-for-nscscc2022,563318225,Verilog,cpu-for-nscscc2022,102,1,2022-11-09 17:03:51+00:00,[],None
90,https://github.com/usmank11/SAP-1-8bit-CPU.git,2022-10-26 01:01:31+00:00,SAP-1 8 bit CPU built on a PYNQ-Z2 FPGA Development Board,0,usmank11/SAP-1-8bit-CPU,557601242,Verilog,SAP-1-8bit-CPU,1479,1,2023-06-25 04:59:54+00:00,[],None
91,https://github.com/Ahmed-ata112/Adders-Mania.git,2022-10-27 11:06:02+00:00,,2,Ahmed-ata112/Adders-Mania,558342051,Verilog,Adders-Mania,134601,1,2023-02-01 20:45:55+00:00,"['adders', 'floating-point', 'verilog']",https://api.github.com/licenses/mit
92,https://github.com/tyxiumud/fifo.git,2022-10-23 13:00:15+00:00,this respository is fifo‚Äòs code using verilog reach fifo function„ÄÇ,0,tyxiumud/fifo,556262976,Verilog,fifo,3125,1,2023-10-10 17:03:01+00:00,[],None
93,https://github.com/siddharth062022/JK_FLIPFLOP.git,2022-10-25 04:06:54+00:00,,0,siddharth062022/JK_FLIPFLOP,557093914,Verilog,JK_FLIPFLOP,515,1,2022-10-25 04:18:50+00:00,[],None
94,https://github.com/2321073241/tanxiaochen.git,2022-10-29 06:26:08+00:00,‰∏úÂåóÂ§ßÂ≠¶2020Á∫ßËÆ°ÁÆóÊú∫Á≥ªÁªüÂÆûÈ™åËØæ,1,2321073241/tanxiaochen,559128890,Verilog,tanxiaochen,9575,1,2023-09-16 07:20:14+00:00,[],None
95,https://github.com/amrkhalid-star902/Multi_Level_Cache_Controller.git,2022-11-03 13:25:40+00:00,,0,amrkhalid-star902/Multi_Level_Cache_Controller,561335950,Verilog,Multi_Level_Cache_Controller,4,1,2024-01-29 12:23:53+00:00,[],None
96,https://github.com/cornell-ece4750/ece4750-sec09-mem-rtest-queues.git,2022-10-28 17:49:30+00:00,ECE 4750 Section 9: Memory Random Testing and Queues,3,cornell-ece4750/ece4750-sec09-mem-rtest-queues,558966470,Verilog,ece4750-sec09-mem-rtest-queues,452,1,2024-03-11 06:13:54+00:00,[],None
97,https://github.com/JINAY08/Serial-Peripheral-Interface-Protocol-Using-Verilog.git,2022-10-24 15:54:49+00:00,,0,JINAY08/Serial-Peripheral-Interface-Protocol-Using-Verilog,556837247,Verilog,Serial-Peripheral-Interface-Protocol-Using-Verilog,3,1,2023-10-14 07:19:51+00:00,[],None
98,https://github.com/patel-soham/dynamic-pattern-detector-verilog.git,2022-11-01 19:29:22+00:00,A project to implement and test dynamic pattern detector using verilog in different ways.,0,patel-soham/dynamic-pattern-detector-verilog,560567654,Verilog,dynamic-pattern-detector-verilog,9,1,2022-11-21 14:06:52+00:00,"['verilog', 'pattern-detection']",None
99,https://github.com/youngthinker-0/cheeseSnowLeopard.git,2022-10-29 02:35:41+00:00,,0,youngthinker-0/cheeseSnowLeopard,559084901,Verilog,cheeseSnowLeopard,13150,1,2022-12-24 05:50:38+00:00,[],None
100,https://github.com/blaykemac/Pendulum-Mimicker.git,2022-11-01 11:36:45+00:00,University project for creating a real-time system in FPGA to mimick the motion of a pendulum through limited sensor information.,0,blaykemac/Pendulum-Mimicker,560384951,Verilog,Pendulum-Mimicker,17,1,2023-06-03 07:41:50+00:00,[],None
101,https://github.com/euni00/capStoneDesign_project.git,2022-11-01 07:22:58+00:00,,0,euni00/capStoneDesign_project,560305070,Verilog,capStoneDesign_project,1,1,2022-11-11 00:12:32+00:00,[],None
102,https://github.com/MadejSzymon/de10standard_audio_player_1.git,2022-10-30 16:13:53+00:00,Simple audio player realized on DE10-Standard board.,0,MadejSzymon/de10standard_audio_player_1,559601938,Verilog,de10standard_audio_player_1,1259,1,2023-11-16 14:13:05+00:00,[],None
103,https://github.com/YukunXue/C906_Gensys2.git,2022-11-08 14:36:13+00:00,,1,YukunXue/C906_Gensys2,563401315,Verilog,C906_Gensys2,334283,1,2024-03-31 01:44:18+00:00,[],None
104,https://github.com/Wang-Nachuan/UIUC-Computer_Organization_and_Design.git,2022-10-26 04:48:36+00:00,,0,Wang-Nachuan/UIUC-Computer_Organization_and_Design,557672563,Verilog,UIUC-Computer_Organization_and_Design,8549,1,2024-04-01 05:25:26+00:00,[],None
105,https://github.com/YoboySahil/Memory-Simulator.git,2022-11-05 20:11:49+00:00,A Verilog-based Simulator of a Set-Associative Cache,1,YoboySahil/Memory-Simulator,562268175,Verilog,Memory-Simulator,311,1,2022-11-05 23:35:17+00:00,[],https://api.github.com/licenses/mit
106,https://github.com/joshual-xlnx/xup_fpga_vivado.git,2022-11-07 02:08:04+00:00,Hands-on experience using Vivado with Xilinx FPGA hardware,0,joshual-xlnx/xup_fpga_vivado,562671105,Verilog,xup_fpga_vivado,34217,1,2024-01-05 14:40:20+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/4DV4NC3M3N7/Multicore_RISCV.git,2022-11-02 14:52:56+00:00,"Multicore with RISCV as Processing element (PE), Cache with levels as memory model, Network on Chip (NoC) as connection between cores with routing.",0,4DV4NC3M3N7/Multicore_RISCV,560919010,Verilog,Multicore_RISCV,17,1,2024-01-24 16:22:49+00:00,[],https://api.github.com/licenses/gpl-3.0
108,https://github.com/joker-zz/shiyanke.git,2022-10-28 13:22:36+00:00,,0,joker-zz/shiyanke,558863557,Verilog,shiyanke,1804,1,2023-01-31 20:45:25+00:00,[],None
109,https://github.com/itshamidreza/A_Simple_SR_Flip_Flop.git,2022-11-01 21:42:49+00:00,,0,itshamidreza/A_Simple_SR_Flip_Flop,560608872,Verilog,A_Simple_SR_Flip_Flop,2,1,2023-01-06 18:06:28+00:00,[],None
110,https://github.com/SachinthaMadhushanka/8-bit-Single-Cycle-Processor.git,2022-10-27 14:27:42+00:00,,0,SachinthaMadhushanka/8-bit-Single-Cycle-Processor,558428398,Verilog,8-bit-Single-Cycle-Processor,10893,1,2022-11-09 07:47:30+00:00,[],None
111,https://github.com/w43322/single-cycle-armv7-processor.git,2022-11-03 08:27:22+00:00,A Single Cycle Arm-v7 Processor.,0,w43322/single-cycle-armv7-processor,561226713,Verilog,single-cycle-armv7-processor,5,1,2022-11-03 13:37:00+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/Archer-du/ComputerOrganizationDesign-Lab.git,2022-11-04 04:01:13+00:00,USTC2023ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å,0,Archer-du/ComputerOrganizationDesign-Lab,561607718,Verilog,ComputerOrganizationDesign-Lab,46225,1,2023-05-31 07:07:14+00:00,[],None
113,https://github.com/patel-soham/interrupt-controller.git,2022-11-05 03:21:29+00:00,A project to implement and test interrupt controller using Questasim software.,1,patel-soham/interrupt-controller,562014330,Verilog,interrupt-controller,19,1,2023-09-12 12:36:33+00:00,"['apb', 'interrupt-controller', 'verilog', 'system-verilog']",None
114,https://github.com/mohamedtareq24/ASICs_Design_Diploma.git,2022-11-01 20:56:39+00:00,RTL to GDSII flow of a low Power configurable multi clock digital system,0,mohamedtareq24/ASICs_Design_Diploma,560595690,Verilog,ASICs_Design_Diploma,32,1,2023-05-09 06:05:06+00:00,"['asics', 'pnr', 'project', 'rtl', 'verilog-hdl']",None
115,https://github.com/MATHYBALA-02/Verilog-Programs.git,2022-10-25 05:27:14+00:00,Simple verilog programs,0,MATHYBALA-02/Verilog-Programs,557117095,Verilog,Verilog-Programs,2,1,2023-02-21 08:20:39+00:00,[],None
116,https://github.com/abhay-og/PipelinedProcessor.git,2022-10-23 17:02:02+00:00,This project is an implementation of a 5-stage pipelined MIPS based processor.,0,abhay-og/PipelinedProcessor,556354363,Verilog,PipelinedProcessor,257,1,2023-02-18 21:11:05+00:00,[],None
117,https://github.com/Yuki-8c3/SUStech-CS201-monocyclicCPU.git,2022-11-05 06:45:14+00:00,,0,Yuki-8c3/SUStech-CS201-monocyclicCPU,562054392,Verilog,SUStech-CS201-monocyclicCPU,104,1,2023-06-05 08:30:44+00:00,[],None
118,https://github.com/melchisedech333/verilog-experiments.git,2022-11-01 16:55:55+00:00,:space_invader: My studies with Verilog and notions of digital systems.,0,melchisedech333/verilog-experiments,560510330,Verilog,verilog-experiments,400,1,2023-03-25 16:23:54+00:00,"['verilog', 'verilog-code', 'verilog-examples', 'verilog-hdl', 'verilog-project', 'digital-system-design', 'digital-systems', 'digital-systems-design', 'digital-systems-fundamentals', 'hdl', 'icarus-verilog']",https://api.github.com/licenses/bsd-3-clause
119,https://github.com/hsinanko/verilog_Sobel.git,2022-11-05 04:10:51+00:00,,0,hsinanko/verilog_Sobel,562024109,Verilog,verilog_Sobel,215,1,2022-12-29 09:16:13+00:00,[],None
120,https://github.com/quantumxiaol/-Computer-System-Practice.git,2022-10-28 04:54:21+00:00,‰∏úÂåóÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Á≥ªÁªüËØæÁ®ãËÆæËÆ°,0,quantumxiaol/-Computer-System-Practice,558697068,Verilog,-Computer-System-Practice,5730,1,2024-03-06 03:09:52+00:00,"['cpu', 'verilog']",None
121,https://github.com/Ali-Sabir2/CHIP1_TAPEOUT.git,2022-10-28 15:41:53+00:00,SSCS Chipathon 2022 projectS,0,Ali-Sabir2/CHIP1_TAPEOUT,558919489,Verilog,CHIP1_TAPEOUT,9449,1,2022-11-11 15:34:16+00:00,[],https://api.github.com/licenses/apache-2.0
122,https://github.com/siddharth062022/D_LATCH.git,2022-10-25 04:04:31+00:00,,0,siddharth062022/D_LATCH,557093180,Verilog,D_LATCH,493,1,2022-10-25 04:18:58+00:00,[],None
123,https://github.com/julisaverdejo/proyecto_pic.git,2022-10-27 00:35:14+00:00,Proyecto de implementaci√≥n del PIC10F200 en verilog,0,julisaverdejo/proyecto_pic,558132740,Verilog,proyecto_pic,1260,1,2023-05-24 00:06:11+00:00,[],None
124,https://github.com/Abd-ELrahmanHamza/VLSI.git,2022-10-28 01:36:55+00:00,,0,Abd-ELrahmanHamza/VLSI,558649543,Verilog,VLSI,132280,1,2023-09-29 11:50:46+00:00,[],None
125,https://github.com/gatecat/fabulous_mpw0gf.git,2022-11-03 11:50:39+00:00,fabulous efpga tapeout on gf180,0,gatecat/fabulous_mpw0gf,561298813,Verilog,fabulous_mpw0gf,69505,1,2022-11-03 15:06:06+00:00,[],https://api.github.com/licenses/apache-2.0
126,https://github.com/markyasser/Five-stages-pipeline-processsor.git,2022-11-06 09:37:36+00:00,,1,markyasser/Five-stages-pipeline-processsor,562415617,Verilog,Five-stages-pipeline-processsor,9656,1,2023-01-07 12:22:45+00:00,[],None
127,https://github.com/Sheldon38/ABM.git,2022-10-31 13:06:53+00:00,,0,Sheldon38/ABM,559958926,Verilog,ABM,34,1,2023-08-17 09:49:08+00:00,[],None
128,https://github.com/qqnemo30/EnderChest.git,2022-10-30 09:45:01+00:00,,0,qqnemo30/EnderChest,559494484,Verilog,EnderChest,109056,1,2022-11-13 08:56:43+00:00,[],None
129,https://github.com/Vijayn25/Verilog-Codes.git,2022-11-06 09:29:11+00:00,#vlsi,0,Vijayn25/Verilog-Codes,562413725,Verilog,Verilog-Codes,31,1,2022-12-20 05:02:50+00:00,[],None
130,https://github.com/CodeBreaker44/Median-Filter-Pipline.git,2022-10-23 20:07:40+00:00,used the algorithm of median filter to process images to enhance there resolution and reduce noise in picture  ,0,CodeBreaker44/Median-Filter-Pipline,556419485,Verilog,Median-Filter-Pipline,362,1,2023-04-26 08:06:40+00:00,[],None
131,https://github.com/jimmyb08901017/LittleFunctions.git,2022-10-30 10:49:50+00:00,Exercises of all kinds of functions,0,jimmyb08901017/LittleFunctions,559510263,Verilog,LittleFunctions,2613,1,2023-03-25 17:01:07+00:00,[],None
132,https://github.com/AvalonSemiconductors/tt2-AvalonSemi-5401.git,2022-10-27 11:44:24+00:00,TinyTapeout submission of a 4-bit microprocessor,0,AvalonSemiconductors/tt2-AvalonSemi-5401,558356534,Verilog,tt2-AvalonSemi-5401,5675,1,2023-03-06 13:42:56+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/hamin-shim/verilog_digital_system.git,2022-10-24 15:32:31+00:00,,0,hamin-shim/verilog_digital_system,556827085,Verilog,verilog_digital_system,81,1,2024-01-12 18:43:03+00:00,[],None
134,https://github.com/sbasu3/caravel_spork.git,2022-11-04 10:43:51+00:00,,0,sbasu3/caravel_spork,561722055,Verilog,caravel_spork,2318,1,2022-11-04 10:44:15+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/tuyethoa1011/Verilog_HDL.git,2022-10-22 13:04:49+00:00,,0,tuyethoa1011/Verilog_HDL,555840281,Verilog,Verilog_HDL,1312,1,2023-05-04 08:02:23+00:00,[],None
136,https://github.com/HuapengZhou/SEU_CPU_Design.git,2022-10-27 10:18:09+00:00,,0,HuapengZhou/SEU_CPU_Design,558323718,Verilog,SEU_CPU_Design,6,1,2023-04-26 08:35:38+00:00,[],None
137,https://github.com/rezoan-eee20/Implementation-of-an-Artificial-Neural-Network-on-FPGA-for-Handwritten-Digits-Recognition.git,2022-10-30 01:53:50+00:00,,0,rezoan-eee20/Implementation-of-an-Artificial-Neural-Network-on-FPGA-for-Handwritten-Digits-Recognition,559401524,Verilog,Implementation-of-an-Artificial-Neural-Network-on-FPGA-for-Handwritten-Digits-Recognition,5,1,2023-09-17 16:18:03+00:00,[],None
138,https://github.com/itshamidreza/A_simple_D_Flop_Flop.git,2022-10-31 14:08:45+00:00,,0,itshamidreza/A_simple_D_Flop_Flop,559986551,Verilog,A_simple_D_Flop_Flop,3,1,2023-01-06 18:06:34+00:00,[],None
139,https://github.com/mvsharikrishna/coin-dispenser.git,2022-10-31 06:29:27+00:00,,0,mvsharikrishna/coin-dispenser,559813803,Verilog,coin-dispenser,18,1,2022-12-15 05:08:42+00:00,[],None
140,https://github.com/Rufaida-Kassem/VLSI-Adders-Mania.git,2022-11-03 14:13:30+00:00,,0,Rufaida-Kassem/VLSI-Adders-Mania,561356885,Verilog,VLSI-Adders-Mania,10461,1,2023-01-05 23:24:57+00:00,[],None
141,https://github.com/siddharth062022/DECODER.git,2022-10-25 03:55:08+00:00,,0,siddharth062022/DECODER,557090295,Verilog,DECODER,597,1,2022-10-25 04:19:04+00:00,[],None
142,https://github.com/siddharth062022/UPCOUNTER.git,2022-10-25 04:08:51+00:00,,0,siddharth062022/UPCOUNTER,557094485,Verilog,UPCOUNTER,578,1,2022-10-25 04:18:53+00:00,[],None
143,https://github.com/wueesmic/kv260_lvdsspi_dma.git,2022-11-04 11:08:31+00:00,Projects includes spi (lvds) and dma to read the received data.,0,wueesmic/kv260_lvdsspi_dma,561730197,Verilog,kv260_lvdsspi_dma,15,1,2023-12-02 14:10:09+00:00,[],None
144,https://github.com/Jerx2y/RISCV-CPU-2022.git,2022-10-29 02:28:45+00:00,SJTU ACM Honors Class - Architecture 2022 Project,0,Jerx2y/RISCV-CPU-2022,559083641,Verilog,RISCV-CPU-2022,1514,1,2023-07-18 04:26:51+00:00,[],None
145,https://github.com/siddharth062022/ALU-8BIT.git,2022-10-25 03:51:36+00:00,,0,siddharth062022/ALU-8BIT,557089311,Verilog,ALU-8BIT,803,1,2022-10-25 04:19:06+00:00,[],None
146,https://github.com/siddharth062022/D_FLIPFLOP.git,2022-10-25 04:03:12+00:00,,0,siddharth062022/D_FLIPFLOP,557092804,Verilog,D_FLIPFLOP,479,1,2022-10-25 04:18:59+00:00,[],None
147,https://github.com/siddharth062022/DOWNCOUNTER.git,2022-10-25 04:05:38+00:00,,0,siddharth062022/DOWNCOUNTER,557093554,Verilog,DOWNCOUNTER,695,1,2022-10-25 04:18:48+00:00,[],None
148,https://github.com/arianniakan/ComputerArchLab.git,2022-10-25 10:44:42+00:00,,0,arianniakan/ComputerArchLab,557246030,Verilog,ComputerArchLab,6812,1,2023-02-28 13:15:44+00:00,[],None
149,https://github.com/efabless/grapevine.git,2022-10-24 20:06:41+00:00,,1,efabless/grapevine,556942304,Verilog,grapevine,67705,1,2022-10-28 22:57:49+00:00,[],https://api.github.com/licenses/apache-2.0
150,https://github.com/PaperL/RISC-V_CPU_TEST.git,2022-10-28 08:43:08+00:00,,0,PaperL/RISC-V_CPU_TEST,558765093,Verilog,RISC-V_CPU_TEST,136,1,2023-06-23 13:52:13+00:00,[],None
151,https://github.com/Tjemmmic/ArtificalNeuralNetwork.git,2022-11-04 18:01:26+00:00,Artificial Neural Network using Verilog to take a written digit and convert it to its numerical value utilizing an FPGA,0,Tjemmmic/ArtificalNeuralNetwork,561885053,Verilog,ArtificalNeuralNetwork,26,1,2023-03-21 10:48:17+00:00,[],https://api.github.com/licenses/gpl-3.0
152,https://github.com/siddharth062022/FULL_ADDER.git,2022-11-08 13:43:47+00:00,,0,siddharth062022/FULL_ADDER,563377522,Verilog,FULL_ADDER,462,1,2022-11-08 16:13:46+00:00,[],None
153,https://github.com/dsplover/Frequency_meter.git,2022-11-02 18:12:21+00:00,FPGA Cyclone IV EP4CE6F17C8ÂÆûÁé∞Frequency_meter(È¢ëÁéáËÆ°),0,dsplover/Frequency_meter,561000389,,Frequency_meter,612,1,2023-08-30 06:35:22+00:00,[],None
154,https://github.com/harihitode/migtest.git,2022-11-08 08:08:51+00:00,„Åø„Å£„Åê„Åø„Åê„Å´„Åó„Å¶„ÇÑ„Çì„Çà~(„ÅØ„Éº„Å®),0,harihitode/migtest,563248334,Verilog,migtest,31,1,2022-11-08 09:00:21+00:00,[],None
155,https://github.com/YoussefBR/verilog-processor.git,2022-10-31 22:16:41+00:00,A CPU from scratch built in verilog using Xilinx Viviado,0,YoussefBR/verilog-processor,560171217,Verilog,verilog-processor,1811,1,2024-01-12 18:44:10+00:00,[],None
156,https://github.com/androny1012/Elegant-Digital-Design.git,2022-10-27 01:57:23+00:00,Vscode+iverilog+gtkwave,0,androny1012/Elegant-Digital-Design,558155132,Verilog,Elegant-Digital-Design,1793,1,2024-01-29 03:11:54+00:00,[],None
157,https://github.com/soronpo/mydsn.git,2022-11-01 20:48:55+00:00,,0,soronpo/mydsn,560593349,Verilog,mydsn,2316,0,2022-11-01 20:49:12+00:00,[],https://api.github.com/licenses/apache-2.0
158,https://github.com/KanishR1/4_bit_alu.git,2022-11-03 00:26:22+00:00,,0,KanishR1/4_bit_alu,561102482,Verilog,4_bit_alu,8911,0,2022-11-03 00:27:35+00:00,[],https://api.github.com/licenses/gpl-3.0
159,https://github.com/noemiabril/ZX-Spectrum_MiSTer-Arrow_SoCKit.git,2022-10-26 13:09:30+00:00,ZX-Spectrum for MiSTer Arrow SoCKit,0,noemiabril/ZX-Spectrum_MiSTer-Arrow_SoCKit,557869277,Verilog,ZX-Spectrum_MiSTer-Arrow_SoCKit,1920,0,2022-10-26 13:09:43+00:00,[],None
160,https://github.com/microway199x/RTL-language-BSVstudyexercise-micro-riscv.git,2022-10-29 13:03:14+00:00,for learn BlueSpec and RISCV,0,microway199x/RTL-language-BSVstudyexercise-micro-riscv,559225528,Verilog,RTL-language-BSVstudyexercise-micro-riscv,238,0,2023-04-29 05:29:48+00:00,[],None
161,https://github.com/parthokr/verilog.git,2022-10-27 20:04:09+00:00,This repo includes HDL practice files for CSE 3203,0,parthokr/verilog,558564356,Verilog,verilog,27,0,2022-10-27 20:06:44+00:00,[],None
162,https://github.com/rinabekolli/Detyra2-AK-2022.git,2022-10-24 14:17:49+00:00,,0,rinabekolli/Detyra2-AK-2022,556791010,Verilog,Detyra2-AK-2022,22,0,2022-10-27 16:44:40+00:00,[],None
163,https://github.com/OrestShvets/aparatni_labs.git,2022-10-25 19:18:26+00:00,,0,OrestShvets/aparatni_labs,557484303,Verilog,aparatni_labs,44315,0,2022-10-25 19:35:02+00:00,[],None
164,https://github.com/MaestroHello/Labs-hardware.git,2022-10-25 18:24:43+00:00,,1,MaestroHello/Labs-hardware,557461357,Verilog,Labs-hardware,1693,0,2022-10-25 19:05:08+00:00,[],None
165,https://github.com/tarush-s/RISC-V-Architecture.git,2022-11-03 09:56:59+00:00,"Single cycle RISC V processor architecture with I, S, R, BEQ type instructions modeled in verilog and simulated on Vivado",0,tarush-s/RISC-V-Architecture,561258438,Verilog,RISC-V-Architecture,128,0,2022-11-03 10:06:32+00:00,[],None
166,https://github.com/ricardothadeu/SAP-verilog.git,2022-11-03 21:00:01+00:00,,0,ricardothadeu/SAP-verilog,561507218,Verilog,SAP-verilog,7,0,2022-11-03 21:02:37+00:00,[],None
167,https://github.com/EhabMostafaa/URT_TX.git,2022-11-05 21:38:53+00:00,,0,EhabMostafaa/URT_TX,562287196,Verilog,URT_TX,30,0,2022-11-10 19:25:52+00:00,[],None
168,https://github.com/padhi-bisesh/Synchronous-FIFO.git,2022-11-05 17:18:18+00:00,,0,padhi-bisesh/Synchronous-FIFO,562223072,Verilog,Synchronous-FIFO,5,0,2022-11-06 01:40:45+00:00,[],None
169,https://github.com/JiDuQiu/sec_counter.git,2022-11-05 15:07:24+00:00,ÁßíËÆ°Êï∞Âô®,0,JiDuQiu/sec_counter,562183738,Verilog,sec_counter,177,0,2022-11-05 15:07:55+00:00,[],None
170,https://github.com/Boulder1999/Lab06-Unix-Time-Converter-.git,2022-11-07 12:31:33+00:00,,0,Boulder1999/Lab06-Unix-Time-Converter-,562867619,Verilog,Lab06-Unix-Time-Converter-,432,0,2022-11-07 12:34:30+00:00,[],None
171,https://github.com/Antonia2000/-LFSR-Counter-with-Loadable-Input.git,2022-11-08 11:01:49+00:00,,0,Antonia2000/-LFSR-Counter-with-Loadable-Input,563313260,Verilog,-LFSR-Counter-with-Loadable-Input,339,0,2022-11-08 11:09:06+00:00,[],None
172,https://github.com/bchyes/CPU.git,2022-10-22 08:48:22+00:00,,0,bchyes/CPU,555755602,Verilog,CPU,366,0,2022-11-16 17:25:43+00:00,[],None
173,https://github.com/leb1973/FND_calculator.git,2022-10-22 18:49:31+00:00,BCDÎ•º Ïù¥Ïö©Ìïú Í≥ÑÏÇ∞Í∏∞ ÏÑ§Í≥Ñ,0,leb1973/FND_calculator,555963196,Verilog,FND_calculator,8,0,2022-10-22 18:50:14+00:00,[],None
174,https://github.com/AnasIbrahim1/Vending_machine_arch_lab.git,2022-10-24 12:38:13+00:00,,0,AnasIbrahim1/Vending_machine_arch_lab,556743907,Verilog,Vending_machine_arch_lab,6,0,2022-10-24 12:40:09+00:00,[],None
175,https://github.com/ECEahnbin/ECE_exp9.git,2022-10-27 04:56:53+00:00,2022 ÏÑúÏö∏ÏãúÎ¶ΩÎåÄ Ï†ÑÏ†ÑÏÑ§2,0,ECEahnbin/ECE_exp9,558205918,Verilog,ECE_exp9,2,0,2022-10-27 12:58:16+00:00,[],None
176,https://github.com/cyprienh/VHDL_Ethernet_Controller.git,2022-10-27 06:46:50+00:00,E-10 Core ethernet controller in VHDL,0,cyprienh/VHDL_Ethernet_Controller,558239969,Verilog,VHDL_Ethernet_Controller,2986,0,2022-12-02 12:47:24+00:00,[],None
177,https://github.com/jordansprojects/MiscellaneousVerilogLogicGates.git,2022-10-25 20:45:46+00:00,,0,jordansprojects/MiscellaneousVerilogLogicGates,557519308,Verilog,MiscellaneousVerilogLogicGates,10,0,2023-03-26 16:08:26+00:00,[],None
178,https://github.com/gy123987/gy.git,2022-10-29 05:27:30+00:00,,2,gy123987/gy,559116715,Verilog,gy,5591,0,2022-11-15 12:22:52+00:00,[],None
179,https://github.com/wpi-ece574-f22/ex-micro.git,2022-10-26 01:17:56+00:00,,0,wpi-ece574-f22/ex-micro,557606311,Verilog,ex-micro,4,0,2022-10-26 01:18:47+00:00,[],None
180,https://github.com/efabless/mvcc-demo.git,2022-10-28 17:59:14+00:00,,0,efabless/mvcc-demo,558969770,Verilog,mvcc-demo,2324,0,2022-11-22 20:26:55+00:00,[],https://api.github.com/licenses/apache-2.0
181,https://github.com/Mohabz-911/EightAdders.git,2022-10-31 14:47:18+00:00,,0,Mohabz-911/EightAdders,560005075,Verilog,EightAdders,4,0,2022-11-02 08:55:18+00:00,[],None
182,https://github.com/Sonianv/PCP.git,2022-11-02 13:13:42+00:00,,0,Sonianv/PCP,560874967,Verilog,PCP,1063,0,2023-01-15 18:41:47+00:00,[],None
183,https://github.com/YUME-FF/Duke-ECE550-PC4.git,2022-10-28 14:26:46+00:00,,1,YUME-FF/Duke-ECE550-PC4,558889932,Verilog,Duke-ECE550-PC4,104,0,2023-01-17 01:36:28+00:00,[],None
184,https://github.com/Mikkhael/FPGA_MasterMind.git,2022-10-31 21:30:43+00:00,,0,Mikkhael/FPGA_MasterMind,560159440,Verilog,FPGA_MasterMind,849,0,2023-01-05 13:38:15+00:00,[],None
185,https://github.com/EternalFir/RISCV-CPU.git,2022-10-31 05:03:14+00:00,This is a repository for ACM-21 Computer Architecture Course,0,EternalFir/RISCV-CPU,559789999,Verilog,RISCV-CPU,492,0,2022-10-31 05:03:21+00:00,[],None
186,https://github.com/whoni159789/FSM_FAN_TIMER.git,2022-10-31 07:24:17+00:00,"Basys3 FPGA Board, Verilog HDLÏùÑ ÌôúÏö©Ìïú ÌÉÄÏù¥Î®∏ Í∏∞Îä•Ïù¥ ÏûàÎäî ÏÑ†ÌíçÍ∏∞ Íµ¨ÌòÑ ÏΩîÎìú",0,whoni159789/FSM_FAN_TIMER,559830790,Verilog,FSM_FAN_TIMER,8,0,2022-10-31 07:25:27+00:00,[],None
187,https://github.com/Nesabbasi/Computer-Architecture-Course-Projects.git,2022-10-31 11:43:54+00:00,"Verilog implementation of MIPS processor (Single-cycle , Multi-cycle, Pipeline).",0,Nesabbasi/Computer-Architecture-Course-Projects,559925199,Verilog,Computer-Architecture-Course-Projects,2140,0,2022-10-31 12:01:13+00:00,[],None
188,https://github.com/leonardocandio/lab6.git,2022-11-01 01:54:03+00:00,,0,leonardocandio/lab6,560221545,Verilog,lab6,470,0,2022-11-01 01:54:15+00:00,[],None
189,https://github.com/asgarisepide/caravel_walkthrough.git,2022-11-01 02:39:44+00:00,,0,asgarisepide/caravel_walkthrough,560233004,Verilog,caravel_walkthrough,2315,0,2022-11-01 02:39:57+00:00,[],https://api.github.com/licenses/apache-2.0
190,https://github.com/EEGuizhi/IC-Design-Learning.git,2022-10-24 09:54:47+00:00,The works done in Digital / Analog IC design related courses,0,EEGuizhi/IC-Design-Learning,556677994,Verilog,IC-Design-Learning,4692,0,2023-11-16 16:29:53+00:00,[],None
191,https://github.com/koparion/Courses.git,2022-10-23 18:07:20+00:00,,0,koparion/Courses,556377849,Verilog,Courses,48,0,2022-12-26 22:13:59+00:00,[],None
192,https://github.com/vovazaichenko22/mathlab1.git,2022-10-22 23:00:45+00:00,,0,vovazaichenko22/mathlab1,556034363,Verilog,mathlab1,396,0,2022-10-22 23:07:38+00:00,[],None
193,https://github.com/ChiRuiChen/face_detection_yolo_hls.git,2022-10-25 07:01:07+00:00,,1,ChiRuiChen/face_detection_yolo_hls,557150775,Verilog,face_detection_yolo_hls,333,0,2022-10-25 07:08:13+00:00,[],None
194,https://github.com/Keemchard/HDL.git,2022-10-26 10:11:23+00:00,,0,Keemchard/HDL,557794291,Verilog,HDL,15627,0,2022-10-26 10:13:47+00:00,[],None
195,https://github.com/Yorbre25/Proyecto_TallerDigitales.git,2022-10-30 18:42:25+00:00,,0,Yorbre25/Proyecto_TallerDigitales,559644057,Verilog,Proyecto_TallerDigitales,127,0,2022-11-07 22:41:28+00:00,[],None
196,https://github.com/nikhil9591/VLSI_Assaignment.git,2022-10-31 04:39:38+00:00,,0,nikhil9591/VLSI_Assaignment,559783964,Verilog,VLSI_Assaignment,4,0,2022-10-31 04:44:17+00:00,[],None
197,https://github.com/AndrianDevFPGA/Fault-Injection.git,2022-10-31 06:40:57+00:00,,0,AndrianDevFPGA/Fault-Injection,559817122,Verilog,Fault-Injection,1,0,2022-10-31 06:42:16+00:00,[],None
198,https://github.com/Nesabbasi/Digital-Logic-Design-Lab.git,2022-10-31 12:27:26+00:00,DLD Lab Course Experiments,0,Nesabbasi/Digital-Logic-Design-Lab,559942000,Verilog,Digital-Logic-Design-Lab,21540,0,2022-10-31 13:06:54+00:00,[],None
199,https://github.com/InanimateDream/circuit-exercises.git,2022-11-07 08:01:34+00:00,,0,InanimateDream/circuit-exercises,562764927,Verilog,circuit-exercises,1,0,2022-11-07 08:05:25+00:00,[],None
200,https://github.com/manuka03/5S_Pipeline.git,2022-10-22 19:51:51+00:00,5 Stage pipeline,0,manuka03/5S_Pipeline,555982659,Verilog,5S_Pipeline,67,0,2022-12-21 14:22:59+00:00,[],None
201,https://github.com/CMoser965/Proj.git,2022-10-29 03:12:23+00:00,,0,CMoser965/Proj,559091466,Verilog,Proj,28001,0,2022-12-20 18:25:41+00:00,[],None
202,https://github.com/UnstoppableFish/FSM_THREE.git,2022-10-29 13:16:43+00:00,,0,UnstoppableFish/FSM_THREE,559229247,Verilog,FSM_THREE,2963,0,2022-10-31 02:06:34+00:00,[],None
203,https://github.com/leinad3008/Proyecto_VLSI.git,2022-11-08 05:57:47+00:00,,0,leinad3008/Proyecto_VLSI,563207257,Verilog,Proyecto_VLSI,3,0,2022-11-08 05:58:39+00:00,[],None
204,https://github.com/mfnisbetLU/ESOF-0651-Lab-Project.git,2022-11-07 23:11:54+00:00,Lab project for the course Computer Organization Fall 2022. ,0,mfnisbetLU/ESOF-0651-Lab-Project,563106223,Verilog,ESOF-0651-Lab-Project,7903,0,2022-11-07 23:14:01+00:00,[],None
205,https://github.com/Davis-NG/ece241.git,2022-11-08 20:04:15+00:00,,0,Davis-NG/ece241,563530563,Verilog,ece241,53099,0,2023-05-01 02:51:00+00:00,[],None
206,https://github.com/TavanaAreza/Universal-Asynchronous-Receiver-Transmitter.git,2022-11-06 16:21:11+00:00,In this Project I Designed a Universal Asynchronous Receiver Transmitter in Verilog Language.,0,TavanaAreza/Universal-Asynchronous-Receiver-Transmitter,562526107,Verilog,Universal-Asynchronous-Receiver-Transmitter,1022,0,2022-11-06 16:22:18+00:00,[],https://api.github.com/licenses/mit
207,https://github.com/pradeeshculer/Verilog-code.git,2022-11-08 11:02:03+00:00,,0,pradeeshculer/Verilog-code,563313333,Verilog,Verilog-code,8,0,2023-07-28 14:39:32+00:00,[],None
208,https://github.com/jeffdi/hvcc_demo.git,2022-11-02 12:36:06+00:00,,0,jeffdi/hvcc_demo,560860159,Verilog,hvcc_demo,2316,0,2022-11-02 12:36:23+00:00,[],https://api.github.com/licenses/apache-2.0
209,https://github.com/gkrunal72/RTL_Design_and_Integration.git,2022-11-04 21:42:52+00:00,,0,gkrunal72/RTL_Design_and_Integration,561948355,Verilog,RTL_Design_and_Integration,958,0,2023-01-10 16:57:16+00:00,[],None
210,https://github.com/QChencq/cquchenqin-cqu_cs_experiment.git,2022-10-25 10:02:30+00:00,"Experimental code and data of School of Computer Science, Chongqing University",0,QChencq/cquchenqin-cqu_cs_experiment,557228399,Verilog,cquchenqin-cqu_cs_experiment,12,0,2022-10-25 10:05:32+00:00,[],None
211,https://github.com/PeripheralControl/pccore.git,2022-10-31 22:55:09+00:00,Verilog peripherals,0,PeripheralControl/pccore,560180456,Verilog,pccore,11040,0,2022-10-31 23:01:21+00:00,[],
212,https://github.com/noemiabril/ColecoAdam_MiSTer-Arrow_SoCKit.git,2022-10-22 12:00:58+00:00,Colecovision with Coleco Adam support,0,noemiabril/ColecoAdam_MiSTer-Arrow_SoCKit,555817968,Verilog,ColecoAdam_MiSTer-Arrow_SoCKit,1595,0,2022-10-22 12:01:06+00:00,[],None
213,https://github.com/OrestShvets/aparat_labs.git,2022-10-25 19:13:30+00:00,,0,OrestShvets/aparat_labs,557482247,Verilog,aparat_labs,33801,0,2022-10-25 19:16:26+00:00,[],None
214,https://github.com/Deanna-Coralage/8-bit-processor.git,2022-10-25 06:39:39+00:00,This project is a single cycle CPU,0,Deanna-Coralage/8-bit-processor,557142479,Verilog,8-bit-processor,500,0,2022-10-25 06:50:48+00:00,[],None
215,https://github.com/TylerWinger/DegreeProjectCode.git,2022-10-22 17:49:13+00:00,,1,TylerWinger/DegreeProjectCode,555943403,Verilog,DegreeProjectCode,19461,0,2022-10-23 19:04:09+00:00,[],None
216,https://github.com/Lavanyamurugan2001/BASIC-GATES.git,2022-10-22 17:39:52+00:00,,0,Lavanyamurugan2001/BASIC-GATES,555940048,Verilog,BASIC-GATES,14,0,2023-03-02 04:16:33+00:00,[],None
217,https://github.com/robotevan/SYSC_4310_ARM_Verilog.git,2022-10-23 16:54:46+00:00,,0,robotevan/SYSC_4310_ARM_Verilog,556351724,Verilog,SYSC_4310_ARM_Verilog,8148,0,2022-12-04 09:48:11+00:00,[],None
218,https://github.com/abrahamjsimpson/The_Stupid_Machine.git,2022-10-22 02:05:26+00:00,A 1-bit Processor,0,abrahamjsimpson/The_Stupid_Machine,555645932,Verilog,The_Stupid_Machine,13301,0,2022-12-01 04:26:25+00:00,[],None
219,https://github.com/pohaoc/EPYK-CPU.git,2022-10-22 04:33:25+00:00,FPGA-Based 16-bit CPU architecture,0,pohaoc/EPYK-CPU,555683147,Verilog,EPYK-CPU,13811,0,2022-10-22 04:42:58+00:00,[],None
220,https://github.com/hprater/MicroController.git,2022-11-02 14:40:33+00:00,Created each component for a working micro controller using Verilog.,0,hprater/MicroController,560913181,Verilog,MicroController,70,0,2023-10-13 01:40:17+00:00,[],None
221,https://github.com/saramostafa2001/Shift-Register.git,2022-11-02 23:57:05+00:00,verilog,0,saramostafa2001/Shift-Register,561096136,Verilog,Shift-Register,1,0,2022-11-02 23:57:44+00:00,[],None
222,https://github.com/patel-soham/user-defined-clk-verilog.git,2022-10-24 00:18:07+00:00,"A project to generate user defined jitter, frequency and duty cycle of clock.",0,patel-soham/user-defined-clk-verilog,556486818,Verilog,user-defined-clk-verilog,7,0,2022-10-24 00:46:11+00:00,"['clock', 'verilog']",None
223,https://github.com/DandyForever/SingleCycleRiscV-RTL.git,2022-10-26 06:43:26+00:00,RTL for Single Cycle RISC-V processor,0,DandyForever/SingleCycleRiscV-RTL,557708463,Verilog,SingleCycleRiscV-RTL,7,0,2022-10-28 07:19:16+00:00,[],None
224,https://github.com/wxiaoyao17/testbench-uart.git,2022-10-26 03:05:34+00:00,,0,wxiaoyao17/testbench-uart,557641967,Verilog,testbench-uart,7,0,2022-10-26 03:12:06+00:00,[],None
225,https://github.com/scottsus/nexys4-divider.git,2022-11-01 04:31:07+00:00,,0,scottsus/nexys4-divider,560259877,Verilog,nexys4-divider,10,0,2022-11-01 04:54:17+00:00,[],None
226,https://github.com/JoshuaGovan/mpwseven.git,2022-10-31 17:29:27+00:00,,0,JoshuaGovan/mpwseven,560076330,Verilog,mpwseven,2315,0,2022-10-31 17:29:41+00:00,[],https://api.github.com/licenses/apache-2.0
227,https://github.com/ChrisZonghaoLi/sky130_analog_project_temp.git,2022-10-26 20:50:37+00:00,,0,ChrisZonghaoLi/sky130_analog_project_temp,558068871,Verilog,sky130_analog_project_temp,94,0,2022-10-26 20:50:45+00:00,[],https://api.github.com/licenses/apache-2.0
228,https://github.com/SamHui8868/FPGA_Verilog.git,2022-11-03 10:45:56+00:00,,0,SamHui8868/FPGA_Verilog,561275892,Verilog,FPGA_Verilog,21121,0,2022-11-03 10:50:08+00:00,[],None
229,https://github.com/kotorikanbe/bailan_riscv.git,2022-11-08 08:42:44+00:00,,1,kotorikanbe/bailan_riscv,563260726,Verilog,bailan_riscv,21194,0,2022-11-30 13:29:46+00:00,[],https://api.github.com/licenses/mit
230,https://github.com/GTPV/enigma-machine.git,2022-11-08 06:53:48+00:00,Enigma machine by verilog for LogicDesign 2022-2 termproject,0,GTPV/enigma-machine,563223882,Verilog,enigma-machine,31,0,2022-12-13 04:08:52+00:00,[],None
231,https://github.com/chain-smok/2002.10.29verilog.git,2022-10-30 12:21:33+00:00,,0,chain-smok/2002.10.29verilog,559533691,Verilog,2002.10.29verilog,1,0,2022-10-30 12:21:42+00:00,[],None
232,https://github.com/micahjeffries/Digital_Design.git,2022-11-05 18:47:55+00:00,,0,micahjeffries/Digital_Design,562247835,Verilog,Digital_Design,66,0,2022-11-05 18:57:43+00:00,[],None
233,https://github.com/natanaeljr/alu-8bit.git,2022-11-06 02:43:52+00:00,ALU 8-bit in HDL Verilog,1,natanaeljr/alu-8bit,562338828,Verilog,alu-8bit,1,0,2022-11-06 02:44:06+00:00,[],None
234,https://github.com/TylerTTX/mpw7_mgmt_core.git,2022-10-26 16:33:54+00:00,,0,TylerTTX/mpw7_mgmt_core,557967385,Verilog,mpw7_mgmt_core,2229,0,2022-10-26 16:34:11+00:00,[],https://api.github.com/licenses/apache-2.0
235,https://github.com/drauf17/caravel_mpw7_new1.git,2022-10-26 16:49:59+00:00,,0,drauf17/caravel_mpw7_new1,557974152,Verilog,caravel_mpw7_new1,2228,0,2022-10-26 16:50:16+00:00,[],https://api.github.com/licenses/apache-2.0
236,https://github.com/lazybug-team/CSproject.git,2022-10-29 09:08:38+00:00,a repository used to save the computer system course project,0,lazybug-team/CSproject,559166676,Verilog,CSproject,4702,0,2022-11-30 07:41:59+00:00,[],None
237,https://github.com/AmitSUNY/demo.git,2022-10-28 17:59:32+00:00,first project ,0,AmitSUNY/demo,558969860,Verilog,demo,2315,0,2022-10-28 17:59:48+00:00,[],https://api.github.com/licenses/apache-2.0
238,https://github.com/lakhwinder1128/vending_machine.git,2022-11-08 06:31:13+00:00,,0,lakhwinder1128/vending_machine,563217153,Verilog,vending_machine,113,0,2022-12-05 12:25:36+00:00,[],None
239,https://github.com/swenbao/Verilog.git,2022-11-08 07:18:47+00:00,,0,swenbao/Verilog,563231700,Verilog,Verilog,3296,0,2024-01-12 18:45:31+00:00,[],None
240,https://github.com/hsinanko/ControlPanelofFan.git,2022-11-04 16:22:45+00:00,,0,hsinanko/ControlPanelofFan,561850245,Verilog,ControlPanelofFan,971,0,2022-11-04 16:24:39+00:00,[],None
241,https://github.com/connorgre/FinishLab1.git,2022-10-31 20:23:26+00:00,,0,connorgre/FinishLab1,560139598,Verilog,FinishLab1,447,0,2022-10-31 20:27:48+00:00,[],None
242,https://github.com/FionaChan01/MIPS-CPU.git,2022-11-06 05:36:57+00:00,,0,FionaChan01/MIPS-CPU,562366633,Verilog,MIPS-CPU,1089,0,2022-11-06 05:38:02+00:00,[],None
243,https://github.com/carltonknox/TETRIX.git,2022-11-03 18:33:51+00:00,A FPGA Tetris game implementation that outputs to a 32x64 RGB Matrix,0,carltonknox/TETRIX,561460392,Verilog,TETRIX,72129,0,2023-01-31 20:49:13+00:00,[],None
244,https://github.com/Nagarjun444/FIFO.git,2022-11-04 17:48:56+00:00,FIFO it shows full and empty status,0,Nagarjun444/FIFO,561880991,Verilog,FIFO,2,0,2022-11-04 17:50:21+00:00,[],None
245,https://github.com/yasmineghanem/VLSI-Projects.git,2022-11-02 19:59:56+00:00,,0,yasmineghanem/VLSI-Projects,561036183,Verilog,VLSI-Projects,12934,0,2023-02-06 08:59:57+00:00,[],None
246,https://github.com/aerial-ace1/verilog.git,2022-11-07 10:20:52+00:00,,0,aerial-ace1/verilog,562817515,Verilog,verilog,5,0,2022-11-07 12:34:52+00:00,[],None
247,https://github.com/gastonojedaa/Uart-communication-with-verilog.git,2022-10-28 00:00:49+00:00,,0,gastonojedaa/Uart-communication-with-verilog,558626930,Verilog,Uart-communication-with-verilog,8,0,2022-10-28 00:02:05+00:00,[],None
248,https://github.com/julenbernabe/ml-smpc.git,2022-10-28 07:48:16+00:00,,0,julenbernabe/ml-smpc,558746246,Verilog,ml-smpc,63356,0,2022-11-02 07:52:34+00:00,[],None
249,https://github.com/vlfuentes417/efabless_project.git,2022-10-28 18:02:38+00:00,,0,vlfuentes417/efabless_project,558970876,Verilog,efabless_project,2315,0,2022-10-28 18:02:58+00:00,[],https://api.github.com/licenses/apache-2.0
250,https://github.com/yyu233/Signed_Unsigned_Multiplication_Adder.git,2022-10-27 17:26:21+00:00,,0,yyu233/Signed_Unsigned_Multiplication_Adder,558506782,Verilog,Signed_Unsigned_Multiplication_Adder,10,0,2022-10-28 03:08:01+00:00,[],None
251,https://github.com/aarushigupta27/Verilog.git,2022-11-08 10:50:24+00:00,Implementation of simple combinational and sequential circuits using Verilog,0,aarushigupta27/Verilog,563309198,Verilog,Verilog,5,0,2022-11-08 11:30:56+00:00,[],None
252,https://github.com/boulder940/2017ICcontest-Distance-Transform-.git,2022-10-26 03:23:35+00:00,,0,boulder940/2017ICcontest-Distance-Transform-,557647423,Verilog,2017ICcontest-Distance-Transform-,4,0,2022-10-26 03:24:39+00:00,[],None
253,https://github.com/Tyan-0978/dc_lab3.git,2022-10-24 09:36:39+00:00,,0,Tyan-0978/dc_lab3,556670762,Verilog,dc_lab3,46,0,2022-10-30 18:27:19+00:00,[],None
254,https://github.com/kimtty/1.git,2022-10-27 11:52:43+00:00,,0,kimtty/1,558359883,Verilog,1,13,0,2022-10-27 11:53:31+00:00,[],None
255,https://github.com/Hua50000/-VerilogContest.git,2022-10-22 08:45:22+00:00,Âåó‰∫¨Â∏ÇÈõÜÊàêÁîµË∑ØËÆæËÆ°Â§ßËµõÊï∞Â≠óÂæÄÂπ¥È¢ò,0,Hua50000/-VerilogContest,555754673,,-VerilogContest,282,0,2022-09-19 08:51:20+00:00,[],https://api.github.com/licenses/mit
256,https://github.com/maxtkrauss/verilog_basics.git,2022-10-23 19:31:03+00:00,Basic Verilog Implementations,0,maxtkrauss/verilog_basics,556406918,Verilog,verilog_basics,14,0,2022-10-23 20:29:03+00:00,[],None
257,https://github.com/leb1973/FSM_LED.git,2022-10-22 17:33:08+00:00,FSMÏùÑ ÌôúÏö©Ìïú LEDÎèôÏûë,0,leb1973/FSM_LED,555937599,Verilog,FSM_LED,10,0,2022-10-22 18:00:49+00:00,[],None
258,https://github.com/chgs3/MicroOndas.git,2022-10-22 18:53:27+00:00,Projeto de Forno Micro-Ondas para a disciplina de Sistemas Digitais,0,chgs3/MicroOndas,555964481,Verilog,MicroOndas,360,0,2022-10-22 18:53:56+00:00,[],None
259,https://github.com/RoxyKko/Verilog.git,2022-10-22 18:41:21+00:00,,0,RoxyKko/Verilog,555960575,Verilog,Verilog,13,0,2022-10-22 18:41:32+00:00,[],None
260,https://github.com/sanidhya2510/5Stage_Pipeline.git,2022-10-23 13:02:22+00:00,,0,sanidhya2510/5Stage_Pipeline,556263735,Verilog,5Stage_Pipeline,110,0,2022-11-15 07:51:34+00:00,[],None
261,https://github.com/wrs225/wishbone-caravel-user-project-copy.git,2022-10-22 16:24:14+00:00,,0,wrs225/wishbone-caravel-user-project-copy,555913718,Verilog,wishbone-caravel-user-project-copy,2231,0,2022-10-22 16:24:27+00:00,[],https://api.github.com/licenses/apache-2.0
262,https://github.com/Emu-gators/floppy-overdrive.git,2022-10-23 20:31:09+00:00,A revival of the floppy disk drive and controller for modern computers.,0,Emu-gators/floppy-overdrive,556426647,Verilog,floppy-overdrive,20144,0,2022-11-01 21:35:17+00:00,[],None
263,https://github.com/itsdarshankumar/Microprocessor-Project.git,2022-10-23 18:04:49+00:00,,3,itsdarshankumar/Microprocessor-Project,556376847,Verilog,Microprocessor-Project,223,0,2022-10-23 18:24:48+00:00,[],None
264,https://github.com/anumariam/Adder-UVM-TB.git,2022-10-23 17:38:25+00:00,,0,anumariam/Adder-UVM-TB,556367277,Verilog,Adder-UVM-TB,3,0,2022-10-23 17:42:55+00:00,[],None
265,https://github.com/Shradha-RV/CPU_fpga.git,2022-10-25 17:52:47+00:00,,0,Shradha-RV/CPU_fpga,557447159,Verilog,CPU_fpga,16,0,2022-10-25 17:53:22+00:00,[],None
266,https://github.com/Sandun666/CRC-using-customized-NiosII-processor.git,2022-10-25 05:54:01+00:00,,0,Sandun666/CRC-using-customized-NiosII-processor,557125884,Verilog,CRC-using-customized-NiosII-processor,57741,0,2022-10-25 06:02:25+00:00,[],None
267,https://github.com/mohamadalzarif/Simple_Vending_Machine.git,2022-10-24 22:50:49+00:00,"Design a vending machine that accepts 5 cent, and 10 cent coins and sells pencils that cost 15 cents. The machine should be able to return extra money. ",0,mohamadalzarif/Simple_Vending_Machine,556997613,Verilog,Simple_Vending_Machine,6,0,2022-10-24 23:39:30+00:00,[],None
268,https://github.com/NavinKP/cpu-fpga.git,2022-10-25 15:04:12+00:00,,0,NavinKP/cpu-fpga,557369032,Verilog,cpu-fpga,227,0,2022-10-25 15:07:17+00:00,[],https://api.github.com/licenses/mit
269,https://github.com/patel-soham/traffic-light-controller-verilog.git,2022-10-25 16:42:02+00:00,A project to implement traffic light controller module which has programmable registers along with testbench.,0,patel-soham/traffic-light-controller-verilog,557415793,Verilog,traffic-light-controller-verilog,12,0,2022-11-03 01:31:45+00:00,"['controller', 'verilog']",None
270,https://github.com/Whaleverse/Mini-processor-build-on-the-FPGA-.git,2022-10-28 07:52:51+00:00,,0,Whaleverse/Mini-processor-build-on-the-FPGA-,558747849,Verilog,Mini-processor-build-on-the-FPGA-,7413,0,2022-10-28 07:56:17+00:00,[],None
271,https://github.com/PiRho60/ece241.git,2022-10-28 23:42:22+00:00,,0,PiRho60/ece241,559055390,Verilog,ece241,67,0,2022-10-28 23:44:23+00:00,[],None
272,https://github.com/lucamabate/test.git,2022-11-02 12:37:46+00:00,,0,lucamabate/test,560860759,Verilog,test,2316,0,2022-11-02 12:41:06+00:00,[],https://api.github.com/licenses/apache-2.0
273,https://github.com/itmr1/Mars_Rover_Group23.git,2022-11-04 20:14:51+00:00,Mars Rover Sub-System Components,0,itmr1/Mars_Rover_Group23,561925828,Verilog,Mars_Rover_Group23,66450,0,2022-11-04 20:18:49+00:00,[],None
274,https://github.com/Ivan-Osadchy/adc_diag.git,2022-11-04 17:39:33+00:00,,0,Ivan-Osadchy/adc_diag,561877860,Verilog,adc_diag,120,0,2022-11-04 17:43:13+00:00,[],None
275,https://github.com/JiDuQiu/one_of_two_selector.git,2022-11-05 07:49:13+00:00,ÈÄâÊã©Âô®,0,JiDuQiu/one_of_two_selector,562068160,Verilog,one_of_two_selector,39,0,2022-11-05 08:18:51+00:00,[],None
276,https://github.com/JiDuQiu/decoder_7.git,2022-11-05 08:33:37+00:00,7ÊÆµÊï∞Á†ÅÁÆ°ËØëÁ†ÅÂô®,0,JiDuQiu/decoder_7,562077854,Verilog,decoder_7,178,0,2022-11-05 08:36:03+00:00,[],None
277,https://github.com/saadbutt27/COAL-Lab.git,2022-11-07 20:29:45+00:00,,0,saadbutt27/COAL-Lab,563060007,Verilog,COAL-Lab,23703,0,2022-11-07 20:32:11+00:00,[],None
278,https://github.com/GiuseppeDiGuglielmo/CMS_PIX_28_HLS.git,2022-10-22 04:21:42+00:00,,0,GiuseppeDiGuglielmo/CMS_PIX_28_HLS,555680254,Verilog,CMS_PIX_28_HLS,10345,0,2022-10-27 22:18:38+00:00,[],None
279,https://github.com/xadaemon/verilog-collection.git,2022-10-23 04:32:21+00:00,My personal collection of verilog modules,0,xadaemon/verilog-collection,556111673,Verilog,verilog-collection,13,0,2022-10-23 04:42:14+00:00,[],https://api.github.com/licenses/lgpl-2.1
280,https://github.com/kingyeonsu/SoC_Step-Motor-Clock-System.git,2022-11-07 02:33:10+00:00,"Timer Step Motor Controller IP, PWM Buzzer Controller IP, Photo Interrupt, Button Interrupt ÏÑ§Í≥Ñ",0,kingyeonsu/SoC_Step-Motor-Clock-System,562677364,Verilog,SoC_Step-Motor-Clock-System,205,0,2022-11-07 02:36:39+00:00,[],None
281,https://github.com/ShapePolygon/SAP1.git,2022-10-22 00:44:37+00:00,A Verilog implementation of SAP1. Requires an external circuit that connects to a 8x8 RAM.,0,ShapePolygon/SAP1,555626129,Verilog,SAP1,325,0,2022-10-22 04:25:09+00:00,[],None
282,https://github.com/akshanagrawal/CS220A.git,2022-10-22 01:55:35+00:00,,0,akshanagrawal/CS220A,555643343,Verilog,CS220A,77,0,2022-10-22 01:56:34+00:00,[],None
283,https://github.com/RabbitCabbage/RISCV-CPU-2022.git,2022-10-23 07:17:02+00:00,CPUÂ§ß‰Ωú‰∏ö,0,RabbitCabbage/RISCV-CPU-2022,556155296,Verilog,RISCV-CPU-2022,1602,0,2022-11-16 05:12:10+00:00,[],None
284,https://github.com/D4ni1a/FPGA-piano.git,2022-11-04 23:46:45+00:00,,0,D4ni1a/FPGA-piano,561974043,Verilog,FPGA-piano,4969,0,2022-11-05 00:07:55+00:00,[],None
285,https://github.com/JiDuQiu/nand_gate.git,2022-11-05 03:44:32+00:00,‰∏éÈùûÈó®Ôºà~ÔºàA&BÔºâÔºâ,0,JiDuQiu/nand_gate,562018712,Verilog,nand_gate,33,0,2022-11-05 04:01:54+00:00,[],None
286,https://github.com/mkrxp123/DSD_final_project.git,2022-11-07 16:23:34+00:00,,0,mkrxp123/DSD_final_project,562968017,Verilog,DSD_final_project,379,0,2022-12-04 17:10:14+00:00,[],None
287,https://github.com/josh-merwin/hvcc_Project1.git,2022-11-02 12:40:06+00:00,,0,josh-merwin/hvcc_Project1,560861704,Verilog,hvcc_Project1,4123,0,2022-11-09 13:12:11+00:00,[],None
288,https://github.com/AshokSingla/verilog.git,2022-11-02 13:52:57+00:00,,0,AshokSingla/verilog,560891450,Verilog,verilog,88,0,2023-01-11 13:47:17+00:00,[],None
289,https://github.com/Aliiiw/Computer-Architecture-Lab.git,2022-11-04 07:55:15+00:00,Implement Mips cpu with Verilog,0,Aliiiw/Computer-Architecture-Lab,561665455,Verilog,Computer-Architecture-Lab,892,0,2023-03-08 14:44:38+00:00,"['forwarding', 'mips', 'pipeline', 'verilog']",None
290,https://github.com/jithin4474/RISC-V.git,2022-11-06 05:41:47+00:00,,0,jithin4474/RISC-V,562367501,Verilog,RISC-V,12,0,2022-11-06 05:43:34+00:00,[],None
291,https://github.com/omerfarukcelik/EECS2021-verilog-riscv.git,2022-11-02 23:20:56+00:00,,0,omerfarukcelik/EECS2021-verilog-riscv,561088339,Verilog,EECS2021-verilog-riscv,45,0,2022-11-07 02:29:40+00:00,[],None
292,https://github.com/tomsunhc/EC-311-Lab2.git,2022-11-03 23:15:54+00:00,,0,tomsunhc/EC-311-Lab2,561541831,Verilog,EC-311-Lab2,6,0,2022-11-03 23:20:20+00:00,[],None
293,https://github.com/rad68/uart.git,2022-10-23 23:55:11+00:00,Special purpose UART interface,0,rad68/uart,556480876,Verilog,uart,20,0,2022-10-23 23:58:17+00:00,[],None
294,https://github.com/InstallB/RISCV-CPU.git,2022-10-23 14:15:52+00:00,,0,InstallB/RISCV-CPU,556291189,Verilog,RISCV-CPU,38,0,2023-01-11 15:53:26+00:00,[],None
295,https://github.com/serferre2004/FROGGER_GRUPO1.git,2022-10-28 17:40:00+00:00,,0,serferre2004/FROGGER_GRUPO1,558963394,Verilog,FROGGER_GRUPO1,11088,0,2022-11-22 01:45:32+00:00,[],None
296,https://github.com/XingBigSheng/computer-system.git,2022-10-29 10:45:53+00:00,This is a repository for computer architecture courses,0,XingBigSheng/computer-system,559190421,Verilog,computer-system,347,0,2022-10-29 10:48:43+00:00,[],None
297,https://github.com/tjmihevc/mvcc-demo.git,2022-10-28 17:59:15+00:00,,0,tjmihevc/mvcc-demo,558969778,Verilog,mvcc-demo,2315,0,2022-10-28 17:59:29+00:00,[],https://api.github.com/licenses/apache-2.0
298,https://github.com/satvikjain5/dsd.git,2022-10-26 16:54:59+00:00,,0,satvikjain5/dsd,557976236,Verilog,dsd,7,0,2022-11-04 12:52:01+00:00,[],None
299,https://github.com/zli87/openMPW_mytest.git,2022-10-27 05:28:34+00:00,my testing project,0,zli87/openMPW_mytest,558214706,Verilog,openMPW_mytest,2228,0,2022-10-27 05:28:51+00:00,[],https://api.github.com/licenses/apache-2.0
300,https://github.com/DmytroMachkovskyi/AP_Labs_DK02.git,2022-10-25 19:13:12+00:00,,0,DmytroMachkovskyi/AP_Labs_DK02,557482137,Verilog,AP_Labs_DK02,25255,0,2022-10-25 19:34:27+00:00,[],None
301,https://github.com/fpfrimer/ula_vhdl.git,2022-10-29 18:42:52+00:00,Unidade L√≥gica Aritm√©tica em VHDL,0,fpfrimer/ula_vhdl,559320584,Verilog,ula_vhdl,5125,0,2022-10-31 20:10:11+00:00,[],https://api.github.com/licenses/mit
302,https://github.com/Celve/resin.git,2022-10-30 14:15:25+00:00,,0,Celve/resin,559566280,Verilog,resin,298,0,2022-10-30 14:15:32+00:00,[],None
303,https://github.com/avamirm/Computer-Architecture-Course-Projects.git,2022-10-30 15:10:38+00:00,"Verilog implementation of MIPS processor(single-cycle , multi-cycle, pipe-line)",0,avamirm/Computer-Architecture-Course-Projects,559583019,Verilog,Computer-Architecture-Course-Projects,2130,0,2022-10-30 15:14:20+00:00,[],None
304,https://github.com/UnstoppableFish/rs232.git,2022-10-31 02:10:05+00:00,,0,UnstoppableFish/rs232,559745748,Verilog,rs232,15074,0,2022-10-31 02:11:06+00:00,[],None
305,https://github.com/091402/ECE241.git,2022-10-30 18:46:22+00:00,,0,091402/ECE241,559645140,Verilog,ECE241,11,0,2022-10-30 19:04:57+00:00,[],None
306,https://github.com/Avinsal/dsdlab.git,2022-10-31 04:42:47+00:00,,0,Avinsal/dsdlab,559784747,Verilog,dsdlab,26,0,2022-10-31 04:48:11+00:00,[],None
307,https://github.com/LeilaSuljevic/mvcc-demo.git,2022-10-28 17:59:01+00:00,,0,LeilaSuljevic/mvcc-demo,558969706,Verilog,mvcc-demo,2315,0,2022-10-28 17:59:18+00:00,[],https://api.github.com/licenses/apache-2.0
308,https://github.com/yesyesyes2021/ComputerSystem_Experiment.git,2022-10-28 14:49:51+00:00,ËÆ°ÁÆóÊú∫Á≥ªÁªüÂÆûÈ™åÂ∞èÁªÑ,2,yesyesyes2021/ComputerSystem_Experiment,558899810,Verilog,ComputerSystem_Experiment,15169,0,2022-11-29 09:54:19+00:00,[],None
309,https://github.com/Jayanth-sharma/Barrel-Shifter-8-bit.git,2022-10-27 15:08:17+00:00,RTL to GDS flow of a 8bit Barrel Shifter ,0,Jayanth-sharma/Barrel-Shifter-8-bit,558447969,Verilog,Barrel-Shifter-8-bit,103,0,2022-10-27 15:11:58+00:00,[],https://api.github.com/licenses/gpl-3.0
310,https://github.com/GullinoAgus/Calculadora-FPGA-E3.git,2022-10-27 21:27:59+00:00,,0,GullinoAgus/Calculadora-FPGA-E3,558589073,Verilog,Calculadora-FPGA-E3,93,0,2022-10-27 22:32:41+00:00,[],None
311,https://github.com/abhinav-trpth/TLC_at.git,2022-10-27 04:48:11+00:00,,0,abhinav-trpth/TLC_at,558203615,Verilog,TLC_at,2,0,2023-04-19 10:46:51+00:00,[],None
312,https://github.com/wanly13/lab5-Single-cycle-ARM.git,2022-10-22 15:38:40+00:00,Se crea un procesador ARM syngle cycle con verilog,0,wanly13/lab5-Single-cycle-ARM,555897103,Verilog,lab5-Single-cycle-ARM,17948,0,2022-10-22 16:31:21+00:00,[],None
313,https://github.com/avamirm/Digital-Logic-Design-Lab.git,2022-10-30 17:12:52+00:00,DLD Lab Course Experiments,0,avamirm/Digital-Logic-Design-Lab,559618925,Verilog,Digital-Logic-Design-Lab,12130,0,2022-10-30 17:18:17+00:00,[],None
314,https://github.com/juanma-gil/FPGA-MIPS.git,2022-11-05 21:14:40+00:00,,0,juanma-gil/FPGA-MIPS,562282029,Verilog,FPGA-MIPS,2512,0,2023-01-29 21:50:33+00:00,[],None
315,https://github.com/craje92/chip_design.git,2022-10-28 21:04:12+00:00,Design of a RISC-V based chip for VLSI,0,craje92/chip_design,559022144,Verilog,chip_design,2315,0,2022-10-28 21:04:28+00:00,[],https://api.github.com/licenses/apache-2.0
316,https://github.com/John-Steve-C/RISCV-CPU.git,2022-10-29 12:25:20+00:00,,0,John-Steve-C/RISCV-CPU,559215099,Verilog,RISCV-CPU,1693,0,2023-01-31 20:45:55+00:00,[],None
317,https://github.com/xu842251462/EC551_Lab2.git,2022-11-03 20:45:42+00:00,,0,xu842251462/EC551_Lab2,561502945,Verilog,EC551_Lab2,30505,0,2022-11-03 21:15:22+00:00,[],None
318,https://github.com/aashish-tiwary/openFaSoC.git,2022-11-05 06:01:28+00:00,,0,aashish-tiwary/openFaSoC,562045329,Verilog,openFaSoC,254,0,2022-12-15 11:47:58+00:00,[],None
319,https://github.com/JiDuQiu/state_machine_tri.git,2022-11-05 15:15:12+00:00,ÁÆÄÂçïÁä∂ÊÄÅÊú∫-‰∏âËßíÊ≥¢ÂèëÁîüÂô®,0,JiDuQiu/state_machine_tri,562186091,Verilog,state_machine_tri,176,0,2022-11-05 15:15:41+00:00,[],None
320,https://github.com/bladerunner3201/logic-design.git,2022-10-31 08:33:42+00:00,,0,bladerunner3201/logic-design,559854649,Verilog,logic-design,27195,0,2022-10-31 08:34:05+00:00,[],None
321,https://github.com/JustfortehLulz/LED-Verilog.git,2022-11-02 03:07:27+00:00,4 Segment Display in Verilog,0,JustfortehLulz/LED-Verilog,560685988,Verilog,LED-Verilog,10022,0,2022-11-04 02:46:10+00:00,[],None
322,https://github.com/PranavaM1102/Systolic-array-Multilier-using_VHDL.git,2022-11-08 08:51:07+00:00,Systolic array multilier,0,PranavaM1102/Systolic-array-Multilier-using_VHDL,563264002,Verilog,Systolic-array-Multilier-using_VHDL,7,0,2022-11-08 08:55:36+00:00,[],None
323,https://github.com/EropRHu4/UART.git,2022-11-01 14:40:47+00:00,,0,EropRHu4/UART,560455724,Verilog,UART,63,0,2022-11-08 12:50:46+00:00,[],None
324,https://github.com/jeffdi/new_project.git,2022-11-02 12:45:50+00:00,,0,jeffdi/new_project,560863921,Verilog,new_project,2316,0,2022-11-02 12:46:04+00:00,[],https://api.github.com/licenses/apache-2.0
325,https://github.com/noemiabril/Genesis_MiSTer-Arrow_SoCKit.git,2022-10-30 22:50:37+00:00,Genesis for MiSTer Arrow SoCKit,0,noemiabril/Genesis_MiSTer-Arrow_SoCKit,559704414,Verilog,Genesis_MiSTer-Arrow_SoCKit,7924,0,2022-10-30 22:50:47+00:00,[],https://api.github.com/licenses/gpl-3.0
326,https://github.com/dinuransika/CO503---Advanced-Embedded-Systems.git,2022-10-27 06:46:37+00:00,CO503 - Advanced Embedded Systems,0,dinuransika/CO503---Advanced-Embedded-Systems,558239874,Verilog,CO503---Advanced-Embedded-Systems,3175,0,2022-10-27 06:54:02+00:00,[],None
327,https://github.com/peitsan/fpga2022.git,2022-11-08 00:35:01+00:00,To store my FPGA homeworÔºå,0,peitsan/fpga2022,563124890,Verilog,fpga2022,40931,0,2022-11-08 07:10:25+00:00,[],None
328,https://github.com/ldu0893/FPGAAudio.git,2022-11-08 03:02:31+00:00,Two octave digital piano synthesizer with keyboard input and preprogrammed songs. Play some tunes!üé∂üéπüéµ,0,ldu0893/FPGAAudio,563161641,Verilog,FPGAAudio,3209,0,2022-12-11 05:41:44+00:00,[],None
329,https://github.com/jotagenazar/Elevador-FPGA.git,2022-11-08 19:17:44+00:00,,0,jotagenazar/Elevador-FPGA,563514530,Verilog,Elevador-FPGA,14171,0,2022-11-17 18:04:02+00:00,[],None
330,https://github.com/wiwinhartini/spwm_fpga.git,2022-10-23 01:57:45+00:00,Time shifted PWM on FPGA. for my MS thesis,0,wiwinhartini/spwm_fpga,556074035,Verilog,spwm_fpga,36,0,2022-10-23 02:05:06+00:00,"['power-electronics', 'pwm-driver', 'spwm', 'verilog', 'zedboard']",https://api.github.com/licenses/gpl-3.0
331,https://github.com/nobumacsuzuki/DE0CV_StateMachine.git,2022-10-31 00:37:25+00:00,,0,nobumacsuzuki/DE0CV_StateMachine,559724558,Verilog,DE0CV_StateMachine,9,0,2022-10-31 00:40:02+00:00,[],None
332,https://github.com/jiaxinbingan/FPGA_frequ_meter.git,2022-10-30 08:03:25+00:00,,0,jiaxinbingan/FPGA_frequ_meter,559470506,Verilog,FPGA_frequ_meter,3,0,2022-10-30 08:03:38+00:00,[],None
333,https://github.com/patel-soham/pattern-detector-verilog.git,2022-10-30 19:13:35+00:00,A basic 10110 pattern detector using Verilog.  ,0,patel-soham/pattern-detector-verilog,559652596,Verilog,pattern-detector-verilog,8,0,2022-10-30 19:18:39+00:00,"['pattern-detection', 'verilog']",None
334,https://github.com/jshaker000/SAP2.git,2022-10-30 06:01:20+00:00,,0,jshaker000/SAP2,559444626,Verilog,SAP2,108,0,2022-10-30 06:02:16+00:00,[],None
335,https://github.com/Jianglai-0023/CPU_Azure.git,2022-10-31 02:25:12+00:00,,0,Jianglai-0023/CPU_Azure,559749613,Verilog,CPU_Azure,510,0,2023-01-02 05:24:23+00:00,[],None
336,https://github.com/quswarabid/rv32i.git,2022-10-27 09:08:11+00:00,,0,quswarabid/rv32i,558295162,Verilog,rv32i,12,0,2023-02-11 08:26:20+00:00,[],None
337,https://github.com/LKYcamel/FPGA_FM.git,2022-10-27 11:41:15+00:00,Êú¨È°πÁõÆ‰ΩøÁî®verilogËØ≠Ë®ÄÂú®quartusÂπ≥Âè∞‰∏äÂÆåÊàê‰∫ÜFM‰ø°Âè∑ÁöÑËß£Ë∞ÉÂäüËÉΩ,0,LKYcamel/FPGA_FM,558355290,Verilog,FPGA_FM,11,0,2022-10-28 07:05:14+00:00,[],None
338,https://github.com/denisb01/8-Bit-CPU.git,2022-10-25 14:54:40+00:00,,0,denisb01/8-Bit-CPU,557364219,Verilog,8-Bit-CPU,44,0,2022-10-25 15:04:10+00:00,[],None
339,https://github.com/MoazHassan2022/Adders-Verilog.git,2022-10-31 20:58:38+00:00,College project for making 8 types of adders by Verilog and making synthesize process by Oasys,0,MoazHassan2022/Adders-Verilog,560150420,Verilog,Adders-Verilog,604,0,2023-01-18 15:17:39+00:00,[],None
340,https://github.com/mguthaus/openram_testchip_gf.git,2022-11-04 15:51:19+00:00,,0,mguthaus/openram_testchip_gf,561838189,Verilog,openram_testchip_gf,2318,0,2022-11-04 15:51:36+00:00,[],https://api.github.com/licenses/apache-2.0
341,https://github.com/AliBadry/FFT_RTL.git,2022-11-04 21:51:58+00:00,,0,AliBadry/FFT_RTL,561950322,Verilog,FFT_RTL,83,0,2023-03-04 18:15:58+00:00,[],None
342,https://github.com/shawndwilkinson/FPGA.git,2022-11-06 19:34:03+00:00,,0,shawndwilkinson/FPGA,562582435,Verilog,FPGA,8,0,2022-11-13 17:04:05+00:00,[],None
343,https://github.com/chain-smok/11.6-nor.git,2022-11-06 09:38:41+00:00,,0,chain-smok/11.6-nor,562402594,Verilog,11.6-nor,87,0,2022-11-06 09:38:51+00:00,[],None
344,https://github.com/01fe20bec426/APB-TO-GPIO.git,2022-11-06 12:33:56+00:00,,1,01fe20bec426/APB-TO-GPIO,562458359,Verilog,APB-TO-GPIO,30769,0,2022-12-01 14:31:39+00:00,[],None
345,https://github.com/JiDuQiu/count-4bit.git,2022-11-05 03:09:21+00:00,4‰Ωç‰∫åËøõÂà∂ËÆ°Êï∞Âô®,0,JiDuQiu/count-4bit,562012046,Verilog,count-4bit,2,0,2022-11-05 03:25:55+00:00,[],None
346,https://github.com/LuisFern873/Lab06.git,2022-11-05 03:46:58+00:00,Computer Architecture,0,LuisFern873/Lab06,562019172,Verilog,Lab06,2556,0,2022-11-05 03:48:51+00:00,[],None
347,https://github.com/ericlewis/openFPGA-SPI_VGA.git,2022-10-23 13:02:04+00:00,A SPI to VGA utility app,0,ericlewis/openFPGA-SPI_VGA,556263634,Verilog,openFPGA-SPI_VGA,422,0,2022-10-23 13:02:09+00:00,[],None
348,https://github.com/Kanchan555/HAproject.git,2022-10-29 14:04:09+00:00,,0,Kanchan555/HAproject,559243311,Verilog,HAproject,25,0,2022-10-29 14:05:28+00:00,[],None
349,https://github.com/FIUSCIS-CDA/SLL_32.git,2022-10-28 23:07:07+00:00,32-bit shift left logical unit,0,FIUSCIS-CDA/SLL_32,559048920,Verilog,SLL_32,40,0,2022-10-28 23:20:51+00:00,[],https://api.github.com/licenses/mit
350,https://github.com/q-datum/Single-Cycle-RISC-V-Processor.git,2022-10-26 17:25:15+00:00,RV32I architecture implemented in Verilog,0,q-datum/Single-Cycle-RISC-V-Processor,557989206,Verilog,Single-Cycle-RISC-V-Processor,15,0,2022-10-27 00:45:15+00:00,"['cpu-design', 'risc-v', 'verilog']",None
351,https://github.com/ayushavi1/8-bit-microprocessor.git,2022-10-28 16:57:28+00:00,,0,ayushavi1/8-bit-microprocessor,558948297,Verilog,8-bit-microprocessor,63,0,2023-03-20 08:01:07+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/Matheuskpds/TP_I_ISL.git,2022-10-22 01:03:27+00:00,Trabalho Pr√°tico de Introdu√ß√£o aos Sistemas L√≥gicos Digitais utlizando verilog (linguagem de descri√ß√£o de hardware),0,Matheuskpds/TP_I_ISL,555630926,Verilog,TP_I_ISL,3,0,2022-10-22 01:04:34+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/zheqis12138/CPU-Design.git,2022-10-27 07:08:42+00:00,,0,zheqis12138/CPU-Design,558247919,Verilog,CPU-Design,202,0,2023-02-13 18:20:41+00:00,[],None
354,https://github.com/fshalha/8-bit-CPU.git,2022-10-27 05:55:14+00:00,"An 8-bit single-cycle CPU. This processor consists of ALU, register files, control logic, forwarding unit, data memory, data cache, instruction memory, and instruction cache.",0,fshalha/8-bit-CPU,558222669,Verilog,8-bit-CPU,1571,0,2022-10-27 07:21:20+00:00,[],None
355,https://github.com/Mikaburrie/Project287.git,2022-10-26 19:57:19+00:00,,0,Mikaburrie/Project287,558049238,Verilog,Project287,3299,0,2022-12-06 21:43:32+00:00,[],None
356,https://github.com/Suriya2882002/practice-programs.git,2022-10-27 10:48:54+00:00,,0,Suriya2882002/practice-programs,558335429,Verilog,practice-programs,17,0,2022-11-08 05:55:47+00:00,[],None
357,https://github.com/monasaghafi/AdderSubtractorCircuit.git,2022-10-31 13:15:29+00:00,Verilog Code,0,monasaghafi/AdderSubtractorCircuit,559962692,Verilog,AdderSubtractorCircuit,4,0,2023-01-16 20:51:25+00:00,[],None
358,https://github.com/edrichv/viper-project.git,2022-10-25 20:57:43+00:00,,0,edrichv/viper-project,557523801,Verilog,viper-project,209,0,2022-10-31 11:27:09+00:00,[],None
359,https://github.com/relyt871/RISCV-CPU.git,2022-10-23 14:42:05+00:00,,0,relyt871/RISCV-CPU,556301016,Verilog,RISCV-CPU,7832,0,2022-10-23 14:42:10+00:00,[],None
360,https://github.com/HALxmont/MixPix_caravan.git,2022-10-25 18:36:44+00:00,MixPix Project using CARAVAN project,0,HALxmont/MixPix_caravan,557466782,Verilog,MixPix_caravan,2270,0,2022-10-25 18:36:52+00:00,[],https://api.github.com/licenses/apache-2.0
361,https://github.com/zxc12523/computer-architecture-hw2.git,2022-10-26 03:25:34+00:00,,0,zxc12523/computer-architecture-hw2,557648038,Verilog,computer-architecture-hw2,2678,0,2022-10-26 03:27:38+00:00,[],None
362,https://github.com/usman479/COAL-Lab.git,2022-11-01 04:07:07+00:00,,0,usman479/COAL-Lab,560254219,Verilog,COAL-Lab,8432,0,2022-11-01 06:04:18+00:00,[],None
363,https://github.com/TomZanna/ieee-fpm.git,2022-11-01 15:39:49+00:00,a Verilog ‚ÄéIEEE-754 multiplier for the FPGA course of UniVR,1,TomZanna/ieee-fpm,560480382,Verilog,ieee-fpm,620,0,2022-12-11 13:44:08+00:00,[],https://api.github.com/licenses/unlicense
364,https://github.com/Prekaso/CECS-361.git,2022-11-04 04:43:06+00:00,Digital Design Techniques and Verification,0,Prekaso/CECS-361,561616588,Verilog,CECS-361,22,0,2022-11-10 21:53:15+00:00,[],None
365,https://github.com/nguyenvietthi/digital_design_ip.git,2022-11-08 01:34:23+00:00,,0,nguyenvietthi/digital_design_ip,563138945,Verilog,digital_design_ip,6714,0,2023-02-23 02:39:59+00:00,[],None
366,https://github.com/Suriya2882002/Assignment-2.git,2022-11-08 08:29:22+00:00,,1,Suriya2882002/Assignment-2,563255750,Verilog,Assignment-2,25,0,2022-11-08 08:49:21+00:00,[],None
367,https://github.com/mariamussama/Arch_Project1.git,2022-11-02 00:40:47+00:00,,0,mariamussama/Arch_Project1,560650240,Verilog,Arch_Project1,6416,0,2022-11-02 00:42:24+00:00,[],None
368,https://github.com/CurryTech12/Logic-Gates.git,2022-11-05 18:29:50+00:00,Simulating all logic gates in verliog,0,CurryTech12/Logic-Gates,562243130,Verilog,Logic-Gates,11,0,2022-11-05 18:54:28+00:00,[],None
369,https://github.com/JiDuQiu/UART_RXer.git,2022-11-06 07:22:37+00:00,Áä∂ÊÄÅÊú∫‚Äî‚Äî‰∏≤Âè£Êï∞ÊçÆÊé•Êî∂,1,JiDuQiu/UART_RXer,562386617,Verilog,UART_RXer,4016,0,2022-11-06 07:23:04+00:00,[],None
370,https://github.com/chain-smok/xortest.git,2022-11-03 08:55:12+00:00,,0,chain-smok/xortest,561236560,Verilog,xortest,256,0,2022-11-03 08:55:21+00:00,[],None
371,https://github.com/muttasohith/AHBAPB.git,2022-11-06 18:59:19+00:00,,0,muttasohith/AHBAPB,562572787,Verilog,AHBAPB,4,0,2022-11-06 19:08:52+00:00,[],None
372,https://github.com/arabusov/study-verilog.git,2022-11-06 22:56:14+00:00,Simple examples with verilog,0,arabusov/study-verilog,562630411,Verilog,study-verilog,7146,0,2022-11-06 23:02:05+00:00,[],None
373,https://github.com/xc720/Synthesisable-MIPS-Compatible-CPU.git,2022-11-08 21:21:51+00:00,,0,xc720/Synthesisable-MIPS-Compatible-CPU,563555557,Verilog,Synthesisable-MIPS-Compatible-CPU,1301,0,2022-11-08 21:22:27+00:00,[],None
374,https://github.com/hemakongi/IRPTeam-5.git,2022-11-07 04:40:33+00:00,,0,hemakongi/IRPTeam-5,562707691,Verilog,IRPTeam-5,35186,0,2022-11-07 09:48:16+00:00,[],None
375,https://github.com/rokadvednt03/Verilog_HDL.git,2022-11-05 08:33:26+00:00,verilog,0,rokadvednt03/Verilog_HDL,562077815,Verilog,Verilog_HDL,2,0,2022-11-05 08:37:06+00:00,[],None
376,https://github.com/ttffer/constant_net.git,2022-11-05 06:18:08+00:00,All parameters in neural network are encoded in verilog.,0,ttffer/constant_net,562048774,Verilog,constant_net,757,0,2022-11-05 06:27:14+00:00,[],None
377,https://github.com/JiDuQiu/complement.git,2022-11-05 08:23:40+00:00,Ë°•Á†ÅËΩ¨Êç¢Âô®,0,JiDuQiu/complement,562075618,Verilog,complement,100,0,2022-11-05 08:24:46+00:00,[],None
378,https://github.com/clairehopfensperger/Tic_Tac_Toe.git,2022-11-07 16:42:42+00:00,"Final project for ECE 287 created by Claire Hopfensperger and Sam Stage, implemented with Verilog on an FPGA board, fall semester 2022",1,clairehopfensperger/Tic_Tac_Toe,562975748,Verilog,Tic_Tac_Toe,42511,0,2024-03-01 19:44:16+00:00,[],None
379,https://github.com/xc720/ARM_CPU.git,2022-11-08 21:30:18+00:00,,0,xc720/ARM_CPU,563558246,Verilog,ARM_CPU,102036,0,2022-11-08 21:33:20+00:00,[],None
380,https://github.com/tusharrr17/Microprocessor-Project.git,2022-10-22 18:05:21+00:00,,1,tusharrr17/Microprocessor-Project,555948765,Verilog,Microprocessor-Project,10850,0,2022-12-20 09:28:13+00:00,[],None
381,https://github.com/rad68/spi.git,2022-10-24 01:16:46+00:00,Special purpose SPI,0,rad68/spi,556502635,Verilog,spi,41,0,2022-11-11 16:34:11+00:00,[],None
382,https://github.com/tawheedrony/CarParking.git,2022-10-24 03:41:25+00:00,,0,tawheedrony/CarParking,556545529,Verilog,CarParking,528,0,2022-10-24 03:53:03+00:00,[],None
383,https://github.com/zewencui/Ann.git,2022-10-23 17:34:17+00:00,,0,zewencui/Ann,556365887,Verilog,Ann,2,0,2022-10-23 17:35:18+00:00,[],None
384,https://github.com/ibrahim-me/Verilog.git,2022-10-24 12:56:00+00:00,,0,ibrahim-me/Verilog,556752019,Verilog,Verilog,5,0,2022-10-24 12:56:53+00:00,[],None
385,https://github.com/originalapple/Traffic_light.git,2022-10-27 05:27:46+00:00,SoCÍµ¨Ï°∞ Î∞è ÏÑ§Í≥Ñ ÌîÑÎ°úÏ†ùÌä∏,0,originalapple/Traffic_light,558214507,Verilog,Traffic_light,3,0,2022-10-27 05:28:12+00:00,[],None
386,https://github.com/Boulder1999/Lab05-Matrix-Multiplication-with-Systolic-Array-.git,2022-10-26 02:22:49+00:00,,0,Boulder1999/Lab05-Matrix-Multiplication-with-Systolic-Array-,557628091,Verilog,Lab05-Matrix-Multiplication-with-Systolic-Array-,3705,0,2022-10-26 02:23:33+00:00,[],None
387,https://github.com/sobebarali/Electronic-Voting-Machine.git,2022-10-27 08:16:07+00:00,Electronic Voting Machine using Verilog,0,sobebarali/Electronic-Voting-Machine,558273927,Verilog,Electronic-Voting-Machine,6447,0,2022-10-29 14:20:19+00:00,[],None
388,https://github.com/ChiRuiChen/face32x32.git,2022-10-27 08:14:10+00:00,,0,ChiRuiChen/face32x32,558273158,Verilog,face32x32,343,0,2022-10-27 08:17:12+00:00,[],None
389,https://github.com/matchaing/VerilogHDL-code.git,2022-10-26 12:35:31+00:00,,0,matchaing/VerilogHDL-code,557853581,Verilog,VerilogHDL-code,15,0,2022-10-26 12:47:45+00:00,[],None
390,https://github.com/MichaelASandrin/Verilog-FPGA-Musical-Instrument.git,2022-10-25 19:00:49+00:00,,0,MichaelASandrin/Verilog-FPGA-Musical-Instrument,557476734,Verilog,Verilog-FPGA-Musical-Instrument,3484,0,2022-10-25 20:36:15+00:00,[],None
391,https://github.com/kayoooooo/verilog-cpu.git,2022-10-25 16:43:30+00:00,,0,kayoooooo/verilog-cpu,557416401,Verilog,verilog-cpu,20,0,2022-10-25 18:40:23+00:00,[],None
392,https://github.com/andylithia/Project-Reisen-Chip1.git,2022-10-28 00:33:51+00:00,- Manipulation of insanity and wavelengths,0,andylithia/Project-Reisen-Chip1,558634979,Verilog,Project-Reisen-Chip1,40301,0,2023-01-05 03:19:20+00:00,[],https://api.github.com/licenses/apache-2.0
393,https://github.com/HamzSaleem1305/TEST_PRECHECKS.git,2022-10-29 03:45:42+00:00,TEST Prechecks of SIC LNA,0,HamzSaleem1305/TEST_PRECHECKS,559097634,Verilog,TEST_PRECHECKS,575,0,2022-10-29 17:23:23+00:00,[],https://api.github.com/licenses/apache-2.0
394,https://github.com/AllysonRamos/Fuzzy_Logic_2_Controller.git,2022-10-28 13:25:00+00:00,This repository contain the project of a Fuzzy_2 Controller  in Verilog HDL,0,AllysonRamos/Fuzzy_Logic_2_Controller,558864477,Verilog,Fuzzy_Logic_2_Controller,143488,0,2022-10-28 13:31:30+00:00,[],None
395,https://github.com/pgibson4/mpw7maybe.git,2022-10-26 15:53:27+00:00,,0,pgibson4/mpw7maybe,557949119,Verilog,mpw7maybe,2228,0,2022-10-26 15:53:45+00:00,[],https://api.github.com/licenses/apache-2.0
396,https://github.com/noemiabril/Gameboy2P_MiSTer-Arrow_SoCKit.git,2022-10-31 14:35:32+00:00,Two Player Gameboy & Gameboy Color for MiSTer Arrow SoCKit,0,noemiabril/Gameboy2P_MiSTer-Arrow_SoCKit,559999503,Verilog,Gameboy2P_MiSTer-Arrow_SoCKit,1636,0,2022-10-31 14:35:41+00:00,[],None
397,https://github.com/PromisingTotal/Atmosphere_lamp.git,2022-11-08 05:22:50+00:00,using PL22G to make an atmosphere_lamp,0,PromisingTotal/Atmosphere_lamp,563197961,Verilog,Atmosphere_lamp,12510,0,2022-11-09 03:32:38+00:00,[],None
398,https://github.com/DKNSEC/Verilog-Usal.git,2022-10-27 14:53:42+00:00,,0,DKNSEC/Verilog-Usal,558440857,Verilog,Verilog-Usal,5,0,2022-10-27 14:57:15+00:00,[],None
399,https://github.com/CatKingWoof/Computer_structure.git,2022-10-29 08:21:43+00:00,final_CPU_design,0,CatKingWoof/Computer_structure,559155158,Verilog,Computer_structure,3,0,2022-10-29 08:22:28+00:00,[],None
400,https://github.com/harryrrah0706/embeddedfinal.git,2022-10-24 19:18:19+00:00,,0,harryrrah0706/embeddedfinal,556923524,Verilog,embeddedfinal,1172,0,2022-10-24 19:43:38+00:00,[],None
401,https://github.com/supreetgulavani/Space_Invaders_Game_ece540_final_project.git,2022-11-03 03:57:18+00:00,,1,supreetgulavani/Space_Invaders_Game_ece540_final_project,561151464,Verilog,Space_Invaders_Game_ece540_final_project,809861,0,2023-03-02 08:57:00+00:00,[],None
402,https://github.com/akabacon/xor.git,2022-11-03 05:21:30+00:00,,0,akabacon/xor,561171858,Verilog,xor,157,0,2022-11-06 03:55:21+00:00,[],None
403,https://github.com/aditichadha1310/EE2026_Digital_Design.git,2022-11-05 15:46:05+00:00,,0,aditichadha1310/EE2026_Digital_Design,562195681,Verilog,EE2026_Digital_Design,18174,0,2022-11-05 15:47:58+00:00,[],None
404,https://github.com/CurryTech12/Logic-Design-Project-Two.git,2022-11-05 18:55:09+00:00,part one is simulation of a design circuit using behavioral coding part two is verifying Demorgans thereom,0,CurryTech12/Logic-Design-Project-Two,562249631,Verilog,Logic-Design-Project-Two,1,0,2022-11-05 19:03:47+00:00,[],None
405,https://github.com/SoFuw/Floating-point.git,2022-11-07 10:46:10+00:00,,0,SoFuw/Floating-point,562827251,Verilog,Floating-point,7511,0,2022-11-21 11:22:09+00:00,[],None
406,https://github.com/Code-Jiugae/FSM_Motor_PWM_control_Timer.git,2022-10-24 14:03:04+00:00,FSM_Motor_PWM_control_Timer,0,Code-Jiugae/FSM_Motor_PWM_control_Timer,556783552,Verilog,FSM_Motor_PWM_control_Timer,64,0,2022-10-24 14:06:09+00:00,[],None
407,https://github.com/KevinLi2596/OpenFPG.git,2022-10-26 03:32:05+00:00,,0,KevinLi2596/OpenFPG,557650058,Verilog,OpenFPG,75117,0,2022-10-26 04:46:54+00:00,[],https://api.github.com/licenses/mit
408,https://github.com/usmank11/Clock-LED.git,2022-10-25 23:00:59+00:00,,0,usmank11/Clock-LED,557564148,Verilog,Clock-LED,928,0,2022-10-25 23:01:38+00:00,[],None
409,https://github.com/Averydx/Ripple-Carry-Adder.git,2022-11-03 17:21:23+00:00,,0,Averydx/Ripple-Carry-Adder,561434404,Verilog,Ripple-Carry-Adder,3,0,2022-11-03 17:29:35+00:00,[],None
410,https://github.com/CurryTech12/4-Bit-Full-adder-and-subtractor.git,2022-11-05 19:08:06+00:00,Adding and subtracting using a 4 bit full adder,0,CurryTech12/4-Bit-Full-adder-and-subtractor,562252822,Verilog,4-Bit-Full-adder-and-subtractor,0,0,2022-11-05 19:19:23+00:00,[],None
411,https://github.com/johs2969/ECE_exp10.git,2022-11-03 09:17:31+00:00,ÏÑúÏö∏ÏãúÎ¶ΩÎåÄÌïôÍµê Ï†ÑÏûêÏ†ÑÍ∏∞Ïª¥Ìì®ÌÑ∞Í≥µÌïôÎ∂Ä Ï†ÑÏ†ÑÏÑ§2Í≥ºÎ™©,0,johs2969/ECE_exp10,561244265,Verilog,ECE_exp10,7,0,2022-11-05 02:19:29+00:00,[],None
412,https://github.com/Sharath133/Car-Parking-System.git,2022-11-04 07:48:15+00:00,,0,Sharath133/Car-Parking-System,561663315,Verilog,Car-Parking-System,9,0,2022-11-04 07:50:46+00:00,[],None
413,https://github.com/Nisitha529/Verilog_Projects.git,2022-11-07 03:32:25+00:00,,0,Nisitha529/Verilog_Projects,562691893,Verilog,Verilog_Projects,300,0,2022-11-07 05:25:09+00:00,[],None
414,https://github.com/Anvadya/Cache.git,2022-11-05 07:17:40+00:00,,0,Anvadya/Cache,562061411,Verilog,Cache,2643,0,2023-01-11 11:25:44+00:00,[],None
415,https://github.com/NishantUdupa/Traffic-Signal-Controller.git,2022-11-08 22:08:07+00:00,Finite state machine circuit that automates light switches for a traffic signal on a  programmable Zybo FPGA board in Verilog programming language ,0,NishantUdupa/Traffic-Signal-Controller,563568643,Verilog,Traffic-Signal-Controller,3,0,2023-12-18 02:47:59+00:00,[],None
416,https://github.com/noemiabril/PET2001_MiSTer-Arrow_SoCKit.git,2022-10-26 14:48:16+00:00,CBM PET 2001 for MiSTer Arrow SoCKit,0,noemiabril/PET2001_MiSTer-Arrow_SoCKit,557917974,Verilog,PET2001_MiSTer-Arrow_SoCKit,1580,0,2022-10-26 14:48:26+00:00,[],None
417,https://github.com/pubuducb/single-cycle-computer.git,2022-10-23 18:41:55+00:00,,0,pubuducb/single-cycle-computer,556389570,Verilog,single-cycle-computer,1060,0,2022-10-23 18:55:37+00:00,[],None
418,https://github.com/fsetti/gth_module.git,2022-10-25 22:56:11+00:00,,0,fsetti/gth_module,557562732,Verilog,gth_module,73,0,2022-10-25 23:22:59+00:00,[],None
419,https://github.com/skyee/panic_osdi20_artifact.git,2022-10-23 05:48:13+00:00,,1,skyee/panic_osdi20_artifact,556131101,Verilog,panic_osdi20_artifact,500,0,2022-10-23 05:48:28+00:00,[],None
420,https://github.com/alperenbr/asic_.git,2022-10-25 13:11:21+00:00,caravel,0,alperenbr/asic_,557311644,Verilog,asic_,2228,0,2022-10-25 13:11:38+00:00,[],https://api.github.com/licenses/apache-2.0
421,https://github.com/hao33179/test_1.git,2022-10-24 02:47:23+00:00,test first repository,0,hao33179/test_1,556529618,Verilog,test_1,15,0,2022-10-24 02:50:33+00:00,[],https://api.github.com/licenses/gpl-3.0
422,https://github.com/Patrik0799/audio_multi_effects_processor.git,2022-10-27 10:37:55+00:00,,0,Patrik0799/audio_multi_effects_processor,558330999,Verilog,audio_multi_effects_processor,11,0,2022-11-06 13:25:14+00:00,[],None
423,https://github.com/lolzone13/8-bit-microprocessor.git,2022-10-30 07:30:21+00:00,Course Project for EE312 Embedded Systems.,0,lolzone13/8-bit-microprocessor,559463387,Verilog,8-bit-microprocessor,41,0,2023-11-05 11:33:20+00:00,['verilog'],https://api.github.com/licenses/mit
424,https://github.com/AhmedHosny2024/Vlsi-project.git,2022-10-30 10:45:37+00:00,,2,AhmedHosny2024/Vlsi-project,559509244,Verilog,Vlsi-project,36910,0,2023-02-16 07:45:41+00:00,[],None
425,https://github.com/alheir/e3-2022-tp2.git,2022-10-30 17:44:54+00:00,"Desarrollo en Verilog, proyecto de KiCad e informe del Trabajo Pr√°ctico N¬∞ 2 de 22.13 - Electr√≥nica III. Implementaci√≥n de calculadora en FPGA.",0,alheir/e3-2022-tp2,559627967,Verilog,e3-2022-tp2,39682,0,2022-12-01 04:07:18+00:00,"['fpga', 'max7219', 'upduino', 'upduino-board', 'verilog']",None
426,https://github.com/padhi-bisesh/RISC-V-Processor.git,2022-11-05 17:17:04+00:00,,0,padhi-bisesh/RISC-V-Processor,562222665,Verilog,RISC-V-Processor,6,0,2022-11-06 01:25:24+00:00,[],None
427,https://github.com/engeeinfo/SPI.git,2022-11-06 06:51:39+00:00,,0,engeeinfo/SPI,562380280,Verilog,SPI,1839,0,2022-12-16 15:08:48+00:00,[],None
428,https://github.com/Mudassir-043/Test_chip-2.git,2022-11-05 10:46:26+00:00,,0,Mudassir-043/Test_chip-2,562110090,Verilog,Test_chip-2,1065372,0,2022-11-05 10:57:51+00:00,[],https://api.github.com/licenses/apache-2.0
429,https://github.com/patel-soham/FPGA-distance-measurment-verilog.git,2022-10-22 00:54:21+00:00,A project as part of Digital System Design course. (Oct 2018 - Nov 2018),1,patel-soham/FPGA-distance-measurment-verilog,555628682,Verilog,FPGA-distance-measurment-verilog,4,0,2022-10-24 00:47:10+00:00,"['fpga', 'seven-segment', 'ultrasonic-sensor', 'verilog']",None
430,https://github.com/DebarunDe/FlappyBird.git,2022-11-08 20:42:29+00:00,,0,DebarunDe/FlappyBird,563543041,Verilog,FlappyBird,11836,0,2022-11-08 20:47:44+00:00,[],None
431,https://github.com/Averydx/Comparator.git,2022-11-07 20:50:38+00:00,,0,Averydx/Comparator,563066726,Verilog,Comparator,10,0,2022-11-07 20:51:41+00:00,[],None
432,https://github.com/ttffer/axis_test.git,2022-10-29 04:48:05+00:00,,0,ttffer/axis_test,559109244,Verilog,axis_test,6,0,2022-10-30 08:52:20+00:00,[],None
433,https://github.com/RakkiiCB/cs3650-project1.git,2022-11-08 19:59:22+00:00,CS3650 Project 1,0,RakkiiCB/cs3650-project1,563528989,Verilog,cs3650-project1,3491,0,2022-12-05 02:07:55+00:00,[],None
434,https://github.com/lakhwinder1128/mem_design.git,2022-11-08 11:33:15+00:00,,0,lakhwinder1128/mem_design,563324703,Verilog,mem_design,1,0,2023-01-17 13:16:46+00:00,[],None
435,https://github.com/Yiminada/backup.git,2022-11-03 22:41:06+00:00,,0,Yiminada/backup,561533915,Verilog,backup,11,0,2022-11-03 22:43:10+00:00,[],None
436,https://github.com/kmrinal19/CSN-221-Pipelined-Processor.git,2022-11-03 23:52:01+00:00,,1,kmrinal19/CSN-221-Pipelined-Processor,561549546,Verilog,CSN-221-Pipelined-Processor,231,0,2022-11-04 01:13:32+00:00,[],None
437,https://github.com/refaelbm/Error-Correction-Encoder-Decoder.git,2022-11-04 15:39:07+00:00,Digital Design and Logical Synthesis for Electric Computer Engineering,0,refaelbm/Error-Correction-Encoder-Decoder,561833461,Verilog,Error-Correction-Encoder-Decoder,9824,0,2022-11-20 12:28:23+00:00,[],None
438,https://github.com/ChrisVega/MCNC_verilog.git,2022-11-03 17:38:25+00:00,,0,ChrisVega/MCNC_verilog,561440652,Verilog,MCNC_verilog,64,0,2022-11-03 17:40:46+00:00,[],None
439,https://github.com/Ahmed-basha99/ArchProject1.git,2022-11-04 23:53:58+00:00,,0,Ahmed-basha99/ArchProject1,561975483,Verilog,ArchProject1,2066,0,2022-11-04 23:54:19+00:00,[],None
440,https://github.com/JiDuQiu/counter.git,2022-11-05 08:39:01+00:00,ËÆ°Êï∞Âô®,0,JiDuQiu/counter,562079029,Verilog,counter,243,0,2022-11-05 08:42:09+00:00,[],None
441,https://github.com/snehsaurabh/caravel_tut_1.git,2022-11-04 08:22:43+00:00,,0,snehsaurabh/caravel_tut_1,561674215,Verilog,caravel_tut_1,2318,0,2022-11-04 08:22:59+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/zeroleaked/cnn.git,2022-10-26 10:17:19+00:00,,0,zeroleaked/cnn,557796526,Verilog,cnn,5,0,2022-10-26 10:22:50+00:00,[],None
443,https://github.com/KanishR1/Full_adder_using_Half_adder.git,2022-11-03 00:19:51+00:00,,0,KanishR1/Full_adder_using_Half_adder,561100959,Verilog,Full_adder_using_Half_adder,7916,0,2022-11-03 00:23:57+00:00,[],https://api.github.com/licenses/gpl-3.0
444,https://github.com/Rhythmicc/QproVerilogTemplate.git,2022-10-28 13:37:25+00:00,A Qpro Verilog Template,0,Rhythmicc/QproVerilogTemplate,558869047,Verilog,QproVerilogTemplate,3,0,2022-10-28 13:38:01+00:00,[],None
445,https://github.com/sanworldwar/riscv_asic.git,2022-10-28 16:41:54+00:00,,0,sanworldwar/riscv_asic,558942521,Verilog,riscv_asic,457,0,2022-10-28 16:46:07+00:00,[],None
446,https://github.com/jehui-li/CPU-Verilog.git,2022-10-28 11:23:46+00:00,,2,jehui-li/CPU-Verilog,558821008,Verilog,CPU-Verilog,5568,0,2022-12-10 13:30:30+00:00,[],None
447,https://github.com/bigzyb/XiaoHeSOC.git,2022-10-28 12:50:46+00:00,,0,bigzyb/XiaoHeSOC,558851810,Verilog,XiaoHeSOC,3915,0,2022-10-28 12:56:43+00:00,[],None
448,https://github.com/wpi-ece574-f22/ex-midterm.git,2022-11-01 21:17:30+00:00,,0,wpi-ece574-f22/ex-midterm,560601832,Verilog,ex-midterm,502,0,2022-11-01 21:20:41+00:00,[],None
449,https://github.com/thamyssss/LAOC-I.git,2022-11-03 03:03:10+00:00,Trabalho de LAOC I,0,thamyssss/LAOC-I,561138537,Verilog,LAOC-I,1456,0,2022-11-03 04:19:20+00:00,[],None
450,https://github.com/n4ndp/ALU.git,2022-11-02 05:58:50+00:00,Implementation of the Arithmetic Logic Unit (ALU) with Verilog.,0,n4ndp/ALU,560726918,Verilog,ALU,5,0,2023-11-03 23:27:14+00:00,[],None
451,https://github.com/Mudassir-043/SSCS-PICO-CHIP-2.git,2022-10-28 18:06:50+00:00,This is GitHub repository for the SSCS-22 PICO CHIP 2,0,Mudassir-043/SSCS-PICO-CHIP-2,558972286,Verilog,SSCS-PICO-CHIP-2,301228,0,2022-11-10 11:16:38+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/Asuna-666/pika.git,2022-10-26 01:11:30+00:00,,0,Asuna-666/pika,557604337,Verilog,pika,9747,0,2022-12-08 18:48:50+00:00,[],None
453,https://github.com/rooinasuit/rgb_led_driver.git,2022-10-25 20:23:33+00:00,,0,rooinasuit/rgb_led_driver,557510537,Verilog,rgb_led_driver,8,0,2022-10-25 20:26:56+00:00,[],https://api.github.com/licenses/mit
454,https://github.com/MichaelASandrin/Verilog-Alarm-Clock.git,2022-10-25 19:25:52+00:00,,0,MichaelASandrin/Verilog-Alarm-Clock,557487265,Verilog,Verilog-Alarm-Clock,251,0,2022-10-25 20:35:32+00:00,[],None
455,https://github.com/ernahulaj/Detyra2-AK-2022.git,2022-10-24 11:00:00+00:00,,0,ernahulaj/Detyra2-AK-2022,556703256,Verilog,Detyra2-AK-2022,15,0,2022-10-24 11:03:43+00:00,[],None
456,https://github.com/J-a-r-W-i-z/RISC-Processor.git,2022-10-26 11:27:07+00:00,,0,J-a-r-W-i-z/RISC-Processor,557824423,Verilog,RISC-Processor,7,0,2023-07-09 10:59:45+00:00,[],None
457,https://github.com/pgibson4/7new.git,2022-10-26 16:23:12+00:00,,0,pgibson4/7new,557962741,Verilog,7new,2228,0,2022-10-26 16:23:27+00:00,[],https://api.github.com/licenses/apache-2.0
458,https://github.com/noemiabril/TRS-80_MiSTer-Arrow_SoCKit.git,2022-10-27 11:26:41+00:00,TRS-80 for MiSTer Arrow SoCKit,0,noemiabril/TRS-80_MiSTer-Arrow_SoCKit,558349829,Verilog,TRS-80_MiSTer-Arrow_SoCKit,2711,0,2022-10-27 11:26:49+00:00,[],None
459,https://github.com/swpang/digital-logic-design-lab.git,2022-10-27 00:19:33+00:00,2022-2 SNU Digital Logic Design Lab,0,swpang/digital-logic-design-lab,558128479,Verilog,digital-logic-design-lab,95502,0,2022-10-27 00:21:24+00:00,[],https://api.github.com/licenses/mit
460,https://github.com/Curry-Durant/Computer-System-Experiment.git,2022-10-29 03:07:09+00:00,,0,Curry-Durant/Computer-System-Experiment,559090598,Verilog,Computer-System-Experiment,6766,0,2022-11-05 05:49:10+00:00,[],None
461,https://github.com/Ahmed-H300/Adders-Verilog.git,2022-10-29 12:58:36+00:00,,0,Ahmed-H300/Adders-Verilog,559224263,Verilog,Adders-Verilog,603,0,2022-11-15 13:52:02+00:00,[],None
462,https://github.com/ImeshBalasuriya/CO224-Single-Cycle-CPU.git,2022-10-27 13:14:36+00:00,,1,ImeshBalasuriya/CO224-Single-Cycle-CPU,558394279,Verilog,CO224-Single-Cycle-CPU,921,0,2022-11-01 02:37:11+00:00,[],None
463,https://github.com/YEYISHENG/music_player.git,2022-10-23 14:07:40+00:00,ËÆ°ÁªÑËØæËÆæ,0,YEYISHENG/music_player,556287960,Verilog,music_player,41223,0,2022-11-03 14:54:12+00:00,[],None
464,https://github.com/Delta158/virtual_cpu.git,2022-10-22 21:32:35+00:00,"Made a virtual cpu, mu0",0,Delta158/virtual_cpu,556011672,Verilog,virtual_cpu,10,0,2022-10-22 21:35:07+00:00,[],None
465,https://github.com/shaheer777/Matrix-Multiplier-for-AI-on-the-edge.git,2022-10-31 15:50:30+00:00,,0,shaheer777/Matrix-Multiplier-for-AI-on-the-edge,560034686,Verilog,Matrix-Multiplier-for-AI-on-the-edge,28643,0,2022-10-31 15:53:39+00:00,[],https://api.github.com/licenses/apache-2.0
466,https://github.com/UnstoppableFish/DDS_n.git,2022-10-31 01:33:52+00:00,,0,UnstoppableFish/DDS_n,559736873,Verilog,DDS_n,7628,0,2022-10-31 02:09:02+00:00,[],None
467,https://github.com/GDW1/STFT_Pyrtl.git,2022-11-01 01:14:24+00:00,,0,GDW1/STFT_Pyrtl,560211972,Verilog,STFT_Pyrtl,2754,0,2022-11-01 19:20:12+00:00,[],None
468,https://github.com/CurryTech12/Project-five-.git,2022-11-05 19:20:13+00:00,Coding Seven Line Led Segment,0,CurryTech12/Project-five-,562255821,Verilog,Project-five-,1,0,2022-11-05 19:20:50+00:00,[],None
469,https://github.com/JiDuQiu/nand_gate_2.git,2022-11-05 04:01:30+00:00,‰∏éÈùûÈó®Ôºà~ÔºàA&&BÔºâÔºâ,0,JiDuQiu/nand_gate_2,562022312,Verilog,nand_gate_2,42,0,2022-11-05 07:33:11+00:00,[],None
470,https://github.com/Crisil/HDL_works.git,2022-11-05 18:12:15+00:00,,0,Crisil/HDL_works,562238378,Verilog,HDL_works,38,0,2022-11-05 18:18:38+00:00,[],None
471,https://github.com/Sirokujira/ai-edge-contest-6.git,2022-11-07 06:26:48+00:00,,0,Sirokujira/ai-edge-contest-6,562735663,Verilog,ai-edge-contest-6,352,0,2023-02-05 12:07:54+00:00,[],None
472,https://github.com/shaky0907/Proyecto-Taller.git,2022-11-08 02:30:32+00:00,,0,shaky0907/Proyecto-Taller,563153339,Verilog,Proyecto-Taller,267,0,2022-11-08 05:42:34+00:00,[],None
473,https://github.com/A7med3id10/UART_TX.git,2022-11-07 03:45:00+00:00,UART_TX Implementation Using Verilog,0,A7med3id10/UART_TX,562694859,Verilog,UART_TX,107,0,2023-02-28 01:56:06+00:00,"['uart', 'uart-protocol', 'verilog']",None
474,https://github.com/vagrantxiao/AU50_Bandwidth.git,2022-11-07 03:38:19+00:00,,0,vagrantxiao/AU50_Bandwidth,562693321,Verilog,AU50_Bandwidth,1450,0,2022-11-07 19:26:25+00:00,[],None
475,https://github.com/CharlesJ9752/demo.git,2022-11-06 05:41:37+00:00,,0,CharlesJ9752/demo,562367471,Verilog,demo,124,0,2022-11-06 05:43:36+00:00,[],None
476,https://github.com/AaronSoliz/Calculator-Design-with-Adders-and-Registers-.git,2022-11-01 20:01:50+00:00,,0,AaronSoliz/Calculator-Design-with-Adders-and-Registers-,560578651,Verilog,Calculator-Design-with-Adders-and-Registers-,1409,0,2023-02-15 21:12:31+00:00,[],None
477,https://github.com/apahm/VC707_lcd.git,2022-11-02 09:58:49+00:00,,1,apahm/VC707_lcd,560804018,Verilog,VC707_lcd,7,0,2022-11-02 13:03:16+00:00,[],None
478,https://github.com/itmr1/MIPS_CPU.git,2022-11-04 20:30:04+00:00,,0,itmr1/MIPS_CPU,561930096,Verilog,MIPS_CPU,3494,0,2022-11-04 20:31:29+00:00,[],None
479,https://github.com/gabydelaf/Practica_2_RISC_V_Single_Cycle.git,2022-11-04 04:39:05+00:00,Repositorio creado para la pr√°ctica 2 de la materia de arquitectura computacional.,0,gabydelaf/Practica_2_RISC_V_Single_Cycle,561615752,Verilog,Practica_2_RISC_V_Single_Cycle,471,0,2022-11-04 05:04:23+00:00,[],None
480,https://github.com/jakobveselsky/RISKVCPU.git,2022-10-30 19:37:03+00:00,,0,jakobveselsky/RISKVCPU,559658970,Verilog,RISKVCPU,185,0,2022-10-30 19:52:22+00:00,[],None
481,https://github.com/akshaykhandelwal0710/Microprocessor.git,2022-11-01 16:21:03+00:00,make microprocessor :),0,akshaykhandelwal0710/Microprocessor,560496735,Verilog,Microprocessor,149,0,2023-01-20 11:31:04+00:00,[],None
482,https://github.com/LynnTaka/certified_preowned_processor.git,2022-11-08 00:05:00+00:00,,0,LynnTaka/certified_preowned_processor,563118296,Verilog,certified_preowned_processor,117,0,2022-11-16 20:52:46+00:00,[],None
483,https://github.com/ser21723/Lab-10----Digital-1.git,2022-11-02 13:18:57+00:00,,0,ser21723/Lab-10----Digital-1,560876997,Verilog,Lab-10----Digital-1,4,0,2022-11-02 13:20:22+00:00,[],None
484,https://github.com/i4mShayan/verilog-archive.git,2022-11-02 13:30:49+00:00,My Verilog Archive,1,i4mShayan/verilog-archive,560881911,Verilog,verilog-archive,556,0,2023-09-11 10:44:10+00:00,[],None
485,https://github.com/mepflynn/verilog-practice.git,2022-11-02 20:46:07+00:00,"A collection of exercises and projects resulting from self studying digital systems design texts, chiefly Digital Design: A Systems Approach (Dally, Harting)",0,mepflynn/verilog-practice,561050061,Verilog,verilog-practice,16,0,2022-11-02 20:55:36+00:00,[],None
486,https://github.com/visionvlsi/test_1.git,2022-11-07 09:40:40+00:00,,0,visionvlsi/test_1,562802656,Verilog,test_1,2312,0,2022-11-07 09:40:58+00:00,[],https://api.github.com/licenses/apache-2.0
487,https://github.com/Averydx/multiplier.git,2022-11-07 22:15:14+00:00,,0,Averydx/multiplier,563091762,Verilog,multiplier,12,0,2022-11-07 22:17:55+00:00,[],None
488,https://github.com/prxthxm09/DSD_Lab_1.git,2022-11-03 10:04:07+00:00,,0,prxthxm09/DSD_Lab_1,561260844,Verilog,DSD_Lab_1,5965,0,2022-11-27 14:08:43+00:00,[],None
489,https://github.com/tjmeier/EECE251_FinalProject_VerilogModules.git,2022-11-08 02:16:11+00:00,,0,tjmeier/EECE251_FinalProject_VerilogModules,563149493,Verilog,EECE251_FinalProject_VerilogModules,20845,0,2023-03-31 22:43:56+00:00,[],None
490,https://github.com/KelvinMYYZJ/RISCV-CPU.git,2022-11-02 09:21:56+00:00,,0,KelvinMYYZJ/RISCV-CPU,560790785,Verilog,RISCV-CPU,8085,0,2022-11-02 09:22:04+00:00,[],None
491,https://github.com/navaneethans/Human_eye_pupil_detection.git,2022-10-31 08:45:47+00:00,,0,navaneethans/Human_eye_pupil_detection,559858821,Verilog,Human_eye_pupil_detection,1106,0,2022-10-31 09:00:40+00:00,[],None
492,https://github.com/Suriya2882002/assignment1.git,2022-11-07 04:10:23+00:00,,0,Suriya2882002/assignment1,562700828,Verilog,assignment1,30,0,2022-11-07 04:14:00+00:00,[],None
493,https://github.com/tjwu570/NCTU_DLAB_Labs.git,2022-11-06 16:54:20+00:00,,0,tjwu570/NCTU_DLAB_Labs,562536253,Verilog,NCTU_DLAB_Labs,32298,0,2023-06-14 05:14:42+00:00,[],None
494,https://github.com/LongStudy/e203_hbirdv2_nexys4_100t.git,2022-11-08 13:19:12+00:00,e203 hbirdv2 SoC for nexys4 a7 100t,0,LongStudy/e203_hbirdv2_nexys4_100t,563366749,Verilog,e203_hbirdv2_nexys4_100t,39556,0,2022-11-11 02:28:01+00:00,[],None
495,https://github.com/smin1018/Digital-Lock-Simulation-in-Verilog.git,2022-10-31 06:40:46+00:00,Lock with password key simulation,0,smin1018/Digital-Lock-Simulation-in-Verilog,559817062,Verilog,Digital-Lock-Simulation-in-Verilog,153,0,2022-10-31 06:43:02+00:00,[],None
496,https://github.com/KoushikAS/Project4.git,2022-10-29 21:26:17+00:00,,0,KoushikAS/Project4,559357028,Verilog,Project4,22605,0,2023-09-22 23:21:29+00:00,[],None
497,https://github.com/HaloSense/HW-Design-Team-Project.git,2022-11-03 17:37:38+00:00,Repository for a course project: Processor design based on RISC-V,2,HaloSense/HW-Design-Team-Project,561440337,Verilog,HW-Design-Team-Project,3358,0,2023-01-16 03:40:28+00:00,[],https://api.github.com/licenses/mit
498,https://github.com/Sam-Wu-911117/Verilog_practice.git,2022-11-04 07:41:06+00:00,,0,Sam-Wu-911117/Verilog_practice,561661235,Verilog,Verilog_practice,2,0,2022-11-10 13:35:12+00:00,[],None
499,https://github.com/padhi-bisesh/Ceremorphic-Internship.git,2022-11-05 17:14:30+00:00,,0,padhi-bisesh/Ceremorphic-Internship,562221943,Verilog,Ceremorphic-Internship,7,0,2022-11-06 01:08:45+00:00,[],None
500,https://github.com/497672776/myRSA.git,2022-11-05 15:17:25+00:00,,0,497672776/myRSA,562186771,Verilog,myRSA,24,0,2022-11-05 15:18:22+00:00,[],None
501,https://github.com/Prekaso/CECS-301.git,2022-11-05 22:52:15+00:00,Computer Logic Design II,0,Prekaso/CECS-301,562301349,Verilog,CECS-301,6439,0,2022-11-05 23:09:17+00:00,[],None
502,https://github.com/aateske/Verilog.git,2022-10-23 02:31:34+00:00,,0,aateske/Verilog,556081801,Verilog,Verilog,8,0,2022-10-23 02:31:40+00:00,[],None
503,https://github.com/nqminh201/caravel_tcam.git,2022-10-23 06:25:34+00:00,,0,nqminh201/caravel_tcam,556141139,Verilog,caravel_tcam,2228,0,2022-10-23 06:25:50+00:00,[],https://api.github.com/licenses/apache-2.0
504,https://github.com/justinhuang666666/Echo-Synthesiser.git,2022-11-01 00:01:54+00:00,,0,justinhuang666666/Echo-Synthesiser,560194952,Verilog,Echo-Synthesiser,12216,0,2022-11-01 00:03:38+00:00,[],None
505,https://github.com/IamDongmin/TimeClock.git,2022-10-27 06:55:45+00:00,TimeClock using Verilog,0,IamDongmin/TimeClock,558243280,Verilog,TimeClock,52748,0,2022-10-27 07:04:36+00:00,[],None
506,https://github.com/mohamadalzarif/Computer-Architecture-Project.git,2022-10-31 20:00:15+00:00,,0,mohamadalzarif/Computer-Architecture-Project,560132007,Verilog,Computer-Architecture-Project,13,0,2022-11-05 23:08:34+00:00,[],None
507,https://github.com/wang-borong/uart.git,2022-10-30 16:56:04+00:00,uart implementation,0,wang-borong/uart,559614166,Verilog,uart,29,0,2022-10-30 17:17:42+00:00,[],https://api.github.com/licenses/gpl-3.0
508,https://github.com/wanly13/Lab6-Multi-cycle-ARM.git,2022-10-29 15:34:52+00:00,ARM Multicycle,0,wanly13/Lab6-Multi-cycle-ARM,559269696,Verilog,Lab6-Multi-cycle-ARM,451,0,2022-10-30 17:13:57+00:00,[],None
509,https://github.com/traznar/DisenoDigital.git,2022-11-03 16:22:18+00:00,,0,traznar/DisenoDigital,561411266,Verilog,DisenoDigital,73637,0,2022-11-03 16:32:19+00:00,[],None
510,https://github.com/ChiRuiChen/face64x64.git,2022-10-25 11:00:04+00:00,,0,ChiRuiChen/face64x64,557253088,Verilog,face64x64,263,0,2022-10-25 11:01:52+00:00,[],None
511,https://github.com/dksmuz7/aes.git,2022-10-27 16:10:19+00:00,Advance Encryption Standard,0,dksmuz7/aes,558475591,Verilog,aes,421,0,2022-12-13 02:38:27+00:00,[],https://api.github.com/licenses/mit
512,https://github.com/pgibson4/finalmpw7.git,2022-10-27 18:23:28+00:00,,0,pgibson4/finalmpw7,558528878,Verilog,finalmpw7,2229,0,2022-10-27 18:23:42+00:00,[],https://api.github.com/licenses/apache-2.0
513,https://github.com/melvin1v/AHB-bridge-trial-.git,2022-10-26 16:15:37+00:00,,0,melvin1v/AHB-bridge-trial-,557959403,Verilog,AHB-bridge-trial-,158,0,2022-10-26 16:21:00+00:00,[],None
514,https://github.com/Darshil-2002/5-bit-LFSR.git,2022-10-26 14:56:21+00:00,,0,Darshil-2002/5-bit-LFSR,557922041,Verilog,5-bit-LFSR,77,0,2022-10-26 14:58:24+00:00,[],None
515,https://github.com/metamong6658/AIIC_PROJECT1.git,2022-10-25 14:51:24+00:00,2022-2 ÌôçÏÉÅÌõà Ïù∏Í≥µÏßÄÎä•Î∞òÎèÑÏ≤¥ ÌîåÏ†ù1,0,metamong6658/AIIC_PROJECT1,557362580,Verilog,AIIC_PROJECT1,3702,0,2023-02-06 17:20:39+00:00,[],https://api.github.com/licenses/mit
516,https://github.com/Andrew-LTC/4300_Cryptography_ASCON.git,2022-10-22 18:40:47+00:00,,0,Andrew-LTC/4300_Cryptography_ASCON,555960373,Verilog,4300_Cryptography_ASCON,340,0,2022-11-09 19:26:14+00:00,[],None
517,https://github.com/silvervest/mitec2.git,2022-10-26 09:41:29+00:00,,0,silvervest/mitec2,557781688,Verilog,mitec2,889,0,2022-11-17 10:03:51+00:00,[],https://api.github.com/licenses/cern-ohl-s-2.0
518,https://github.com/Christopher-s-Andrew/Asteroid-Dodging-Game.git,2022-10-28 21:00:23+00:00,,0,Christopher-s-Andrew/Asteroid-Dodging-Game,559021225,Verilog,Asteroid-Dodging-Game,27984,0,2022-10-28 21:03:05+00:00,[],None
519,https://github.com/SazinSamin/VLSI.git,2022-11-02 16:05:40+00:00,,0,SazinSamin/VLSI,560951166,Verilog,VLSI,478,0,2022-11-29 16:26:13+00:00,[],https://api.github.com/licenses/mit
520,https://github.com/NishantUdupa/Combination-Lock.git,2022-11-08 22:02:08+00:00,Finite state machine circuit that operates as a 2-key combination lock on a programmable Zybo FPGA board in Verilog programming language ,0,NishantUdupa/Combination-Lock,563567050,Verilog,Combination-Lock,3,0,2023-12-18 02:47:59+00:00,[],None
521,https://github.com/amimer22/RISC-V-single-cycle-processor.git,2022-11-04 17:54:23+00:00,,0,amimer22/RISC-V-single-cycle-processor,561882767,Verilog,RISC-V-single-cycle-processor,240,0,2024-03-19 13:27:40+00:00,[],None
522,https://github.com/trabucayre/fpgalibs.git,2022-11-01 16:18:50+00:00,,2,trabucayre/fpgalibs,560495885,Verilog,fpgalibs,25,0,2022-11-01 16:36:20+00:00,[],https://api.github.com/licenses/mit
523,https://github.com/osmannevfel98/Mux_to_FF.git,2022-10-23 15:14:17+00:00,,0,osmannevfel98/Mux_to_FF,556313828,Verilog,Mux_to_FF,283,0,2022-10-23 15:15:48+00:00,[],None
524,https://github.com/RyanNeedSleep/Single-Cycle-CPU.git,2022-10-29 17:05:42+00:00,A single cycle CPU supports a subset of RISC-V instructions. Homework from Computer Architecture in NTU CSIE.,0,RyanNeedSleep/Single-Cycle-CPU,559295266,Verilog,Single-Cycle-CPU,1009,0,2023-01-03 12:51:07+00:00,[],None
525,https://github.com/Siasor88/Mips_Verilog.git,2022-10-28 12:31:22+00:00,,0,Siasor88/Mips_Verilog,558844602,Verilog,Mips_Verilog,1023,0,2022-10-28 12:39:05+00:00,[],None
526,https://github.com/rupak10987/Verilog-Practice.git,2022-10-25 05:29:30+00:00,,0,rupak10987/Verilog-Practice,557117778,Verilog,Verilog-Practice,197,0,2022-10-26 18:13:30+00:00,[],https://api.github.com/licenses/apache-2.0
527,https://github.com/kuprekat/Round-Robin-Arbiter.git,2022-10-29 07:14:47+00:00,,0,kuprekat/Round-Robin-Arbiter,559139629,Verilog,Round-Robin-Arbiter,42,0,2022-10-29 07:17:44+00:00,[],None
528,https://github.com/jjordanoc/multicycle-arm.git,2022-10-29 15:42:11+00:00,,0,jjordanoc/multicycle-arm,559271756,Verilog,multicycle-arm,82,0,2023-07-27 23:16:03+00:00,[],None
529,https://github.com/aloretocornidez/verilog-computer-processor-model.git,2022-11-05 23:18:26+00:00,,0,aloretocornidez/verilog-computer-processor-model,562305875,Verilog,verilog-computer-processor-model,116,0,2022-11-05 23:20:11+00:00,[],None
530,https://github.com/shbz1998/FPGA_STACK.git,2022-11-03 21:53:21+00:00,,0,shbz1998/FPGA_STACK,561521960,Verilog,FPGA_STACK,9,0,2023-01-29 08:04:12+00:00,[],None
531,https://github.com/sandchick/instrction2sp.git,2022-11-07 06:37:50+00:00,Êåá‰ª§Êò†Â∞ÑSP,0,sandchick/instrction2sp,562738671,Verilog,instrction2sp,381,0,2022-11-07 07:07:46+00:00,[],None
532,https://github.com/maronuu/minicpu.git,2022-11-08 04:34:55+00:00,,0,maronuu/minicpu,563185570,Verilog,minicpu,8,0,2023-08-03 09:45:12+00:00,[],None
533,https://github.com/TanveerKahlon/Verilog.git,2022-11-05 18:30:45+00:00,Projects and school,0,TanveerKahlon/Verilog,562243370,Verilog,Verilog,7,0,2022-11-05 19:05:16+00:00,[],None
534,https://github.com/stornado/head-first-verilog.git,2022-11-06 13:32:41+00:00,Â≠¶‰π†Verilog,0,stornado/head-first-verilog,562474964,Verilog,head-first-verilog,2132,0,2022-11-07 13:02:24+00:00,[],
535,https://github.com/pgibson4/practice.git,2022-11-08 16:03:14+00:00,,0,pgibson4/practice,563439094,Verilog,practice,2315,0,2022-11-08 16:03:32+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/Ri-chard-Wu/TCD.git,2022-10-24 01:01:24+00:00,,1,Ri-chard-Wu/TCD,556498493,Verilog,TCD,864,0,2022-12-25 19:21:33+00:00,[],None
537,https://github.com/arthurnamz/Designing_RAM_in_Verilog.git,2022-10-24 21:06:10+00:00,,0,arthurnamz/Designing_RAM_in_Verilog,556964329,Verilog,Designing_RAM_in_Verilog,6,0,2022-10-24 21:15:26+00:00,[],None
538,https://github.com/noemiabril/CoCo2_MiSTer-Arrow_SoCKit.git,2022-10-22 11:58:22+00:00,Tandy CoCo2 / Dragon,0,noemiabril/CoCo2_MiSTer-Arrow_SoCKit,555817051,Verilog,CoCo2_MiSTer-Arrow_SoCKit,13345,0,2022-10-22 11:58:32+00:00,[],None
539,https://github.com/mehtayash1947/EE2003_cpu.git,2022-10-25 18:10:34+00:00,,0,mehtayash1947/EE2003_cpu,557455256,Verilog,EE2003_cpu,2,0,2022-10-25 18:15:01+00:00,[],None
540,https://github.com/Boulder1999/2017ICcontest-Distance-Transform-.git,2022-10-26 03:29:11+00:00,,0,Boulder1999/2017ICcontest-Distance-Transform-,557649134,Verilog,2017ICcontest-Distance-Transform-,585,0,2022-10-26 03:29:48+00:00,[],None
541,https://github.com/kassiemarq/Basys3-UART.git,2022-10-26 06:15:29+00:00,,0,kassiemarq/Basys3-UART,557698344,Verilog,Basys3-UART,81,0,2022-10-26 06:16:32+00:00,[],None
542,https://github.com/aandreika/wb_simple.git,2022-10-27 09:31:11+00:00,"Super simple WishBone slaves. Minimal functionality, optimized for area.",0,aandreika/wb_simple,558304651,Verilog,wb_simple,4,0,2022-10-27 09:47:16+00:00,[],None
543,https://github.com/hj6hki123/logic_verilog.git,2022-10-27 03:22:57+00:00,,0,hj6hki123/logic_verilog,558180279,Verilog,logic_verilog,2929,0,2023-04-23 03:18:07+00:00,[],None
544,https://github.com/gastonsartori/arq_com-tp2_uart.git,2022-10-26 20:06:40+00:00,,0,gastonsartori/arq_com-tp2_uart,558052978,Verilog,arq_com-tp2_uart,9,0,2022-10-26 20:08:35+00:00,[],None
545,https://github.com/noemiabril/Specialist_MiSTer-Arrow_SoCKit.git,2022-10-27 11:24:34+00:00,Specialist Original/MX for MiSTer Arrow SoCKit,0,noemiabril/Specialist_MiSTer-Arrow_SoCKit,558349049,Verilog,Specialist_MiSTer-Arrow_SoCKit,1567,0,2022-10-27 11:24:43+00:00,[],None
546,https://github.com/RishardAhamed/8-bit-single-cycle-processor.git,2022-10-27 04:45:20+00:00,,0,RishardAhamed/8-bit-single-cycle-processor,558202777,Verilog,8-bit-single-cycle-processor,1570,0,2022-10-27 04:50:03+00:00,[],None
547,https://github.com/AhmedOsama2000/LPCS.git,2022-10-31 21:07:06+00:00,Low Power Configurable System,0,AhmedOsama2000/LPCS,560152805,Verilog,LPCS,2285,0,2023-01-30 18:38:47+00:00,[],None
548,https://github.com/Barak-Katzir/Combinatorial_calculator.git,2022-10-31 18:50:49+00:00,"Implementation of a combinatorial calculator on FPGA that calculates add, subtract, multiply and divide.",0,Barak-Katzir/Combinatorial_calculator,560107809,Verilog,Combinatorial_calculator,23,0,2022-10-31 19:08:31+00:00,[],None
549,https://github.com/flaviens/memv2.git,2022-10-28 07:31:09+00:00,,0,flaviens/memv2,558740564,Verilog,memv2,1,0,2022-10-28 07:37:45+00:00,[],None
550,https://github.com/r-zieba1/Project-hvcc.git,2022-11-02 12:45:19+00:00,,0,r-zieba1/Project-hvcc,560863727,Verilog,Project-hvcc,2315,0,2022-11-02 12:45:33+00:00,[],https://api.github.com/licenses/apache-2.0
551,https://github.com/KanishR1/102210_Sequence_Detector.git,2022-11-03 00:11:36+00:00,,0,KanishR1/102210_Sequence_Detector,561099181,Verilog,102210_Sequence_Detector,15,0,2022-11-03 00:15:23+00:00,[],https://api.github.com/licenses/gpl-3.0
552,https://github.com/shrihaxori/8bit_microprocessor.git,2022-11-05 17:03:11+00:00,,0,shrihaxori/8bit_microprocessor,562218603,Verilog,8bit_microprocessor,1688,0,2022-11-10 09:07:56+00:00,[],None
553,https://github.com/jackproudfoot/chipyard-fault-injection.git,2022-11-05 17:26:27+00:00,Fault injection script for Chipyard modules designed in Chisel.,0,jackproudfoot/chipyard-fault-injection,562225515,Verilog,chipyard-fault-injection,8987,0,2022-11-30 04:19:32+00:00,[],None
554,https://github.com/Ken10086/ASIC-Design.git,2022-11-03 22:44:12+00:00,,2,Ken10086/ASIC-Design,561534641,,ASIC-Design,5763,0,2020-11-10 16:16:09+00:00,[],None
555,https://github.com/malixian/OpenMIPS.git,2022-11-01 14:17:45+00:00,,0,malixian/OpenMIPS,560445593,Verilog,OpenMIPS,32093,0,2022-11-01 14:26:34+00:00,[],None
556,https://github.com/JiHoonSong-1994/Toy_Project.git,2022-10-30 06:36:08+00:00,,0,JiHoonSong-1994/Toy_Project,559452118,Verilog,Toy_Project,130,0,2023-01-31 20:46:13+00:00,[],None
557,https://github.com/sumetsm/FPGA-Pong-Game.git,2022-11-01 13:32:59+00:00,,0,sumetsm/FPGA-Pong-Game,560426863,Verilog,FPGA-Pong-Game,1,0,2022-11-01 13:33:06+00:00,[],None
558,https://github.com/yogesh-byte/FSM-Extraction-From-Verilog.git,2022-11-03 15:02:31+00:00,,0,yogesh-byte/FSM-Extraction-From-Verilog,561378001,Verilog,FSM-Extraction-From-Verilog,27,0,2022-11-03 15:04:02+00:00,[],None
559,https://github.com/ParasVekariya/OpenFASOC_Synthesis.git,2022-11-04 04:21:20+00:00,,0,ParasVekariya/OpenFASOC_Synthesis,561612040,Verilog,OpenFASOC_Synthesis,12167,0,2022-12-15 13:50:59+00:00,[],None
560,https://github.com/WalterJ726/Full_Processor.git,2022-11-03 17:41:55+00:00,,0,WalterJ726/Full_Processor,561441865,Verilog,Full_Processor,86254,0,2023-05-08 15:20:12+00:00,[],None
561,https://github.com/noemiabril/Gameboy_MiSTer-Arrow_SoCKit.git,2022-10-31 14:34:40+00:00,Gameboy & Gameboy Color for MiSTer Arrow SoCKit,0,noemiabril/Gameboy_MiSTer-Arrow_SoCKit,559999068,Verilog,Gameboy_MiSTer-Arrow_SoCKit,1749,0,2022-10-31 14:34:50+00:00,[],None
562,https://github.com/leon-ufba/pcid_projeto_03.git,2022-10-30 20:31:14+00:00,,1,leon-ufba/pcid_projeto_03,559672780,Verilog,pcid_projeto_03,239842,0,2022-10-30 20:32:52+00:00,[],None
563,https://github.com/ElefunAi/pipelined_riscv.git,2022-10-30 02:55:06+00:00,make pipelined 32bit riscV,0,ElefunAi/pipelined_riscv,559411715,Verilog,pipelined_riscv,127,0,2023-06-18 03:43:29+00:00,[],https://api.github.com/licenses/apache-2.0
564,https://github.com/dianaMess/BarrelShifter.git,2022-10-28 19:58:29+00:00,,0,dianaMess/BarrelShifter,559005047,Verilog,BarrelShifter,24,0,2022-10-28 20:10:51+00:00,[],None
565,https://github.com/ekgh2002/buzzer_generator.git,2022-10-30 09:51:30+00:00,buzzer in FPGA,0,ekgh2002/buzzer_generator,559496093,Verilog,buzzer_generator,4,0,2022-10-30 09:53:08+00:00,[],None
566,https://github.com/saramostafa2001/FSM.git,2022-11-02 23:55:44+00:00,verilog,0,saramostafa2001/FSM,561095836,Verilog,FSM,1,0,2022-11-02 23:56:21+00:00,[],None
567,https://github.com/JoshShor/VerilogEC.git,2022-10-27 11:04:06+00:00,"Verilog for half-adder, 4-1 Multiplexer, and MIPS ALU",0,JoshShor/VerilogEC,558341316,Verilog,VerilogEC,10,0,2022-11-21 18:27:05+00:00,[],None
568,https://github.com/JiDuQiu/sigma_16p.git,2022-11-05 15:11:31+00:00,Áõ∏ÈÇª16ÁÇπÁõ∏Âä†,0,JiDuQiu/sigma_16p,562184989,Verilog,sigma_16p,525,0,2022-11-05 15:12:06+00:00,[],None
569,https://github.com/bigzyb/ysyxrtl.git,2022-11-07 14:16:04+00:00,,0,bigzyb/ysyxrtl,562911997,Verilog,ysyxrtl,1994,0,2022-11-07 14:17:08+00:00,[],None
570,https://github.com/AliBadry/Control_System_Using_UART.git,2022-11-04 22:10:03+00:00,,0,AliBadry/Control_System_Using_UART,561954152,Verilog,Control_System_Using_UART,2382,0,2022-11-04 22:10:52+00:00,[],None
571,https://github.com/SaarAvr/Error-correction-code-peripheral-accelerator.git,2022-10-28 11:07:11+00:00,Verilog design for accelerator device capable of correcting error of received messages using matrix multiplication,1,SaarAvr/Error-correction-code-peripheral-accelerator,558814979,Verilog,Error-correction-code-peripheral-accelerator,3508,0,2022-10-28 12:20:13+00:00,[],None
572,https://github.com/PengPatrick/Fundamental_System_Program.git,2022-10-29 18:05:28+00:00,Exp & Proj for duke ece550,0,PengPatrick/Fundamental_System_Program,559310879,Verilog,Fundamental_System_Program,36291,0,2023-01-28 20:51:36+00:00,[],None
573,https://github.com/ku262/computer-system.git,2022-10-28 11:31:05+00:00,,0,ku262/computer-system,558823446,Verilog,computer-system,4999,0,2022-10-29 03:46:27+00:00,[],None
574,https://github.com/Mrrrrrrrrrrr/CSexperiment.git,2022-10-29 03:17:34+00:00,,0,Mrrrrrrrrrrr/CSexperiment,559092474,Verilog,CSexperiment,9174,0,2022-11-06 09:25:17+00:00,[],None
575,https://github.com/rooinasuit/i2c-oled-verilog.git,2022-11-07 20:34:05+00:00,i2c ssd1306 oled driver,0,rooinasuit/i2c-oled-verilog,563061431,Verilog,i2c-oled-verilog,57,0,2022-11-22 20:21:59+00:00,"['fpga', 'i2c', 'oled', 'ssd1306', 'verilog']",https://api.github.com/licenses/gpl-3.0
576,https://github.com/Murtaza-097/FPGA_Pong_Game.git,2022-10-25 08:10:50+00:00,,0,Murtaza-097/FPGA_Pong_Game,557180249,Verilog,FPGA_Pong_Game,1835,0,2022-10-25 08:11:42+00:00,[],None
577,https://github.com/JIAMAOXU/ECE385_Final_Project.git,2022-10-24 23:18:12+00:00,,0,JIAMAOXU/ECE385_Final_Project,557005792,Verilog,ECE385_Final_Project,43287,0,2023-08-05 07:17:44+00:00,[],None
578,https://github.com/originalapple/Verilog_practice.git,2022-10-23 07:12:20+00:00,,0,originalapple/Verilog_practice,556153992,Verilog,Verilog_practice,14,0,2022-10-27 05:26:47+00:00,[],None
579,https://github.com/TyapkinVI-VI-VI/FPGA-frequency-meter.git,2022-10-26 15:57:48+00:00,Frequency meter based on Altera Cyclone IV/Time watch/Stopwatch,0,TyapkinVI-VI-VI/FPGA-frequency-meter,557951203,Verilog,FPGA-frequency-meter,9590,0,2022-10-26 15:59:22+00:00,[],None
580,https://github.com/stevengigi/-HDLBits_Practice_verilog.git,2022-10-22 09:48:22+00:00,,0,stevengigi/-HDLBits_Practice_verilog,555774359,Verilog,-HDLBits_Practice_verilog,31,0,2022-10-22 09:50:44+00:00,[],None
581,https://github.com/elise394/RISC-V-CPU-Verilog.git,2022-10-22 03:42:28+00:00,,0,elise394/RISC-V-CPU-Verilog,555670392,Verilog,RISC-V-CPU-Verilog,0,0,2022-10-22 04:02:55+00:00,[],None
582,https://github.com/J0n4th4nLin/HDLBits.git,2022-11-03 12:29:47+00:00,,0,J0n4th4nLin/HDLBits,561313760,Verilog,HDLBits,23,0,2022-11-04 04:41:35+00:00,[],None
583,https://github.com/cornell-c2s2/reginc_adhoc_test.git,2022-10-23 14:38:33+00:00,Adhoc test for RegInc module in OpenLane,0,cornell-c2s2/reginc_adhoc_test,556299648,Verilog,reginc_adhoc_test,1051,0,2022-10-23 15:59:38+00:00,[],None
584,https://github.com/jasonkaufmann/ice40-HX8K.git,2022-10-23 21:17:34+00:00,fpga projects created for the ice40 ,0,jasonkaufmann/ice40-HX8K,556440769,Verilog,ice40-HX8K,429,0,2022-10-23 21:28:59+00:00,[],https://api.github.com/licenses/mit
585,https://github.com/0x6770/hw_sw_verification.git,2022-10-24 08:48:42+00:00,,0,0x6770/hw_sw_verification,556650384,Verilog,hw_sw_verification,164704,0,2022-12-20 17:49:48+00:00,[],None
586,https://github.com/DouglasWWolf/ecd_master.git,2022-10-28 01:34:48+00:00,Sidewinder ECD-Master design for driving ECD,0,DouglasWWolf/ecd_master,558648933,Verilog,ecd_master,3385,0,2022-10-28 01:37:59+00:00,[],None
587,https://github.com/avcolgate/Liberty_creator.git,2022-10-31 12:19:09+00:00,,0,avcolgate/Liberty_creator,559938527,Verilog,Liberty_creator,551,0,2022-10-31 12:19:17+00:00,[],None
588,https://github.com/ECEahnbin/ECE_exp10.git,2022-11-03 01:37:49+00:00,ÏÑúÏö∏ÏãúÎ¶ΩÎåÄ Ï†ÑÏ†ÑÏÑ§2,0,ECEahnbin/ECE_exp10,561118069,Verilog,ECE_exp10,10,0,2022-11-03 12:52:51+00:00,[],None
589,https://github.com/MATHYBALA-02/Assignment-.git,2022-11-02 17:29:49+00:00,Assignment 1 and 2,0,MATHYBALA-02/Assignment-,560985008,Verilog,Assignment-,47,0,2023-02-09 17:44:03+00:00,[],None
590,https://github.com/baileyjg/Microcontroller.git,2022-11-02 14:34:20+00:00,"A simple microcontroller split into separate components (i.e., ALU, Instruction fetch, etc.)",0,baileyjg/Microcontroller,560910425,Verilog,Microcontroller,8340,0,2023-09-27 20:29:04+00:00,[],None
591,https://github.com/JiDuQiu/inverter.git,2022-11-02 14:40:11+00:00,,0,JiDuQiu/inverter,560913019,Verilog,inverter,5,0,2022-11-03 15:55:12+00:00,[],None
592,https://github.com/notogp/Labs_ISA_Group26.git,2022-10-29 09:43:24+00:00,,0,notogp/Labs_ISA_Group26,559175226,Verilog,Labs_ISA_Group26,105664,0,2022-10-30 17:25:50+00:00,[],None
593,https://github.com/Perumaltuty/Assignment1.git,2022-10-29 13:22:40+00:00,,0,Perumaltuty/Assignment1,559230999,Verilog,Assignment1,36,0,2022-10-29 13:53:38+00:00,[],None
594,https://github.com/lifederichang/Computer-System.git,2022-10-29 09:58:30+00:00,ËÆ°ÁÆóÊú∫Á≥ªÁªüÂÆûÈ™åËØæËÆæ,1,lifederichang/Computer-System,559178964,Verilog,Computer-System,5949,0,2022-12-14 14:55:31+00:00,[],None
595,https://github.com/Adog64/RISC-V-32I-CPU.git,2022-10-22 04:14:46+00:00,,0,Adog64/RISC-V-32I-CPU,555678584,Verilog,RISC-V-32I-CPU,33,0,2022-10-22 04:14:52+00:00,[],None
596,https://github.com/noemiabril/EDSAC_MiSTer-Arrow_SoCKit.git,2022-10-22 12:05:22+00:00,Electronic Delay Storage Automatic Calculator for MiSTer Arrow SoCKit,0,noemiabril/EDSAC_MiSTer-Arrow_SoCKit,555819444,Verilog,EDSAC_MiSTer-Arrow_SoCKit,2369,0,2022-10-22 12:05:31+00:00,[],https://api.github.com/licenses/mit
597,https://github.com/lanzyn/tp_1_isl.git,2022-10-24 21:48:47+00:00,,0,lanzyn/tp_1_isl,556978825,Verilog,tp_1_isl,7,0,2022-10-24 21:50:45+00:00,[],None
598,https://github.com/jquepi/yosys-bigsim.git,2022-10-25 13:54:46+00:00,,0,jquepi/yosys-bigsim,557333452,Verilog,yosys-bigsim,418,0,2022-10-25 13:55:02+00:00,[],None
599,https://github.com/ronnyim12345/STICKMAN3.git,2022-11-04 17:46:17+00:00,STICKMAN3,0,ronnyim12345/STICKMAN3,561880105,Verilog,STICKMAN3,74315,0,2022-11-16 19:13:01+00:00,[],None
600,https://github.com/chain-smok/11.6-TEST.git,2022-11-06 02:52:48+00:00,,0,chain-smok/11.6-TEST,562340368,Verilog,11.6-TEST,2,0,2022-11-06 02:52:58+00:00,[],None
601,https://github.com/LKYcamel/FPGA_AM.git,2022-10-28 07:02:29+00:00,Êú¨È°πÁõÆ‰ΩøÁî®verilogËØ≠Ë®ÄÂú®quartusÂπ≥Âè∞‰∏äÂÆûÁé∞‰∫ÜAMÁöÑËß£Ë∞ÉÂäüËÉΩ„ÄÇ,0,LKYcamel/FPGA_AM,558731491,Verilog,FPGA_AM,3,0,2022-10-28 07:03:29+00:00,[],None
602,https://github.com/AhmedAlaa2024/VLSI-Project.git,2022-10-27 18:29:17+00:00,This is the course project of VLSI course.,0,AhmedAlaa2024/VLSI-Project,558530972,Verilog,VLSI-Project,11667,0,2023-01-05 15:44:15+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/iCloudX/asic_backend_design_sp22.git,2022-10-28 03:00:52+00:00,ASIC Back-end Design Flow,1,iCloudX/asic_backend_design_sp22,558670330,,asic_backend_design_sp22,3160,0,2022-03-20 23:16:08+00:00,[],https://api.github.com/licenses/mit
604,https://github.com/danther98/Verilog_Modules.git,2022-10-28 03:02:27+00:00,Contrains simple Verilog implementaions ,0,danther98/Verilog_Modules,558670670,Verilog,Verilog_Modules,99,0,2022-11-10 06:08:22+00:00,[],None
605,https://github.com/leader1gnite/Accelerator-DK-02-OvdienkoPavlo-lab.git,2022-10-25 18:36:55+00:00,Place to upload labs for subject.,0,leader1gnite/Accelerator-DK-02-OvdienkoPavlo-lab,557466870,Verilog,Accelerator-DK-02-OvdienkoPavlo-lab,23187,0,2022-10-25 18:41:36+00:00,[],None
606,https://github.com/SuhasC572/EE2003-CPU.git,2022-10-25 17:19:48+00:00,,0,SuhasC572/EE2003-CPU,557432322,Verilog,EE2003-CPU,19,0,2022-10-25 17:44:39+00:00,[],None
607,https://github.com/thesrsakabuvttchi/SystolicArraySimulator.git,2022-11-04 12:27:55+00:00,A systolic array based matrix multiply unit simulator,0,thesrsakabuvttchi/SystolicArraySimulator,561757416,Verilog,SystolicArraySimulator,900,0,2022-11-04 12:36:06+00:00,[],None
608,https://github.com/alexTormentor/Schemas.git,2022-11-08 15:02:59+00:00,,0,alexTormentor/Schemas,563412930,Verilog,Schemas,9565,0,2022-11-08 15:05:36+00:00,[],None
609,https://github.com/cubed-guy/16bit-cpu.git,2022-11-08 06:19:32+00:00,,0,cubed-guy/16bit-cpu,563213582,Verilog,16bit-cpu,389,0,2024-01-15 04:04:53+00:00,[],None
610,https://github.com/SaadBab/ELEC3500-Labs.git,2022-11-08 20:41:48+00:00,,0,SaadBab/ELEC3500-Labs,563542832,,ELEC3500-Labs,6250,0,2022-10-15 21:34:23+00:00,[],None
611,https://github.com/Tom-McDermott/TSDR-Dev.git,2022-10-22 18:38:46+00:00,"Developer repository of Verilog and C files, configuration, etc. for TangerineSDR test. This DOES NOT WORK right now, it's for debug. ",0,Tom-McDermott/TSDR-Dev,555959720,Verilog,TSDR-Dev,57890,0,2022-10-23 21:00:38+00:00,[],None
612,https://github.com/NikolayMiladinov/Hardware-Verification-Coursework.git,2022-10-22 20:34:36+00:00,,1,NikolayMiladinov/Hardware-Verification-Coursework,555995326,Verilog,Hardware-Verification-Coursework,144871,0,2022-12-16 23:54:17+00:00,[],None
613,https://github.com/alkeirn/optical_project.git,2022-11-01 00:39:13+00:00,6.205 FPGA final project: sending audio over TOSLINK. ,0,alkeirn/optical_project,560203770,Verilog,optical_project,51507,0,2022-12-15 02:49:20+00:00,[],None
614,https://github.com/VictoriaJ2001/CPU_Experiment.git,2022-10-29 04:24:15+00:00,,0,VictoriaJ2001/CPU_Experiment,559104731,Verilog,CPU_Experiment,852,0,2023-01-02 14:07:10+00:00,[],None
615,https://github.com/yu-yake2002/yuyake-OSCPU.git,2022-10-30 05:55:16+00:00,Á¨¨‰∏âÊúü‚Äú‰∏ÄÁîü‰∏ÄËäØ‚ÄùÈ°πÁõÆ,0,yu-yake2002/yuyake-OSCPU,559443458,Verilog,yuyake-OSCPU,11369,0,2022-10-30 06:11:19+00:00,[],None
616,https://github.com/IngilizAdam/BIL361-HW1.git,2022-10-23 16:49:04+00:00,My Single-Cycle Processor design for Computer Architecture lecture,0,IngilizAdam/BIL361-HW1,556349581,Verilog,BIL361-HW1,1720,0,2022-11-22 10:49:21+00:00,[],None
617,https://github.com/ardor03/MIPS-32bit-Pipelined-Processor.git,2022-10-23 17:56:50+00:00,,0,ardor03/MIPS-32bit-Pipelined-Processor,556373845,Verilog,MIPS-32bit-Pipelined-Processor,509,0,2023-03-10 19:46:05+00:00,[],None
618,https://github.com/noemiabril/EpochGalaxyII_MiSTer-Arrow_SoCKit.git,2022-10-22 12:07:39+00:00,EpochGalaxyII for MiSTer Arrow SoCKit,0,noemiabril/EpochGalaxyII_MiSTer-Arrow_SoCKit,555820213,Verilog,EpochGalaxyII_MiSTer-Arrow_SoCKit,947,0,2022-10-22 12:07:48+00:00,[],https://api.github.com/licenses/gpl-2.0
619,https://github.com/Maxx67545/DK-02_Herasymenko_AP_labs.git,2022-10-25 19:21:38+00:00,,0,Maxx67545/DK-02_Herasymenko_AP_labs,557485510,Verilog,DK-02_Herasymenko_AP_labs,25548,0,2022-10-25 21:01:14+00:00,[],None
620,https://github.com/benallard/nextpnr-turingtumble.git,2022-10-25 19:35:12+00:00,A nextpnr arch definition for the TuringTumble board game.,0,benallard/nextpnr-turingtumble,557491011,Verilog,nextpnr-turingtumble,25,0,2022-10-30 10:24:49+00:00,"['fpga', 'nextpnr', 'turing-tumble', 'hardware-synthesis', 'yosys']",None
621,https://github.com/kassiemarq/Basys3-Clock.git,2022-10-26 06:06:44+00:00,,0,kassiemarq/Basys3-Clock,557695262,Verilog,Basys3-Clock,78,0,2022-10-26 06:19:25+00:00,[],None
622,https://github.com/KyoiLin/CAtest.git,2022-10-28 15:47:11+00:00,computer systems test,0,KyoiLin/CAtest,558921622,Verilog,CAtest,495,0,2022-11-03 09:51:06+00:00,[],None
623,https://github.com/johs2969/ECE_exp9.git,2022-10-27 08:42:11+00:00,ÏÑúÏö∏ÏãúÎ¶ΩÎåÄÌïôÍµê Ï†ÑÏûêÏ†ÑÍ∏∞Ïª¥Ìì®ÌÑ∞Í≥µÌïôÎ∂Ä Ï†ÑÏ†ÑÏÑ§2Í≥ºÎ™©,0,johs2969/ECE_exp9,558284198,Verilog,ECE_exp9,9,0,2022-10-29 01:16:29+00:00,[],None
624,https://github.com/adityasingh6256/OpenFasoc.git,2022-11-04 17:06:24+00:00,,0,adityasingh6256/OpenFasoc,561865915,Verilog,OpenFasoc,1847,0,2022-11-08 10:44:23+00:00,[],https://api.github.com/licenses/mit
625,https://github.com/noemiabril/Atari7800_MiSTer-Arrow_SoCKit.git,2022-10-30 16:00:38+00:00,Atari 7800 for MiSTer Arrow SoCKit,0,noemiabril/Atari7800_MiSTer-Arrow_SoCKit,559598135,Verilog,Atari7800_MiSTer-Arrow_SoCKit,3856,0,2022-10-30 16:00:48+00:00,[],
626,https://github.com/kevin420731/550-pc4.git,2022-10-31 01:59:49+00:00,No,0,kevin420731/550-pc4,559743213,Verilog,550-pc4,37,0,2022-10-31 02:01:31+00:00,[],None
627,https://github.com/kotorikanbe/counter_ultra.git,2022-11-07 14:26:10+00:00,,0,kotorikanbe/counter_ultra,562916441,Verilog,counter_ultra,36,0,2022-11-08 08:32:36+00:00,[],https://api.github.com/licenses/mit
628,https://github.com/SuperMB/ArcticFox_Demo_Histogram.git,2022-11-03 16:50:27+00:00,,0,SuperMB/ArcticFox_Demo_Histogram,561422741,Verilog,ArcticFox_Demo_Histogram,10,0,2023-01-10 18:57:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
629,https://github.com/CurryTech12/Half-Adder-Project-Three.git,2022-11-05 19:05:18+00:00,"Implementing and designing Half Adder in Verilog in three different ways structural, behavioral and procedural",0,CurryTech12/Half-Adder-Project-Three,562252073,Verilog,Half-Adder-Project-Three,3,0,2022-11-05 19:07:03+00:00,[],None
630,https://github.com/juanyodavid/BCD-verilog-xc7a35tcsg324-1.git,2022-11-04 11:15:36+00:00,,0,juanyodavid/BCD-verilog-xc7a35tcsg324-1,561732636,Verilog,BCD-verilog-xc7a35tcsg324-1,3,0,2022-11-04 11:16:02+00:00,[],None
631,https://github.com/Chigook/IP_AXI4_STEPMOTOR_CONTROLLER.git,2022-11-07 01:09:46+00:00,Verilog CodeÎ•º Ïù¥Ïö©Ìïú AXI4 Stepmotor controller IP Ï†úÏûë,1,Chigook/IP_AXI4_STEPMOTOR_CONTROLLER,562656577,Verilog,IP_AXI4_STEPMOTOR_CONTROLLER,6,0,2022-11-07 01:14:11+00:00,[],None
632,https://github.com/Zhou-bl/RISCV-CPU.git,2022-11-01 15:03:48+00:00,ACMÁè≠Â§ß‰∫å‰∏äÂ≠¶Êúü‰ΩìÁ≥ªÁªìÊûÑÂ§ß‰Ωú‰∏ö,0,Zhou-bl/RISCV-CPU,560465322,Verilog,RISCV-CPU,21284,0,2022-11-01 15:30:17+00:00,[],None
633,https://github.com/muhammedTarek001/Synthesis-of-a-Top-system-with-some-related-reports.git,2022-11-02 09:38:19+00:00,"synthesis of System_Top hierarchy files using Design Compiler shell and generate Technology Dependent gate level netlists in Verilog format using standard cell libraries and generating timing, area, constraints and power reports using a TCL script ",0,muhammedTarek001/Synthesis-of-a-Top-system-with-some-related-reports,560796644,Verilog,Synthesis-of-a-Top-system-with-some-related-reports,319,0,2022-11-02 10:28:35+00:00,[],None
634,https://github.com/Nalinaa/Verilog_Assignment.git,2022-11-03 01:29:12+00:00,,0,Nalinaa/Verilog_Assignment,561116197,Verilog,Verilog_Assignment,22,0,2022-11-03 01:40:56+00:00,[],None
635,https://github.com/Nalinaa/Verilog_Prt_Asgm.git,2022-11-03 04:42:59+00:00,,0,Nalinaa/Verilog_Prt_Asgm,561161692,Verilog,Verilog_Prt_Asgm,42,0,2022-11-03 04:54:52+00:00,[],None
636,https://github.com/r-lewellyn/hvcc-demo-project.git,2022-11-02 12:45:18+00:00,,0,r-lewellyn/hvcc-demo-project,560863720,Verilog,hvcc-demo-project,2315,0,2022-11-02 12:45:36+00:00,[],https://api.github.com/licenses/apache-2.0
637,https://github.com/codeck313/camera_sync.git,2022-11-02 22:38:27+00:00,,0,codeck313/camera_sync,561078943,Verilog,camera_sync,2,0,2022-11-02 22:44:36+00:00,[],None
638,https://github.com/Aymane-Aeris-El-Asslouj/ECE369_MIPS32_Xilinx_processor.git,2022-10-29 09:23:43+00:00,MIPS32 processor block for Xilinx FPGA with a pipelined architecture.,0,Aymane-Aeris-El-Asslouj/ECE369_MIPS32_Xilinx_processor,559170536,Verilog,ECE369_MIPS32_Xilinx_processor,303,0,2024-02-04 08:27:35+00:00,[],None
639,https://github.com/sergioge99/Verilog-32-bit-RISC-V-Processor.git,2022-10-22 14:39:05+00:00,RTL design of a pipelined 5-stage processor,0,sergioge99/Verilog-32-bit-RISC-V-Processor,555874717,Verilog,Verilog-32-bit-RISC-V-Processor,517,0,2023-01-25 09:55:21+00:00,[],None
640,https://github.com/Lijinlin-dot/axi_stream_insert_header.git,2022-10-23 11:31:37+00:00,This is a written examination of the company,0,Lijinlin-dot/axi_stream_insert_header,556233078,Verilog,axi_stream_insert_header,50,0,2022-10-23 11:48:52+00:00,[],None
641,https://github.com/Cwzxcvbnm1/axis_insert_header.git,2022-10-23 02:04:17+00:00,,0,Cwzxcvbnm1/axis_insert_header,556075536,Verilog,axis_insert_header,5,0,2022-10-23 02:18:19+00:00,[],None
642,https://github.com/kasunch/vlc-sync.git,2022-10-22 13:21:34+00:00,A Time Synchronisation System for Visible Light Communication Access Points,0,kasunch/vlc-sync,555846089,Verilog,vlc-sync,1530,0,2022-11-06 16:50:57+00:00,[],None
643,https://github.com/ValDLaw/MultiCycle.git,2022-10-29 13:49:23+00:00,,0,ValDLaw/MultiCycle,559238757,Verilog,MultiCycle,40,0,2022-10-29 13:49:51+00:00,[],None
644,https://github.com/Vinupriya-2502/Assignment-.git,2022-11-01 17:41:08+00:00,,0,Vinupriya-2502/Assignment-,560527658,Verilog,Assignment-,42,0,2022-11-02 12:19:51+00:00,[],None
645,https://github.com/Fallere-825/VS_Code_Verilog.git,2022-11-04 06:07:07+00:00,,0,Fallere-825/VS_Code_Verilog,561635653,Verilog,VS_Code_Verilog,4485,0,2022-11-04 06:18:34+00:00,[],None
646,https://github.com/bbahd30/CSN-221-Memory-Project.git,2022-11-03 18:29:05+00:00,,0,bbahd30/CSN-221-Memory-Project,561458767,Verilog,CSN-221-Memory-Project,121,0,2023-09-10 14:03:24+00:00,[],None
647,https://github.com/padhi-bisesh/Car-Parking-System.git,2022-11-05 17:17:54+00:00,,0,padhi-bisesh/Car-Parking-System,562222958,Verilog,Car-Parking-System,2,0,2022-11-06 01:28:19+00:00,[],None
648,https://github.com/Antonia2000/Circuit-Pipeline-De-Sortare-a-Datelor.git,2022-11-08 11:51:42+00:00,,0,Antonia2000/Circuit-Pipeline-De-Sortare-a-Datelor,563331390,Verilog,Circuit-Pipeline-De-Sortare-a-Datelor,334,0,2022-11-08 12:33:49+00:00,[],None
649,https://github.com/kamalshafi/Implementation-of-an-ANN-for-Handwritten-Digit-Recognition-in-FPGA.git,2022-10-23 23:57:29+00:00,"Implementation of an ANN for handwritten Digit Recognition in FPGA. Multiplier and Accumulator (MAC), Accumulator(ACC) design, Integrating with sigmoid IP block. Sigmoid is implemented using LUT.",0,kamalshafi/Implementation-of-an-ANN-for-Handwritten-Digit-Recognition-in-FPGA,556481513,Verilog,Implementation-of-an-ANN-for-Handwritten-Digit-Recognition-in-FPGA,591,0,2022-10-24 01:49:19+00:00,[],None
650,https://github.com/omarzalah/System.git,2022-10-23 18:52:47+00:00,"Introduction ÔÄ† ÔÇ∑ The system is responsible to do some operation based on the received commands from the master through UART_RX interface, once the operation is done, the system is responsible to send the result to the master through UART_TX interface.",0,omarzalah/System,556393521,Verilog,System,592,0,2022-10-23 19:04:05+00:00,[],None
651,https://github.com/JINAY08/Image-Enhancement-Using-Verilog.git,2022-10-24 15:33:40+00:00,,0,JINAY08/Image-Enhancement-Using-Verilog,556827640,Verilog,Image-Enhancement-Using-Verilog,97,0,2022-10-24 15:47:58+00:00,[],None
652,https://github.com/dineshannayya/temp_sensor.git,2022-10-27 13:26:41+00:00,Temperature Sensor,0,dineshannayya/temp_sensor,558399818,Verilog,temp_sensor,3192,0,2022-10-27 13:39:46+00:00,[],https://api.github.com/licenses/apache-2.0
653,https://github.com/Blank0313/test.git,2022-10-23 07:05:12+00:00,nothing,0,Blank0313/test,556151980,Verilog,test,3,0,2022-10-23 07:30:47+00:00,[],None
654,https://github.com/Lavanyamurugan2001/FLIPFLOP.git,2022-10-23 08:18:57+00:00,,0,Lavanyamurugan2001/FLIPFLOP,556172932,Verilog,FLIPFLOP,3,0,2023-03-02 04:18:41+00:00,[],None
655,https://github.com/Freesia810/Verilog-Module.git,2022-10-22 14:55:46+00:00,All module for Verilog,0,Freesia810/Verilog-Module,555881335,Verilog,Verilog-Module,37,0,2023-05-06 15:18:50+00:00,[],None
656,https://github.com/sandchick/insitu.git,2022-11-07 06:35:24+00:00,Âéü‰Ωç‰º†ÊÑüÂô®ÁºñÂÜô,0,sandchick/insitu,562737993,Verilog,insitu,6,0,2022-11-07 06:52:34+00:00,[],None
657,https://github.com/Grimmjow-Jaegerjaquez/DSDL.git,2022-11-05 10:03:35+00:00,,0,Grimmjow-Jaegerjaquez/DSDL,562099257,Verilog,DSDL,12,0,2022-11-05 10:07:16+00:00,[],None
658,https://github.com/ojeffreyo/SimpleVCSSimulation.git,2022-11-07 02:46:44+00:00,Used for saving some RTL code for VCS+Verdi simulation.,0,ojeffreyo/SimpleVCSSimulation,562680804,Verilog,SimpleVCSSimulation,9,0,2022-12-29 07:54:22+00:00,[],None
659,https://github.com/Mohamed-AbdulRahman5/PWM.git,2022-11-07 05:03:51+00:00,,0,Mohamed-AbdulRahman5/PWM,562713508,Verilog,PWM,185,0,2022-11-07 05:04:43+00:00,[],None
660,https://github.com/vaughanstech/digital-design.git,2022-11-03 03:24:31+00:00,Contains references to HDL languages and VLSI implementation,0,vaughanstech/digital-design,561143657,Verilog,digital-design,108,0,2022-11-08 03:12:18+00:00,[],None
661,https://github.com/Sam-Wu-911117/LAB_01_verilog.git,2022-10-24 10:26:59+00:00,16bit_adder_subtractor,0,Sam-Wu-911117/LAB_01_verilog,556690896,Verilog,LAB_01_verilog,48,0,2024-03-01 14:47:41+00:00,[],None
