TimeQuest Timing Analyzer report for Secador
Fri Nov  9 10:58:36 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 12. Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 13. Slow Model Setup: 'CLK'
 14. Slow Model Setup: 'FINISH'
 15. Slow Model Hold: 'FINISH'
 16. Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 17. Slow Model Hold: 'CLK'
 18. Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 19. Slow Model Recovery: 'FINISH'
 20. Slow Model Removal: 'FINISH'
 21. Slow Model Minimum Pulse Width: 'CLK'
 22. Slow Model Minimum Pulse Width: 'FINISH'
 23. Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 24. Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 35. Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 36. Fast Model Setup: 'CLK'
 37. Fast Model Setup: 'FINISH'
 38. Fast Model Hold: 'FINISH'
 39. Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 40. Fast Model Hold: 'CLK'
 41. Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 42. Fast Model Recovery: 'FINISH'
 43. Fast Model Removal: 'FINISH'
 44. Fast Model Minimum Pulse Width: 'CLK'
 45. Fast Model Minimum Pulse Width: 'FINISH'
 46. Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 47. Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Secador                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+
; CLK                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                     ;
; FINISH                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FINISH }                                                                                                  ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] } ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] } ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 928.51 MHz ; 420.17 MHz      ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -1.834 ; -13.937       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -1.635 ; -25.551       ;
; CLK                                                                                                     ; -0.077 ; -0.250        ;
; FINISH                                                                                                  ; 2.003  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; FINISH                                                                                                  ; -2.425 ; -4.544        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.134  ; 0.000         ;
; CLK                                                                                                     ; 0.539  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.001  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; FINISH ; 0.696 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; FINISH ; -0.426 ; -0.852        ;
+--------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                     ; -1.380 ; -11.380       ;
; FINISH                                                                                                  ; -1.380 ; -3.380        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.834 ; lpm_latch:inst16|latches[6] ; lpm_latch:inst12|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.149      ; 0.412      ;
; -1.376 ; lpm_latch:inst16|latches[7] ; lpm_latch:inst12|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.283      ; 0.415      ;
; -1.299 ; lpm_latch:inst16|latches[2] ; lpm_latch:inst12|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.146      ; 0.413      ;
; -1.157 ; lpm_latch:inst16|latches[1] ; lpm_latch:inst12|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.280      ; 0.412      ;
; -1.118 ; lpm_latch:inst16|latches[0] ; lpm_latch:inst12|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.281      ; 0.400      ;
; -1.047 ; lpm_latch:inst16|latches[3] ; lpm_latch:inst12|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.149      ; 0.415      ;
; -0.885 ; lpm_latch:inst16|latches[5] ; lpm_latch:inst12|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.001     ; 0.405      ;
; -0.854 ; lpm_latch:inst16|latches[4] ; lpm_latch:inst12|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.003     ; 0.401      ;
; -0.785 ; lpm_latch:inst17|latches[6] ; lpm_latch:inst13|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.149      ; 0.398      ;
; -0.693 ; lpm_latch:inst16|latches[8] ; lpm_latch:inst12|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.146      ; 0.414      ;
; -0.662 ; lpm_latch:inst17|latches[7] ; lpm_latch:inst13|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.281      ; 0.415      ;
; -0.560 ; lpm_latch:inst16|latches[9] ; lpm_latch:inst12|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.279      ; 0.414      ;
; -0.382 ; lpm_latch:inst17|latches[5] ; lpm_latch:inst13|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.002      ; 0.408      ;
; -0.343 ; lpm_latch:inst17|latches[4] ; lpm_latch:inst13|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 0.404      ;
; -0.252 ; lpm_latch:inst17|latches[0] ; lpm_latch:inst13|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.281      ; 0.415      ;
; -0.197 ; lpm_latch:inst17|latches[8] ; lpm_latch:inst13|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.154      ; 0.415      ;
; -0.189 ; lpm_latch:inst17|latches[2] ; lpm_latch:inst13|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.151      ; 0.415      ;
; -0.183 ; lpm_latch:inst17|latches[3] ; lpm_latch:inst13|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.155      ; 0.413      ;
; -0.061 ; lpm_latch:inst17|latches[9] ; lpm_latch:inst13|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.279      ; 0.415      ;
; -0.060 ; lpm_latch:inst17|latches[1] ; lpm_latch:inst13|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.279      ; 0.414      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.635 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.405     ; 0.862      ;
; -1.628 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.405     ; 0.856      ;
; -1.595 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.404     ; 0.856      ;
; -1.588 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst17|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.404     ; 0.850      ;
; -1.498 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst17|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.278     ; 0.731      ;
; -1.498 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.295     ; 0.721      ;
; -1.497 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.278     ; 0.729      ;
; -1.460 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.294     ; 0.714      ;
; -1.460 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.275     ; 0.729      ;
; -1.446 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.276     ; 0.729      ;
; -1.133 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.406     ; 0.859      ;
; -1.100 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.404     ; 0.861      ;
; -1.094 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst16|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.404     ; 0.855      ;
; -1.088 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.404     ; 0.866      ;
; -0.996 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.273     ; 0.729      ;
; -0.991 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.292     ; 0.713      ;
; -0.963 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst16|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.272     ; 0.733      ;
; -0.963 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.272     ; 0.731      ;
; -0.961 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.273     ; 0.728      ;
; -0.957 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.289     ; 0.719      ;
+--------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.077 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.113      ;
; -0.074 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 1.111      ;
; -0.055 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.091      ;
; -0.044 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.080      ;
; 0.066  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.002      ; 0.972      ;
; 0.083  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.953      ;
; 0.085  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.951      ;
; 0.089  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.947      ;
; 0.231  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.805      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.003 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.500        ; 2.696      ; 1.479      ;
; 2.389 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.500        ; 2.696      ; 1.093      ;
; 2.503 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 1.000        ; 2.696      ; 1.479      ;
; 2.695 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 2.696      ; 0.787      ;
; 2.889 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 1.000        ; 2.696      ; 1.093      ;
; 3.195 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 2.696      ; 0.787      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.425 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 2.696      ; 0.787      ;
; -2.119 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.000        ; 2.696      ; 1.093      ;
; -1.925 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 2.696      ; 0.787      ;
; -1.733 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.000        ; 2.696      ; 1.479      ;
; -1.619 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; -0.500       ; 2.696      ; 1.093      ;
; -1.233 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; -0.500       ; 2.696      ; 1.479      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.134 ; lpm_latch:inst17|latches[7] ; lpm_latch:inst13|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.281      ; 0.415      ;
; 0.134 ; lpm_latch:inst17|latches[0] ; lpm_latch:inst13|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.281      ; 0.415      ;
; 0.135 ; lpm_latch:inst17|latches[1] ; lpm_latch:inst13|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.279      ; 0.414      ;
; 0.136 ; lpm_latch:inst17|latches[9] ; lpm_latch:inst13|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.279      ; 0.415      ;
; 0.249 ; lpm_latch:inst17|latches[6] ; lpm_latch:inst13|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.149      ; 0.398      ;
; 0.258 ; lpm_latch:inst17|latches[3] ; lpm_latch:inst13|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.155      ; 0.413      ;
; 0.261 ; lpm_latch:inst17|latches[8] ; lpm_latch:inst13|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.154      ; 0.415      ;
; 0.264 ; lpm_latch:inst17|latches[2] ; lpm_latch:inst13|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.151      ; 0.415      ;
; 0.404 ; lpm_latch:inst17|latches[4] ; lpm_latch:inst13|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.406 ; lpm_latch:inst17|latches[5] ; lpm_latch:inst13|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.002      ; 0.408      ;
; 0.619 ; lpm_latch:inst16|latches[0] ; lpm_latch:inst12|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.281      ; 0.400      ;
; 0.632 ; lpm_latch:inst16|latches[7] ; lpm_latch:inst12|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.283      ; 0.415      ;
; 0.632 ; lpm_latch:inst16|latches[1] ; lpm_latch:inst12|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.280      ; 0.412      ;
; 0.635 ; lpm_latch:inst16|latches[9] ; lpm_latch:inst12|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.279      ; 0.414      ;
; 0.763 ; lpm_latch:inst16|latches[6] ; lpm_latch:inst12|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.149      ; 0.412      ;
; 0.766 ; lpm_latch:inst16|latches[3] ; lpm_latch:inst12|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.149      ; 0.415      ;
; 0.767 ; lpm_latch:inst16|latches[2] ; lpm_latch:inst12|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.146      ; 0.413      ;
; 0.768 ; lpm_latch:inst16|latches[8] ; lpm_latch:inst12|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.146      ; 0.414      ;
; 0.904 ; lpm_latch:inst16|latches[4] ; lpm_latch:inst12|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.003     ; 0.401      ;
; 0.906 ; lpm_latch:inst16|latches[5] ; lpm_latch:inst12|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.001     ; 0.405      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.539 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.681 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.947      ;
; 0.685 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.951      ;
; 0.687 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.953      ;
; 0.704 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.972      ;
; 0.814 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.825 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.091      ;
; 0.844 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.111      ;
; 0.847 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.113      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.001 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.273     ; 0.728      ;
; 1.002 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.273     ; 0.729      ;
; 1.003 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.272     ; 0.731      ;
; 1.005 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst16|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.272     ; 0.733      ;
; 1.005 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.292     ; 0.713      ;
; 1.008 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.289     ; 0.719      ;
; 1.259 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst16|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.404     ; 0.855      ;
; 1.265 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.406     ; 0.859      ;
; 1.265 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.404     ; 0.861      ;
; 1.270 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.404     ; 0.866      ;
; 1.504 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.275     ; 0.729      ;
; 1.505 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.276     ; 0.729      ;
; 1.507 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.278     ; 0.729      ;
; 1.508 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.294     ; 0.714      ;
; 1.509 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst17|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.278     ; 0.731      ;
; 1.516 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.295     ; 0.721      ;
; 1.754 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst17|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.404     ; 0.850      ;
; 1.760 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.404     ; 0.856      ;
; 1.761 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.405     ; 0.856      ;
; 1.767 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.405     ; 0.862      ;
+-------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FINISH'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.696 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 2.696      ; 2.786      ;
; 0.696 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 2.696      ; 2.786      ;
; 1.196 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 2.696      ; 2.786      ;
; 1.196 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 2.696      ; 2.786      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.426 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 2.696      ; 2.786      ;
; -0.426 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 2.696      ; 2.786      ;
; 0.074  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 2.696      ; 2.786      ;
; 0.074  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 2.696      ; 2.786      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FINISH'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[9]                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[9]                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CSK       ; CLK        ; 0.718 ; 0.718 ; Rise       ; CLK             ;
; DATA_MOSI ; CLK        ; 0.128 ; 0.128 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CSK       ; CLK        ; -0.472 ; -0.472 ; Rise       ; CLK             ;
; DATA_MOSI ; CLK        ; 0.102  ; 0.102  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.420 ; 6.420 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.208 ; 6.208 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.221 ; 6.221 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.223 ; 6.223 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.420 ; 6.420 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.988 ; 5.988 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.757 ; 5.757 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.178 ; 6.178 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.146 ; 6.146 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.164 ; 6.164 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.164 ; 6.164 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; S2[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.206 ; 6.206 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.935 ; 5.935 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.206 ; 6.206 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.935 ; 5.935 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.176 ; 6.176 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.084 ; 6.084 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.756 ; 5.756 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.163 ; 6.163 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.163 ; 6.163 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.937 ; 5.937 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.937 ; 5.937 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.757 ; 5.757 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.208 ; 6.208 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.221 ; 6.221 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.223 ; 6.223 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.420 ; 6.420 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.988 ; 5.988 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.757 ; 5.757 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.178 ; 6.178 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.146 ; 6.146 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.164 ; 6.164 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.164 ; 6.164 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; S2[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.756 ; 5.756 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.935 ; 5.935 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.206 ; 6.206 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.935 ; 5.935 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.176 ; 6.176 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.084 ; 6.084 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.756 ; 5.756 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.163 ; 6.163 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.163 ; 6.163 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.937 ; 5.937 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.937 ; 5.937 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.631 ; -6.638        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.494 ; -1.701        ;
; CLK                                                                                                     ; 0.472  ; 0.000         ;
; FINISH                                                                                                  ; 1.685  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; FINISH                                                                                                  ; -1.574 ; -3.019        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.041  ; 0.000         ;
; CLK                                                                                                     ; 0.253  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.654  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; FINISH ; 0.670 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; FINISH ; -0.290 ; -0.580        ;
+--------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                     ; -1.380 ; -11.380       ;
; FINISH                                                                                                  ; -1.380 ; -3.380        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.631 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.346     ; 0.424      ;
; -0.624 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.344     ; 0.420      ;
; -0.613 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.345     ; 0.418      ;
; -0.607 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst17|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.343     ; 0.415      ;
; -0.571 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.304     ; 0.362      ;
; -0.567 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst17|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.292     ; 0.366      ;
; -0.567 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.294     ; 0.364      ;
; -0.553 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.302     ; 0.355      ;
; -0.552 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.291     ; 0.364      ;
; -0.542 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.290     ; 0.364      ;
; -0.129 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.345     ; 0.416      ;
; -0.116 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.345     ; 0.416      ;
; -0.111 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst16|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.343     ; 0.413      ;
; -0.111 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.345     ; 0.421      ;
; -0.066 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.294     ; 0.363      ;
; -0.063 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.304     ; 0.354      ;
; -0.056 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.292     ; 0.366      ;
; -0.054 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst16|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.290     ; 0.367      ;
; -0.053 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.302     ; 0.359      ;
; -0.052 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.291     ; 0.363      ;
+--------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.494 ; lpm_latch:inst16|latches[6] ; lpm_latch:inst12|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.083      ; 0.174      ;
; -0.294 ; lpm_latch:inst16|latches[7] ; lpm_latch:inst12|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.137      ; 0.177      ;
; -0.260 ; lpm_latch:inst16|latches[2] ; lpm_latch:inst12|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.082      ; 0.176      ;
; -0.201 ; lpm_latch:inst16|latches[1] ; lpm_latch:inst12|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.135      ; 0.174      ;
; -0.180 ; lpm_latch:inst16|latches[0] ; lpm_latch:inst12|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.136      ; 0.169      ;
; -0.146 ; lpm_latch:inst16|latches[3] ; lpm_latch:inst12|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.083      ; 0.177      ;
; -0.069 ; lpm_latch:inst16|latches[5] ; lpm_latch:inst12|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.002      ; 0.171      ;
; -0.057 ; lpm_latch:inst16|latches[4] ; lpm_latch:inst12|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.001      ; 0.167      ;
; 0.008  ; lpm_latch:inst16|latches[8] ; lpm_latch:inst12|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.076      ; 0.176      ;
; 0.063  ; lpm_latch:inst16|latches[9] ; lpm_latch:inst12|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.130      ; 0.176      ;
; 0.242  ; lpm_latch:inst17|latches[6] ; lpm_latch:inst13|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.078      ; 0.167      ;
; 0.293  ; lpm_latch:inst17|latches[7] ; lpm_latch:inst13|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.135      ; 0.178      ;
; 0.431  ; lpm_latch:inst17|latches[5] ; lpm_latch:inst13|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.002      ; 0.172      ;
; 0.444  ; lpm_latch:inst17|latches[4] ; lpm_latch:inst13|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.001      ; 0.170      ;
; 0.477  ; lpm_latch:inst17|latches[0] ; lpm_latch:inst13|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.137      ; 0.178      ;
; 0.505  ; lpm_latch:inst17|latches[8] ; lpm_latch:inst13|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.081      ; 0.178      ;
; 0.508  ; lpm_latch:inst17|latches[2] ; lpm_latch:inst13|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.078      ; 0.178      ;
; 0.516  ; lpm_latch:inst17|latches[3] ; lpm_latch:inst13|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.082      ; 0.175      ;
; 0.560  ; lpm_latch:inst17|latches[9] ; lpm_latch:inst13|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.130      ; 0.178      ;
; 0.563  ; lpm_latch:inst17|latches[1] ; lpm_latch:inst13|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.131      ; 0.176      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.472 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.560      ;
; 0.473 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.559      ;
; 0.477 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 0.556      ;
; 0.479 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.553      ;
; 0.537 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.495      ;
; 0.539 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.493      ;
; 0.541 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.491      ;
; 0.560 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 0.473      ;
; 0.627 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.405      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.685 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.500        ; 1.671      ; 0.659      ;
; 1.825 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.500        ; 1.671      ; 0.519      ;
; 1.954 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.671      ; 0.390      ;
; 2.185 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 1.000        ; 1.671      ; 0.659      ;
; 2.325 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 1.000        ; 1.671      ; 0.519      ;
; 2.454 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.671      ; 0.390      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.574 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.671      ; 0.390      ;
; -1.445 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.000        ; 1.671      ; 0.519      ;
; -1.305 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; 0.000        ; 1.671      ; 0.659      ;
; -1.074 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.671      ; 0.390      ;
; -0.945 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; -0.500       ; 1.671      ; 0.519      ;
; -0.805 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH      ; -0.500       ; 1.671      ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.041 ; lpm_latch:inst17|latches[0] ; lpm_latch:inst13|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.137      ; 0.178      ;
; 0.043 ; lpm_latch:inst17|latches[7] ; lpm_latch:inst13|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.135      ; 0.178      ;
; 0.045 ; lpm_latch:inst17|latches[1] ; lpm_latch:inst13|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.131      ; 0.176      ;
; 0.048 ; lpm_latch:inst17|latches[9] ; lpm_latch:inst13|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.130      ; 0.178      ;
; 0.089 ; lpm_latch:inst17|latches[6] ; lpm_latch:inst13|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.078      ; 0.167      ;
; 0.093 ; lpm_latch:inst17|latches[3] ; lpm_latch:inst13|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.082      ; 0.175      ;
; 0.097 ; lpm_latch:inst17|latches[8] ; lpm_latch:inst13|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.081      ; 0.178      ;
; 0.100 ; lpm_latch:inst17|latches[2] ; lpm_latch:inst13|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.078      ; 0.178      ;
; 0.169 ; lpm_latch:inst17|latches[4] ; lpm_latch:inst13|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.001      ; 0.170      ;
; 0.170 ; lpm_latch:inst17|latches[5] ; lpm_latch:inst13|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.002      ; 0.172      ;
; 0.533 ; lpm_latch:inst16|latches[0] ; lpm_latch:inst12|latches[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.136      ; 0.169      ;
; 0.539 ; lpm_latch:inst16|latches[1] ; lpm_latch:inst12|latches[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.135      ; 0.174      ;
; 0.540 ; lpm_latch:inst16|latches[7] ; lpm_latch:inst12|latches[7] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.137      ; 0.177      ;
; 0.546 ; lpm_latch:inst16|latches[9] ; lpm_latch:inst12|latches[9] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.130      ; 0.176      ;
; 0.591 ; lpm_latch:inst16|latches[6] ; lpm_latch:inst12|latches[6] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.083      ; 0.174      ;
; 0.594 ; lpm_latch:inst16|latches[3] ; lpm_latch:inst12|latches[3] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.083      ; 0.177      ;
; 0.594 ; lpm_latch:inst16|latches[2] ; lpm_latch:inst12|latches[2] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.082      ; 0.176      ;
; 0.600 ; lpm_latch:inst16|latches[8] ; lpm_latch:inst12|latches[8] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.076      ; 0.176      ;
; 0.666 ; lpm_latch:inst16|latches[4] ; lpm_latch:inst12|latches[4] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.001      ; 0.167      ;
; 0.669 ; lpm_latch:inst16|latches[5] ; lpm_latch:inst12|latches[5] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.002      ; 0.171      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.320 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.473      ;
; 0.339 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.491      ;
; 0.341 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.493      ;
; 0.343 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.495      ;
; 0.401 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.553      ;
; 0.403 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.556      ;
; 0.407 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.559      ;
; 0.408 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.560      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.654 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.291     ; 0.363      ;
; 0.657 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst16|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.290     ; 0.367      ;
; 0.657 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.294     ; 0.363      ;
; 0.658 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.304     ; 0.354      ;
; 0.658 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.292     ; 0.366      ;
; 0.661 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.302     ; 0.359      ;
; 0.756 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst16|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.343     ; 0.413      ;
; 0.761 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.345     ; 0.416      ;
; 0.761 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.345     ; 0.416      ;
; 0.766 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.345     ; 0.421      ;
; 1.154 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.290     ; 0.364      ;
; 1.155 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.291     ; 0.364      ;
; 1.157 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.302     ; 0.355      ;
; 1.158 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_latch:inst17|latches[8] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.292     ; 0.366      ;
; 1.158 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.294     ; 0.364      ;
; 1.166 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.304     ; 0.362      ;
; 1.258 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_latch:inst17|latches[9] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.343     ; 0.415      ;
; 1.263 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.345     ; 0.418      ;
; 1.264 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.344     ; 0.420      ;
; 1.270 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.346     ; 0.424      ;
+-------+-------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FINISH'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.670 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.671      ; 1.674      ;
; 0.670 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.671      ; 1.674      ;
; 1.170 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.671      ; 1.674      ;
; 1.170 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.671      ; 1.674      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.290 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.671      ; 1.674      ;
; -0.290 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.671      ; 1.674      ;
; 0.210  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.671      ; 1.674      ;
; 0.210  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.671      ; 1.674      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FINISH'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[8]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[9]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[9]                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[8]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[9]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst12|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[8]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[9]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst13|latches[9]                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CSK       ; CLK        ; 0.138  ; 0.138  ; Rise       ; CLK             ;
; DATA_MOSI ; CLK        ; -0.206 ; -0.206 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CSK       ; CLK        ; -0.008 ; -0.008 ; Rise       ; CLK             ;
; DATA_MOSI ; CLK        ; 0.326  ; 0.326  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.479 ; 3.479 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.379 ; 3.379 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.388 ; 3.388 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.388 ; 3.388 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.479 ; 3.479 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.249 ; 3.249 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.149 ; 3.149 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.366 ; 3.366 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.342 ; 3.342 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.351 ; 3.351 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.356 ; 3.356 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; S2[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.371 ; 3.371 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.251 ; 3.251 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.371 ; 3.371 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.247 ; 3.247 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.355 ; 3.355 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.311 ; 3.311 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.150 ; 3.150 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.355 ; 3.355 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.360 ; 3.360 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.251 ; 3.251 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.249 ; 3.249 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.149 ; 3.149 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.379 ; 3.379 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.388 ; 3.388 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.388 ; 3.388 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.479 ; 3.479 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.249 ; 3.249 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.149 ; 3.149 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.366 ; 3.366 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.342 ; 3.342 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.351 ; 3.351 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.356 ; 3.356 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; S2[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.150 ; 3.150 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.251 ; 3.251 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.371 ; 3.371 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.247 ; 3.247 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.355 ; 3.355 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.311 ; 3.311 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.150 ; 3.150 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.355 ; 3.355 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.360 ; 3.360 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.251 ; 3.251 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.249 ; 3.249 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                         ; -1.834  ; -2.425 ; 0.670    ; -0.426  ; -1.380              ;
;  CLK                                                                                                     ; -0.077  ; 0.253  ; N/A      ; N/A     ; -1.380              ;
;  FINISH                                                                                                  ; 1.685   ; -2.425 ; 0.670    ; -0.426  ; -1.380              ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -1.635  ; 0.654  ; N/A      ; N/A     ; 0.500               ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -1.834  ; 0.041  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                          ; -39.738 ; -4.544 ; 0.0      ; -0.852  ; -14.76              ;
;  CLK                                                                                                     ; -0.250  ; 0.000  ; N/A      ; N/A     ; -11.380             ;
;  FINISH                                                                                                  ; 0.000   ; -4.544 ; 0.000    ; -0.852  ; -3.380              ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -25.551 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -13.937 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CSK       ; CLK        ; 0.718 ; 0.718 ; Rise       ; CLK             ;
; DATA_MOSI ; CLK        ; 0.128 ; 0.128 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CSK       ; CLK        ; -0.008 ; -0.008 ; Rise       ; CLK             ;
; DATA_MOSI ; CLK        ; 0.326  ; 0.326  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.420 ; 6.420 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.208 ; 6.208 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.221 ; 6.221 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.223 ; 6.223 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.420 ; 6.420 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.988 ; 5.988 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.757 ; 5.757 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.178 ; 6.178 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.146 ; 6.146 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.164 ; 6.164 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.164 ; 6.164 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; S2[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.206 ; 6.206 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.935 ; 5.935 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.206 ; 6.206 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.935 ; 5.935 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.176 ; 6.176 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.084 ; 6.084 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.756 ; 5.756 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.163 ; 6.163 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.163 ; 6.163 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.937 ; 5.937 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.937 ; 5.937 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.149 ; 3.149 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.379 ; 3.379 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.388 ; 3.388 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.388 ; 3.388 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.479 ; 3.479 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.249 ; 3.249 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.149 ; 3.149 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.366 ; 3.366 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.342 ; 3.342 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.351 ; 3.351 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S1[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.356 ; 3.356 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; S2[*]     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.150 ; 3.150 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.251 ; 3.251 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.371 ; 3.371 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.247 ; 3.247 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.355 ; 3.355 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.311 ; 3.311 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.150 ; 3.150 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.355 ; 3.355 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.360 ; 3.360 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[8]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.251 ; 3.251 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  S2[9]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.249 ; 3.249 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+-----------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                     ; CLK                                                                                                     ; 9        ; 0        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH                                                                                                  ; 2        ; 2        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 10       ; 0        ; 10       ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0        ; 0        ; 10       ; 10       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                     ; CLK                                                                                                     ; 9        ; 0        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH                                                                                                  ; 2        ; 2        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 10       ; 0        ; 10       ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0        ; 0        ; 10       ; 10       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH   ; 2        ; 2        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH   ; 2        ; 2        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Nov  9 10:58:35 2018
Info: Command: quartus_sta Secador -c Secador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FINISH FINISH
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.834       -13.937 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):    -1.635       -25.551 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):    -0.077        -0.250 CLK 
    Info (332119):     2.003         0.000 FINISH 
Info (332146): Worst-case hold slack is -2.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.425        -4.544 FINISH 
    Info (332119):     0.134         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):     0.539         0.000 CLK 
    Info (332119):     1.001         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
Info (332146): Worst-case recovery slack is 0.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.696         0.000 FINISH 
Info (332146): Worst-case removal slack is -0.426
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.426        -0.852 FINISH 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLK 
    Info (332119):    -1.380        -3.380 FINISH 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.631        -6.638 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):    -0.494        -1.701 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):     0.472         0.000 CLK 
    Info (332119):     1.685         0.000 FINISH 
Info (332146): Worst-case hold slack is -1.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.574        -3.019 FINISH 
    Info (332119):     0.041         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):     0.253         0.000 CLK 
    Info (332119):     0.654         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
Info (332146): Worst-case recovery slack is 0.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.670         0.000 FINISH 
Info (332146): Worst-case removal slack is -0.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.290        -0.580 FINISH 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLK 
    Info (332119):    -1.380        -3.380 FINISH 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Fri Nov  9 10:58:36 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


