Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct 22 13:40:53 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (24)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.144       -0.267                      2                28771        0.006        0.000                      0                28771       -0.031       -0.031                       1                  9803  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             8.091        0.000                      0                    7        0.710        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.632        0.000                      0                22985        0.058        0.000                      0                22985        2.950        0.000                       0                  7159  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                           10.554        0.000                      0                  127        0.365        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         121.621        0.000                      0                  109        0.380        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.438        0.000                      0                  118        0.491        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.486        0.000                      0                 1158        0.129        0.000                      0                 1158        0.984        0.000                       0                   528  
si5351_clk0                        0.438        0.000                      0                  322        0.646        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                       -0.124       -0.124                      1                  976        0.817        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.730        0.000                      0                  821        0.082        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.144       -0.144                      1                  682        0.082        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.667        0.000                      0                  466        0.006        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.413        0.000                      0                 1679        0.080        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.184        0.000                      0                    2        0.715        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.341ns (18.531%)  route 1.499ns (81.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.341     7.864 r  FDCE_6/Q
                         net (fo=1, routed)           1.499     9.363    crg_reset6
    SLICE_X63Y122        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.684    17.523    
                         clock uncertainty           -0.035    17.488    
    SLICE_X63Y122        FDCE (Setup_fdce_C_D)       -0.034    17.454    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.454    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.341ns (20.260%)  route 1.342ns (79.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.341     7.864 r  FDCE/Q
                         net (fo=1, routed)           1.342     9.206    crg_reset0
    SLICE_X62Y122        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.662    17.501    
                         clock uncertainty           -0.035    17.466    
    SLICE_X62Y122        FDCE (Setup_fdce_C_D)       -0.017    17.449    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.449    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.393ns (23.785%)  route 1.259ns (76.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.393     7.916 r  FDCE_3/Q
                         net (fo=1, routed)           1.259     9.176    crg_reset3
    SLICE_X62Y122        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.684    17.523    
                         clock uncertainty           -0.035    17.488    
    SLICE_X62Y122        FDCE (Setup_fdce_C_D)       -0.036    17.452    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.393ns (23.764%)  route 1.261ns (76.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.393     7.916 r  FDCE_2/Q
                         net (fo=1, routed)           1.261     9.177    crg_reset2
    SLICE_X62Y122        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.684    17.523    
                         clock uncertainty           -0.035    17.488    
    SLICE_X62Y122        FDCE (Setup_fdce_C_D)       -0.034    17.454    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.454    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.393ns (24.257%)  route 1.227ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.393     7.916 r  FDCE_4/Q
                         net (fo=1, routed)           1.227     9.143    crg_reset4
    SLICE_X63Y122        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.662    17.501    
                         clock uncertainty           -0.035    17.466    
    SLICE_X63Y122        FDCE (Setup_fdce_C_D)       -0.026    17.440    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.440    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.313ns (21.271%)  route 1.158ns (78.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.313     7.836 r  FDCE_5/Q
                         net (fo=1, routed)           1.158     8.995    crg_reset5
    SLICE_X63Y122        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.684    17.523    
                         clock uncertainty           -0.035    17.488    
    SLICE_X63Y122        FDCE (Setup_fdce_C_D)       -0.167    17.321    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.321    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.393ns (24.898%)  route 1.185ns (75.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 16.839 - 10.000 ) 
    Source Clock Delay      (SCD):    7.523ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.503     7.523    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.393     7.916 r  FDCE_1/Q
                         net (fo=1, routed)           1.185     9.102    crg_reset1
    SLICE_X62Y122        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.133    16.839    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.684    17.523    
                         clock uncertainty           -0.035    17.488    
    SLICE_X62Y122        FDCE (Setup_fdce_C_D)       -0.015    17.473    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.473    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  8.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.514%)  route 0.635ns (79.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.164     3.523 r  FDCE_1/Q
                         net (fo=1, routed)           0.635     4.159    crg_reset1
    SLICE_X62Y122        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.788     3.359    
    SLICE_X62Y122        FDCE (Hold_fdce_C_D)         0.089     3.448    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.563%)  route 0.674ns (80.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.164     3.523 r  FDCE_3/Q
                         net (fo=1, routed)           0.674     4.197    crg_reset3
    SLICE_X62Y122        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.788     3.359    
    SLICE_X62Y122        FDCE (Hold_fdce_C_D)         0.088     3.447    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.390%)  route 0.682ns (80.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.164     3.523 r  FDCE_2/Q
                         net (fo=1, routed)           0.682     4.205    crg_reset2
    SLICE_X62Y122        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.788     3.359    
    SLICE_X62Y122        FDCE (Hold_fdce_C_D)         0.089     3.448    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.164ns (19.267%)  route 0.687ns (80.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDCE (Prop_fdce_C_Q)         0.164     3.523 r  FDCE_4/Q
                         net (fo=1, routed)           0.687     4.210    crg_reset4
    SLICE_X63Y122        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.775     3.372    
    SLICE_X63Y122        FDCE (Hold_fdce_C_D)         0.075     3.447    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           4.210    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.261%)  route 0.726ns (83.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.141     3.500 r  FDCE/Q
                         net (fo=1, routed)           0.726     4.226    crg_reset0
    SLICE_X62Y122        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X62Y122        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.775     3.372    
    SLICE_X62Y122        FDCE (Hold_fdce_C_D)         0.089     3.461    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.443%)  route 0.650ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.128     3.487 r  FDCE_5/Q
                         net (fo=1, routed)           0.650     4.138    crg_reset5
    SLICE_X63Y122        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.788     3.359    
    SLICE_X63Y122        FDCE (Hold_fdce_C_D)         0.012     3.371    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.241%)  route 0.849ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.434     3.359    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.141     3.500 r  FDCE_6/Q
                         net (fo=1, routed)           0.849     4.349    crg_reset6
    SLICE_X63Y122        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.659     4.147    basesoc_crg_clkin
    SLICE_X63Y122        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.788     3.359    
    SLICE_X63Y122        FDCE (Hold_fdce_C_D)         0.070     3.429    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.920    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y122   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y122   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y122   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y122   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y122   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y122   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y122   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X63Y122   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y122   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y122   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y122   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X63Y122   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y122   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 2.788ns (38.717%)  route 4.413ns (61.283%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 17.128 - 8.000 ) 
    Source Clock Delay      (SCD):    9.699ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.273     9.699    sys_clk
    SLICE_X43Y133        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.341    10.040 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.332    10.371    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X45Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.880 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.128 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.605    11.734    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.234    11.968 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.968    storage_12_reg_0_i_65_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.252 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.252    storage_12_reg_0_i_52_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.344 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.344    storage_12_reg_0_i_46_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.518 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.204    12.721    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X49Y135        LUT6 (Prop_lut6_I2_O)        0.223    12.944 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.363    13.308    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.097    13.405 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.315    13.720    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X43Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.825 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.906    14.730    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X22Y141        LUT3 (Prop_lut3_I1_O)        0.244    14.974 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.285    16.259    storage_14_reg_0_3_42_47/ADDRA1
    SLICE_X6Y140         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237    16.496 r  storage_14_reg_0_3_42_47/RAMA/O
                         net (fo=1, routed)           0.404    16.900    storage_14_dat10[42]
    SLICE_X7Y140         FDRE                                         r  storage_14_dat1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.320    17.128    sys_clk
    SLICE_X7Y140         FDRE                                         r  storage_14_dat1_reg[42]/C
                         clock pessimism              0.679    17.807    
                         clock uncertainty           -0.071    17.735    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.204    17.531    storage_14_dat1_reg[42]
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -16.900    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 2.786ns (38.633%)  route 4.425ns (61.367%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 17.128 - 8.000 ) 
    Source Clock Delay      (SCD):    9.699ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.273     9.699    sys_clk
    SLICE_X43Y133        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.341    10.040 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.332    10.371    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X45Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.880 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.128 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.605    11.734    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.234    11.968 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.968    storage_12_reg_0_i_65_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.252 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.252    storage_12_reg_0_i_52_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.344 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.344    storage_12_reg_0_i_46_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.518 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.204    12.721    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X49Y135        LUT6 (Prop_lut6_I2_O)        0.223    12.944 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.363    13.308    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.097    13.405 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.315    13.720    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X43Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.825 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.906    14.730    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X22Y141        LUT3 (Prop_lut3_I1_O)        0.244    14.974 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.282    16.256    storage_14_reg_0_3_42_47/ADDRB1
    SLICE_X6Y140         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.235    16.491 r  storage_14_reg_0_3_42_47/RAMB/O
                         net (fo=1, routed)           0.419    16.910    storage_14_dat10[44]
    SLICE_X7Y140         FDRE                                         r  storage_14_dat1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.320    17.128    sys_clk
    SLICE_X7Y140         FDRE                                         r  storage_14_dat1_reg[44]/C
                         clock pessimism              0.679    17.807    
                         clock uncertainty           -0.071    17.735    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.187    17.548    storage_14_dat1_reg[44]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 2.785ns (38.041%)  route 4.536ns (61.959%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 17.129 - 8.000 ) 
    Source Clock Delay      (SCD):    9.699ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.273     9.699    sys_clk
    SLICE_X43Y133        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.341    10.040 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.332    10.371    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X45Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.880 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.128 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.605    11.734    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.234    11.968 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.968    storage_12_reg_0_i_65_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.252 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.252    storage_12_reg_0_i_52_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.344 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.344    storage_12_reg_0_i_46_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.518 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.204    12.721    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X49Y135        LUT6 (Prop_lut6_I2_O)        0.223    12.944 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.363    13.308    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.097    13.405 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.315    13.720    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X43Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.825 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.906    14.730    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X22Y141        LUT3 (Prop_lut3_I1_O)        0.244    14.974 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.404    16.378    storage_14_reg_0_3_12_17/ADDRA1
    SLICE_X2Y140         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.234    16.612 r  storage_14_reg_0_3_12_17/RAMA_D1/O
                         net (fo=1, routed)           0.408    17.020    storage_14_dat10[13]
    SLICE_X3Y140         FDRE                                         r  storage_14_dat1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.321    17.129    sys_clk
    SLICE_X3Y140         FDRE                                         r  storage_14_dat1_reg[13]/C
                         clock pessimism              0.679    17.808    
                         clock uncertainty           -0.071    17.736    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)       -0.049    17.687    storage_14_dat1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.687    
                         arrival time                         -17.020    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.786ns (39.070%)  route 4.345ns (60.930%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 17.129 - 8.000 ) 
    Source Clock Delay      (SCD):    9.699ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.273     9.699    sys_clk
    SLICE_X43Y133        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.341    10.040 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.332    10.371    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X45Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.880 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.128 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.605    11.734    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.234    11.968 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.968    storage_12_reg_0_i_65_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.252 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.252    storage_12_reg_0_i_52_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.344 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.344    storage_12_reg_0_i_46_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.518 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.204    12.721    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X49Y135        LUT6 (Prop_lut6_I2_O)        0.223    12.944 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.363    13.308    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.097    13.405 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.315    13.720    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X43Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.825 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.906    14.730    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X22Y141        LUT3 (Prop_lut3_I1_O)        0.244    14.974 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.401    16.375    storage_14_reg_0_3_12_17/ADDRB1
    SLICE_X2Y140         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.235    16.610 r  storage_14_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.219    16.829    storage_14_dat10[14]
    SLICE_X1Y140         FDRE                                         r  storage_14_dat1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.321    17.129    sys_clk
    SLICE_X1Y140         FDRE                                         r  storage_14_dat1_reg[14]/C
                         clock pessimism              0.679    17.808    
                         clock uncertainty           -0.071    17.736    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)       -0.171    17.565    storage_14_dat1_reg[14]
  -------------------------------------------------------------------
                         required time                         17.565    
                         arrival time                         -16.829    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.788ns (39.061%)  route 4.350ns (60.939%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 17.129 - 8.000 ) 
    Source Clock Delay      (SCD):    9.699ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.273     9.699    sys_clk
    SLICE_X43Y133        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.341    10.040 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.332    10.371    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X45Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.880 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.128 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.605    11.734    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.234    11.968 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.968    storage_12_reg_0_i_65_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.252 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.252    storage_12_reg_0_i_52_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.344 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.344    storage_12_reg_0_i_46_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.518 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.204    12.721    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X49Y135        LUT6 (Prop_lut6_I2_O)        0.223    12.944 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.363    13.308    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.097    13.405 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.315    13.720    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X43Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.825 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.906    14.730    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X22Y141        LUT3 (Prop_lut3_I1_O)        0.244    14.974 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.404    16.378    storage_14_reg_0_3_12_17/ADDRA1
    SLICE_X2Y140         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237    16.615 r  storage_14_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.221    16.836    storage_14_dat10[12]
    SLICE_X0Y140         FDRE                                         r  storage_14_dat1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.321    17.129    sys_clk
    SLICE_X0Y140         FDRE                                         r  storage_14_dat1_reg[12]/C
                         clock pessimism              0.679    17.808    
                         clock uncertainty           -0.071    17.736    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)       -0.155    17.581    storage_14_dat1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.581    
                         arrival time                         -16.836    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_last_rx_timestamp_status_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.528ns (7.996%)  route 6.075ns (92.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.974ns = ( 16.974 - 8.000 ) 
    Source Clock Delay      (SCD):    9.731ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.305     9.731    sys_clk
    SLICE_X38Y175        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y175        FDPE (Prop_fdpe_C_Q)         0.313    10.044 r  FDPE_1/Q
                         net (fo=2311, routed)        3.904    13.948    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X77Y133        LUT5 (Prop_lut5_I0_O)        0.215    14.163 r  basesoc_last_rx_timestamp_status[63]_i_1/O
                         net (fo=64, routed)          2.171    16.334    basesoc_last_rx_timestamp_status[63]_i_1_n_0
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.166    16.974    sys_clk
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[16]/C
                         clock pessimism              0.618    17.592    
                         clock uncertainty           -0.071    17.521    
    SLICE_X92Y118        FDRE (Setup_fdre_C_R)       -0.373    17.148    basesoc_last_rx_timestamp_status_reg[16]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.334    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_last_rx_timestamp_status_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.528ns (7.996%)  route 6.075ns (92.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.974ns = ( 16.974 - 8.000 ) 
    Source Clock Delay      (SCD):    9.731ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.305     9.731    sys_clk
    SLICE_X38Y175        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y175        FDPE (Prop_fdpe_C_Q)         0.313    10.044 r  FDPE_1/Q
                         net (fo=2311, routed)        3.904    13.948    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X77Y133        LUT5 (Prop_lut5_I0_O)        0.215    14.163 r  basesoc_last_rx_timestamp_status[63]_i_1/O
                         net (fo=64, routed)          2.171    16.334    basesoc_last_rx_timestamp_status[63]_i_1_n_0
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.166    16.974    sys_clk
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[37]/C
                         clock pessimism              0.618    17.592    
                         clock uncertainty           -0.071    17.521    
    SLICE_X92Y118        FDRE (Setup_fdre_C_R)       -0.373    17.148    basesoc_last_rx_timestamp_status_reg[37]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.334    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_last_rx_timestamp_status_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.528ns (7.996%)  route 6.075ns (92.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.974ns = ( 16.974 - 8.000 ) 
    Source Clock Delay      (SCD):    9.731ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.305     9.731    sys_clk
    SLICE_X38Y175        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y175        FDPE (Prop_fdpe_C_Q)         0.313    10.044 r  FDPE_1/Q
                         net (fo=2311, routed)        3.904    13.948    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X77Y133        LUT5 (Prop_lut5_I0_O)        0.215    14.163 r  basesoc_last_rx_timestamp_status[63]_i_1/O
                         net (fo=64, routed)          2.171    16.334    basesoc_last_rx_timestamp_status[63]_i_1_n_0
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.166    16.974    sys_clk
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[48]/C
                         clock pessimism              0.618    17.592    
                         clock uncertainty           -0.071    17.521    
    SLICE_X92Y118        FDRE (Setup_fdre_C_R)       -0.373    17.148    basesoc_last_rx_timestamp_status_reg[48]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.334    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_last_rx_timestamp_status_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.528ns (7.996%)  route 6.075ns (92.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.974ns = ( 16.974 - 8.000 ) 
    Source Clock Delay      (SCD):    9.731ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.305     9.731    sys_clk
    SLICE_X38Y175        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y175        FDPE (Prop_fdpe_C_Q)         0.313    10.044 r  FDPE_1/Q
                         net (fo=2311, routed)        3.904    13.948    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X77Y133        LUT5 (Prop_lut5_I0_O)        0.215    14.163 r  basesoc_last_rx_timestamp_status[63]_i_1/O
                         net (fo=64, routed)          2.171    16.334    basesoc_last_rx_timestamp_status[63]_i_1_n_0
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.166    16.974    sys_clk
    SLICE_X92Y118        FDRE                                         r  basesoc_last_rx_timestamp_status_reg[5]/C
                         clock pessimism              0.618    17.592    
                         clock uncertainty           -0.071    17.521    
    SLICE_X92Y118        FDRE (Setup_fdre_C_R)       -0.373    17.148    basesoc_last_rx_timestamp_status_reg[5]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.334    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 2.788ns (40.114%)  route 4.162ns (59.886%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.062ns = ( 17.062 - 8.000 ) 
    Source Clock Delay      (SCD):    9.699ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.405     6.425    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.494 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.350    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.426 r  BUFG/O
                         net (fo=7157, routed)        1.273     9.699    sys_clk
    SLICE_X43Y133        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.341    10.040 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.332    10.371    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X45Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.880 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.880    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.128 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.605    11.734    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.234    11.968 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.968    storage_12_reg_0_i_65_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.252 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.252    storage_12_reg_0_i_52_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.344 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.344    storage_12_reg_0_i_46_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.518 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.204    12.721    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X49Y135        LUT6 (Prop_lut6_I2_O)        0.223    12.944 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.363    13.308    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.097    13.405 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.315    13.720    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X43Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.825 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.906    14.730    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X22Y141        LUT3 (Prop_lut3_I1_O)        0.244    14.974 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.034    16.008    storage_14_reg_0_3_48_53/ADDRA1
    SLICE_X22Y136        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237    16.245 r  storage_14_reg_0_3_48_53/RAMA/O
                         net (fo=1, routed)           0.404    16.649    storage_14_dat10[48]
    SLICE_X23Y136        FDRE                                         r  storage_14_dat1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.198    13.903    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.968 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.736    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.808 r  BUFG/O
                         net (fo=7157, routed)        1.254    17.062    sys_clk
    SLICE_X23Y136        FDRE                                         r  storage_14_dat1_reg[48]/C
                         clock pessimism              0.679    17.741    
                         clock uncertainty           -0.071    17.669    
    SLICE_X23Y136        FDRE (Setup_fdre_C_D)       -0.204    17.465    storage_14_dat1_reg[48]
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                         -16.649    
  -------------------------------------------------------------------
                         slack                                  0.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_33_35/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.093%)  route 0.125ns (46.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y153        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[5]/Q
                         net (fo=622, routed)         0.125     4.486    storage_9_reg_192_255_33_35/ADDRD5
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_192_255_33_35/WCLK
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMA/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y153        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     4.429    storage_9_reg_192_255_33_35/RAMA
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_33_35/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.093%)  route 0.125ns (46.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y153        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[5]/Q
                         net (fo=622, routed)         0.125     4.486    storage_9_reg_192_255_33_35/ADDRD5
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_192_255_33_35/WCLK
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMB/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y153        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     4.429    storage_9_reg_192_255_33_35/RAMB
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_33_35/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.093%)  route 0.125ns (46.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y153        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[5]/Q
                         net (fo=622, routed)         0.125     4.486    storage_9_reg_192_255_33_35/ADDRD5
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_192_255_33_35/WCLK
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMC/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y153        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     4.429    storage_9_reg_192_255_33_35/RAMC
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_33_35/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.093%)  route 0.125ns (46.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y153        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[5]/Q
                         net (fo=622, routed)         0.125     4.486    storage_9_reg_192_255_33_35/ADDRD5
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_192_255_33_35/WCLK
    SLICE_X36Y153        RAMD64E                                      r  storage_9_reg_192_255_33_35/RAMD/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y153        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     4.429    storage_9_reg_192_255_33_35/RAMD
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 litepcieendpoint_syncfifo0_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_18_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.418%)  route 0.393ns (70.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    4.195ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.586     4.195    sys_clk
    SLICE_X104Y152       FDRE                                         r  litepcieendpoint_syncfifo0_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_fdre_C_Q)         0.164     4.359 r  litepcieendpoint_syncfifo0_produce_reg[5]/Q
                         net (fo=4, routed)           0.393     4.752    litepcieendpoint_syncfifo0_produce_reg[5]
    RAMB36_X6Y29         RAMB36E1                                     r  storage_18_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.894     5.265    sys_clk
    RAMB36_X6Y29         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.763     4.502    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     4.685    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 litepcieendpoint_syncfifo7_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_25_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.808%)  route 0.427ns (75.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.252ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.567     4.176    sys_clk
    SLICE_X87Y140        FDRE                                         r  litepcieendpoint_syncfifo7_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     4.317 r  litepcieendpoint_syncfifo7_produce_reg[0]/Q
                         net (fo=9, routed)           0.427     4.744    litepcieendpoint_syncfifo7_produce_reg[0]
    RAMB36_X4Y28         RAMB36E1                                     r  storage_25_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.881     5.252    sys_clk
    RAMB36_X4Y28         RAMB36E1                                     r  storage_25_reg_0/CLKBWRCLK
                         clock pessimism             -0.768     4.484    
    RAMB36_X4Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     4.667    storage_25_reg_0
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           4.744    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 litepcieendpoint_syncfifo2_level0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            litepcieendpoint_syncfifo2_level0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.299ns (61.302%)  route 0.189ns (38.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.583     4.192    sys_clk
    SLICE_X103Y150       FDRE                                         r  litepcieendpoint_syncfifo2_level0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y150       FDRE (Prop_fdre_C_Q)         0.141     4.333 r  litepcieendpoint_syncfifo2_level0_reg[0]/Q
                         net (fo=5, routed)           0.189     4.521    litepcieendpoint_syncfifo2_level0_reg[0]
    SLICE_X102Y149       CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     4.679 r  litepcieendpoint_syncfifo2_level0_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.679    litepcieendpoint_syncfifo2_level0_reg[4]_i_1_n_7
    SLICE_X102Y149       FDRE                                         r  litepcieendpoint_syncfifo2_level0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.859     5.230    sys_clk
    SLICE_X102Y149       FDRE                                         r  litepcieendpoint_syncfifo2_level0_reg[1]/C
                         clock pessimism             -0.763     4.468    
    SLICE_X102Y149       FDRE (Hold_fdre_C_D)         0.134     4.602    litepcieendpoint_syncfifo2_level0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.602    
                         arrival time                           4.679    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_64_127_42_44/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.884%)  route 0.288ns (67.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y154        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[0]/Q
                         net (fo=627, routed)         0.288     4.649    storage_9_reg_64_127_42_44/ADDRD0
    SLICE_X36Y155        RAMD64E                                      r  storage_9_reg_64_127_42_44/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_64_127_42_44/WCLK
    SLICE_X36Y155        RAMD64E                                      r  storage_9_reg_64_127_42_44/RAMA/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y155        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     4.569    storage_9_reg_64_127_42_44/RAMA
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_64_127_42_44/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.884%)  route 0.288ns (67.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y154        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[0]/Q
                         net (fo=627, routed)         0.288     4.649    storage_9_reg_64_127_42_44/ADDRD0
    SLICE_X36Y155        RAMD64E                                      r  storage_9_reg_64_127_42_44/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_64_127_42_44/WCLK
    SLICE_X36Y155        RAMD64E                                      r  storage_9_reg_64_127_42_44/RAMB/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y155        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     4.569    storage_9_reg_64_127_42_44/RAMB
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_64_127_42_44/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.884%)  route 0.288ns (67.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.803     2.727    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.777 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.583    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.609 r  BUFG/O
                         net (fo=7157, routed)        0.612     4.221    sys_clk
    SLICE_X38Y154        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y154        FDRE (Prop_fdre_C_Q)         0.141     4.362 r  basesoc_basesoc_reader_table_table_produce_reg[0]/Q
                         net (fo=627, routed)         0.288     4.649    storage_9_reg_64_127_42_44/ADDRD0
    SLICE_X36Y155        RAMD64E                                      r  storage_9_reg_64_127_42_44/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y196        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           0.927     3.414    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.467 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.343    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.372 r  BUFG/O
                         net (fo=7157, routed)        0.884     5.255    storage_9_reg_64_127_42_44/WCLK
    SLICE_X36Y155        RAMD64E                                      r  storage_9_reg_64_127_42_44/RAMC/CLK
                         clock pessimism             -0.997     4.259    
    SLICE_X36Y155        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     4.569    storage_9_reg_64_127_42_44/RAMC
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y26    storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X6Y25    storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X6Y23    storage_10_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y25    storage_10_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y24    storage_11_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X6Y24    storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y23    storage_12_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y23    storage_12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X6Y31    storage_18_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X80Y152   storage_16_reg_0_7_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408     BUFGCTRL_X0Y28  BUFGMUX/I1
Min Period  n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y29  BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.554ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.556ns (27.959%)  route 1.433ns (72.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 17.234 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDRE (Prop_fdre_C_Q)         0.459     1.424 f  basesoc_dna_count_reg[3]/Q
                         net (fo=5, routed)           0.645     2.069    basesoc_dna_count_reg[3]
    SLICE_X23Y152        LUT6 (Prop_lut6_I1_O)        0.097     2.166 r  DNA_PORT_i_1/O
                         net (fo=1, routed)           0.788     2.953    READ0
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.234    17.234    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.000    17.234    
                         clock uncertainty           -0.071    17.163    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.655    13.508    DNA_PORT
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                 10.554    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 DNA_PORT/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 2.260ns (75.822%)  route 0.721ns (24.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 16.937 - 16.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.467     1.467    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      2.260     3.727 r  DNA_PORT/DOUT
                         net (fo=1, routed)           0.721     4.447    basesoc_dna_dout
    SLICE_X38Y138        FDRE                                         r  basesoc_dna_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.937    16.937    dna_clk
    SLICE_X38Y138        FDRE                                         r  basesoc_dna_status_reg[0]/C
                         clock pessimism              0.143    17.080    
                         clock uncertainty           -0.071    17.009    
    SLICE_X38Y138        FDRE (Setup_fdre_C_D)        0.055    17.064    basesoc_dna_status_reg[0]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[12]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[12]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[13]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[13]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[14]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[14]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[43]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[43]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[44]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[44]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[45]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[45]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[46]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[46]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    

Slack (MET) :             13.190ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.678ns (20.010%)  route 2.710ns (79.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.965     0.965    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.479     1.444 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.512     1.956    basesoc_dna_count_reg[2]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.199     2.155 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.198     4.353    basesoc_dna_status[56]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X38Y168        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    SLICE_X70Y123        FDRE                                         r  basesoc_dna_status_reg[47]/C
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.568    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.025    17.543    basesoc_dna_status_reg[47]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                 13.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.262ns (46.446%)  route 0.302ns (53.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.580     0.580    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.218     0.798 r  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.302     1.100    basesoc_dna_count_reg[0]
    SLICE_X22Y152        LUT3 (Prop_lut3_I0_O)        0.044     1.144 r  basesoc_dna_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.144    p_0_in__15[2]
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.656     0.656    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[2]/C
                         clock pessimism             -0.076     0.580    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.199     0.779    basesoc_dna_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.240ns (45.352%)  route 0.289ns (54.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.580     0.580    dna_clk
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDRE (Prop_fdre_C_Q)         0.195     0.775 r  basesoc_dna_count_reg[3]/Q
                         net (fo=5, routed)           0.289     1.064    basesoc_dna_count_reg[3]
    SLICE_X23Y152        LUT6 (Prop_lut6_I0_O)        0.045     1.109 r  basesoc_dna_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.109    p_0_in__15[5]
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.656     0.656    dna_clk
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[5]/C
                         clock pessimism             -0.076     0.580    
    SLICE_X23Y152        FDRE (Hold_fdre_C_D)         0.160     0.740    basesoc_dna_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.263ns (46.956%)  route 0.297ns (53.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.580     0.580    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.218     0.798 f  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.297     1.095    basesoc_dna_count_reg[0]
    SLICE_X22Y152        LUT1 (Prop_lut1_I0_O)        0.045     1.140 r  basesoc_dna_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.140    p_0_in__15[0]
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.656     0.656    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[0]/C
                         clock pessimism             -0.076     0.580    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.189     0.769    basesoc_dna_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.263ns (46.541%)  route 0.302ns (53.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.580     0.580    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.218     0.798 r  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.302     1.100    basesoc_dna_count_reg[0]
    SLICE_X22Y152        LUT2 (Prop_lut2_I0_O)        0.045     1.145 r  basesoc_dna_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.145    p_0_in__15[1]
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.656     0.656    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[1]/C
                         clock pessimism             -0.076     0.580    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.188     0.768    basesoc_dna_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.278ns (47.561%)  route 0.307ns (52.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.580     0.580    dna_clk
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDRE (Prop_fdre_C_Q)         0.182     0.762 r  basesoc_dna_count_reg[4]/Q
                         net (fo=4, routed)           0.307     1.068    basesoc_dna_count_reg[4]
    SLICE_X23Y152        LUT5 (Prop_lut5_I4_O)        0.096     1.164 r  basesoc_dna_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.164    p_0_in__15[4]
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.656     0.656    dna_clk
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[4]/C
                         clock pessimism             -0.076     0.580    
    SLICE_X23Y152        FDRE (Hold_fdre_C_D)         0.175     0.755    basesoc_dna_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.202ns (43.954%)  route 0.258ns (56.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.906     0.906    dna_clk
    SLICE_X70Y131        FDRE                                         r  basesoc_dna_status_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.202     1.108 r  basesoc_dna_status_reg[26]/Q
                         net (fo=2, routed)           0.258     1.366    basesoc_dna_status[26]
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.975     0.975    dna_clk
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[27]/C
                         clock pessimism             -0.100     0.875    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.062     0.937    basesoc_dna_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.263ns (42.193%)  route 0.360ns (57.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.580     0.580    dna_clk
    SLICE_X22Y152        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.218     0.798 r  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.360     1.158    basesoc_dna_count_reg[0]
    SLICE_X23Y152        LUT4 (Prop_lut4_I1_O)        0.045     1.203 r  basesoc_dna_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.203    p_0_in__15[3]
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.656     0.656    dna_clk
    SLICE_X23Y152        FDRE                                         r  basesoc_dna_count_reg[3]/C
                         clock pessimism             -0.063     0.593    
    SLICE_X23Y152        FDRE (Hold_fdre_C_D)         0.159     0.752    basesoc_dna_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.182ns (33.440%)  route 0.362ns (66.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.846     0.846    dna_clk
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.182     1.028 r  basesoc_dna_status_reg[31]/Q
                         net (fo=2, routed)           0.362     1.390    basesoc_dna_status[31]
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.975     0.975    dna_clk
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[32]/C
                         clock pessimism             -0.129     0.846    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.091     0.937    basesoc_dna_status_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.195ns (23.707%)  route 0.628ns (76.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.846     0.846    dna_clk
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.195     1.041 r  basesoc_dna_status_reg[1]/Q
                         net (fo=2, routed)           0.628     1.668    basesoc_dna_status[1]
    SLICE_X68Y128        FDRE                                         r  basesoc_dna_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.162     1.162    dna_clk
    SLICE_X68Y128        FDRE                                         r  basesoc_dna_status_reg[2]/C
                         clock pessimism             -0.100     1.062    
    SLICE_X68Y128        FDRE (Hold_fdre_C_D)         0.144     1.206    basesoc_dna_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.195ns (20.736%)  route 0.745ns (79.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.614     0.614    dna_clk
    SLICE_X38Y138        FDRE                                         r  basesoc_dna_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_fdre_C_Q)         0.195     0.809 r  basesoc_dna_status_reg[0]/Q
                         net (fo=2, routed)           0.745     1.555    basesoc_dna_status[0]
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X38Y168        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.975     0.975    dna_clk
    SLICE_X69Y131        FDRE                                         r  basesoc_dna_status_reg[1]/C
                         clock pessimism              0.000     0.975    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.114     1.089    basesoc_dna_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000      DNA_PORT_X0Y0  DNA_PORT/CLK
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X22Y152  basesoc_dna_count_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X22Y152  basesoc_dna_count_reg[1]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X22Y152  basesoc_dna_count_reg[2]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X23Y152  basesoc_dna_count_reg[3]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X23Y152  basesoc_dna_count_reg[4]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X23Y152  basesoc_dna_count_reg[5]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X38Y138  basesoc_dna_status_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X68Y122  basesoc_dna_status_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X68Y122  basesoc_dna_status_reg[11]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[4]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[0]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[1]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[1]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[2]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y152  basesoc_dna_count_reg[2]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[3]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[3]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[4]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y152  basesoc_dna_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      121.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.621ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.535ns (25.763%)  route 1.542ns (74.237%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.341     1.174 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=79, routed)          0.761     1.935    icap_resetinserter_state[0]
    SLICE_X38Y130        LUT2 (Prop_lut2_I0_O)        0.097     2.032 r  ICAPE2_i_36/O
                         net (fo=2, routed)           0.335     2.367    ICAPE2_i_36_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.097     2.464 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.446     2.909    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.285   124.530    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.530    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                121.621    

Slack (MET) :             122.083ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.871ns (23.441%)  route 2.845ns (76.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.313     1.146 f  basesoc_icap_count_reg[1]/Q
                         net (fo=15, routed)          0.899     2.045    basesoc_icap_count[1]
    SLICE_X40Y130        LUT4 (Prop_lut4_I0_O)        0.211     2.256 r  ICAPE2_i_37/O
                         net (fo=27, routed)          1.106     3.362    ICAPE2_i_37_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.113     3.475 f  ICAPE2_i_46/O
                         net (fo=1, routed)           0.327     3.802    ICAPE2_i_46_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.234     4.036 r  ICAPE2_i_26/O
                         net (fo=1, routed)           0.513     4.549    basesoc_icap__i[15]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[8])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                122.083    

Slack (MET) :             122.131ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.632ns (17.231%)  route 3.036ns (82.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.341     1.174 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=79, routed)          1.561     2.735    icap_resetinserter_state[0]
    SLICE_X42Y130        LUT3 (Prop_lut3_I2_O)        0.097     2.832 f  ICAPE2_i_47/O
                         net (fo=2, routed)           0.631     3.463    ICAPE2_i_47_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I5_O)        0.097     3.560 r  ICAPE2_i_40/O
                         net (fo=1, routed)           0.397     3.957    ICAPE2_i_40_n_0
    SLICE_X38Y129        LUT6 (Prop_lut6_I3_O)        0.097     4.054 r  ICAPE2_i_8/O
                         net (fo=1, routed)           0.446     4.501    basesoc_icap__i[29]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[26])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                122.131    

Slack (MET) :             122.143ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[22]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.632ns (17.291%)  route 3.023ns (82.709%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.341     1.174 f  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=79, routed)          1.561     2.735    icap_resetinserter_state[0]
    SLICE_X42Y130        LUT3 (Prop_lut3_I2_O)        0.097     2.832 r  ICAPE2_i_47/O
                         net (fo=2, routed)           0.440     3.272    ICAPE2_i_47_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I0_O)        0.097     3.369 r  ICAPE2_i_43/O
                         net (fo=1, routed)           0.458     3.827    ICAPE2_i_43_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I4_O)        0.097     3.924 r  ICAPE2_i_12/O
                         net (fo=1, routed)           0.564     4.488    basesoc_icap__i[17]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[22]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[22])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                122.143    

Slack (MET) :             122.187ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[15]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.621ns (17.197%)  route 2.990ns (82.803%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.313     1.146 f  basesoc_icap_count_reg[1]/Q
                         net (fo=15, routed)          0.899     2.045    basesoc_icap_count[1]
    SLICE_X40Y130        LUT4 (Prop_lut4_I0_O)        0.211     2.256 r  ICAPE2_i_37/O
                         net (fo=27, routed)          1.544     3.800    ICAPE2_i_37_n_0
    SLICE_X39Y130        LUT5 (Prop_lut5_I4_O)        0.097     3.897 r  ICAPE2_i_19/O
                         net (fo=1, routed)           0.547     4.444    basesoc_icap__i[8]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[15]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[15])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                122.187    

Slack (MET) :             122.317ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[31]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.621ns (17.837%)  route 2.860ns (82.163%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.313     1.146 f  basesoc_icap_count_reg[1]/Q
                         net (fo=15, routed)          0.899     2.045    basesoc_icap_count[1]
    SLICE_X40Y130        LUT4 (Prop_lut4_I0_O)        0.211     2.256 r  ICAPE2_i_37/O
                         net (fo=27, routed)          1.426     3.682    ICAPE2_i_37_n_0
    SLICE_X38Y129        LUT5 (Prop_lut5_I2_O)        0.097     3.779 r  ICAPE2_i_3/O
                         net (fo=1, routed)           0.536     4.314    basesoc_icap__i[24]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[31]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[31])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                122.317    

Slack (MET) :             122.371ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[11]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.621ns (18.119%)  route 2.806ns (81.881%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.313     1.146 f  basesoc_icap_count_reg[1]/Q
                         net (fo=15, routed)          0.899     2.045    basesoc_icap_count[1]
    SLICE_X40Y130        LUT4 (Prop_lut4_I0_O)        0.211     2.256 r  ICAPE2_i_37/O
                         net (fo=27, routed)          1.359     3.615    ICAPE2_i_37_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I4_O)        0.097     3.712 r  ICAPE2_i_23/O
                         net (fo=1, routed)           0.548     4.260    basesoc_icap__i[12]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[11]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[11])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                122.371    

Slack (MET) :             122.386ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[25]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.637ns (19.476%)  route 2.634ns (80.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.313     1.146 f  basesoc_icap_count_reg[1]/Q
                         net (fo=15, routed)          0.899     2.045    basesoc_icap_count[1]
    SLICE_X40Y130        LUT4 (Prop_lut4_I0_O)        0.211     2.256 r  ICAPE2_i_37/O
                         net (fo=27, routed)          1.363     3.619    ICAPE2_i_37_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I3_O)        0.113     3.732 r  ICAPE2_i_9/O
                         net (fo=1, routed)           0.372     4.104    basesoc_icap__i[30]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[25]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[25])
                                                     -2.326   126.489    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.489    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                122.386    

Slack (MET) :             122.487ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[2]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.621ns (18.754%)  route 2.690ns (81.246%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 128.886 - 128.000 ) 
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.833     0.833    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.313     1.146 f  basesoc_icap_count_reg[1]/Q
                         net (fo=15, routed)          0.899     2.045    basesoc_icap_count[1]
    SLICE_X40Y130        LUT4 (Prop_lut4_I0_O)        0.211     2.256 r  ICAPE2_i_37/O
                         net (fo=27, routed)          1.358     3.614    ICAPE2_i_37_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I4_O)        0.097     3.711 r  ICAPE2_i_32/O
                         net (fo=1, routed)           0.434     4.144    basesoc_icap__i[5]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[2]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.886   128.886    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.886    
                         clock uncertainty           -0.071   128.815    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[2])
                                                     -2.184   126.631    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.631    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                122.487    

Slack (MET) :             122.654ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 4.160ns (85.620%)  route 0.699ns (14.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.616ns = ( 128.616 - 128.000 ) 
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.006     1.006    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[25])
                                                      4.160     5.166 r  ICAPE2/O[25]
                         net (fo=1, routed)           0.699     5.865    basesoc_icap_o_icap[25]
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X22Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.616   128.616    icap_clk
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[30]/C
                         clock pessimism              0.000   128.616    
                         clock uncertainty           -0.071   128.545    
    SLICE_X37Y130        FDRE (Setup_fdre_C_D)       -0.026   128.519    basesoc_icap_read_data_reg[30]
  -------------------------------------------------------------------
                         required time                        128.519    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                122.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.380%)  route 0.286ns (60.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.439     0.439    icap_clk
    SLICE_X38Y127        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.580 r  basesoc_icap_count_reg[3]/Q
                         net (fo=14, routed)          0.286     0.866    basesoc_icap_count[3]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  basesoc_icap_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.911    basesoc_icap_count_icap_next_value0[2]
    SLICE_X38Y127        FDRE                                         r  basesoc_icap_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481     0.481    icap_clk
    SLICE_X38Y127        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism             -0.042     0.439    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.092     0.531    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.699%)  route 0.321ns (63.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.611ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=79, routed)          0.321     1.021    icap_resetinserter_state[2]
    SLICE_X39Y128        LUT6 (Prop_lut6_I3_O)        0.045     1.066 r  FSM_sequential_icap_resetinserter_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.066    FSM_sequential_icap_resetinserter_state[0]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.611     0.611    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
                         clock pessimism             -0.052     0.559    
    SLICE_X39Y128        FDRE (Hold_fdre_C_D)         0.092     0.651    FSM_sequential_icap_resetinserter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.832%)  route 0.248ns (57.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.611ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=79, routed)          0.185     0.885    icap_resetinserter_state[2]
    SLICE_X38Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.930 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.063     0.993    basesoc_icap_count_icap_next_value_ce0
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.611     0.611    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[0]/C
                         clock pessimism             -0.039     0.572    
    SLICE_X38Y128        FDRE (Hold_fdre_C_CE)       -0.039     0.533    basesoc_icap_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.832%)  route 0.248ns (57.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.611ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=79, routed)          0.185     0.885    icap_resetinserter_state[2]
    SLICE_X38Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.930 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.063     0.993    basesoc_icap_count_icap_next_value_ce0
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.611     0.611    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism             -0.039     0.572    
    SLICE_X38Y128        FDRE (Hold_fdre_C_CE)       -0.039     0.533    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[18]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.170%)  route 0.452ns (70.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=79, routed)          0.204     0.904    icap_resetinserter_state[2]
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.949 r  ICAPE2_i_16/O
                         net (fo=1, routed)           0.248     1.197    basesoc_icap__i[21]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[18]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.711     0.711    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.711    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[18])
                                                      0.000     0.711    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.285%)  route 0.327ns (63.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=79, routed)          0.327     1.026    icap_resetinserter_state[2]
    SLICE_X38Y127        LUT6 (Prop_lut6_I3_O)        0.045     1.071 r  basesoc_icap_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.071    basesoc_icap_count_icap_next_value0[3]
    SLICE_X38Y127        FDRE                                         r  basesoc_icap_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481     0.481    icap_clk
    SLICE_X38Y127        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism              0.000     0.481    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.091     0.572    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[28]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.634%)  route 0.487ns (72.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=80, routed)          0.190     0.889    icap_resetinserter_state[1]
    SLICE_X38Y129        LUT6 (Prop_lut6_I4_O)        0.045     0.934 r  ICAPE2_i_6/O
                         net (fo=1, routed)           0.298     1.232    basesoc_icap__i[27]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[28]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.711     0.711    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.711    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[28])
                                                      0.000     0.711    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.278%)  route 0.496ns (72.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=80, routed)          0.246     0.945    icap_resetinserter_state[1]
    SLICE_X38Y129        LUT6 (Prop_lut6_I2_O)        0.045     0.990 r  ICAPE2_i_8/O
                         net (fo=1, routed)           0.250     1.241    basesoc_icap__i[29]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.711     0.711    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.711    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[26])
                                                      0.000     0.711    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[19]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.915%)  route 0.505ns (73.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=79, routed)          0.205     0.905    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT5 (Prop_lut5_I3_O)        0.045     0.950 r  ICAPE2_i_15/O
                         net (fo=1, routed)           0.300     1.250    basesoc_icap__i[20]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[19]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.711     0.711    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.711    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[19])
                                                      0.000     0.711    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[6]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.698%)  route 0.511ns (73.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.559     0.559    icap_clk
    SLICE_X39Y128        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=79, routed)          0.290     0.990    icap_resetinserter_state[2]
    SLICE_X37Y131        LUT5 (Prop_lut5_I0_O)        0.045     1.035 r  ICAPE2_i_28/O
                         net (fo=1, routed)           0.221     1.256    basesoc_icap__i[1]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[6]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.711     0.711    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.711    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[6])
                                                      0.000     0.711    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.544    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000    ICAP_X0Y1      ICAPE2/CLK
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y128  basesoc_icap_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y128  basesoc_icap_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y127  basesoc_icap_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y127  basesoc_icap_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X37Y130  basesoc_icap_read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y129  basesoc_icap_read_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y128  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y128  basesoc_icap_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.501ns  (logic 0.341ns (22.720%)  route 1.160ns (77.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.095     2.095    jtag_clk
    SLICE_X97Y142        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDPE (Prop_fdpe_C_Q)         0.341     2.436 r  FDPE_12/Q
                         net (fo=1, routed)           1.160     3.596    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X97Y142        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.779     3.779    jtag_clk
    SLICE_X97Y142        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.316     4.095    
                         clock uncertainty           -0.035     4.060    
    SLICE_X97Y142        FDPE (Setup_fdpe_C_D)       -0.026     4.034    FDPE_13
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.440ns  (logic 0.341ns (23.686%)  route 1.099ns (76.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.852     1.852    jtag_clk
    SLICE_X91Y141        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y141        FDPE (Prop_fdpe_C_Q)         0.341     2.193 r  FDPE_6/Q
                         net (fo=1, routed)           1.099     3.292    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X91Y141        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.577     3.577    jtag_clk
    SLICE_X91Y141        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.275     3.852    
                         clock uncertainty           -0.035     3.817    
    SLICE_X91Y141        FDPE (Setup_fdpe_C_D)       -0.026     3.791    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.791    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.413ns  (logic 0.341ns (24.136%)  route 1.072ns (75.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.110     2.110    jtag_clk
    SLICE_X95Y143        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y143        FDPE (Prop_fdpe_C_Q)         0.341     2.451 r  FDPE_10/Q
                         net (fo=1, routed)           1.072     3.522    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X95Y143        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.795     3.795    jtag_clk
    SLICE_X95Y143        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.315     4.110    
                         clock uncertainty           -0.035     4.074    
    SLICE_X95Y143        FDPE (Setup_fdpe_C_D)       -0.026     4.048    FDPE_11
  -------------------------------------------------------------------
                         required time                          4.048    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             45.609ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.688ns (17.520%)  route 3.239ns (82.480%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 51.606 - 50.000 ) 
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.110     2.110    jtag_clk
    SLICE_X94Y143        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y143        FDRE (Prop_fdre_C_Q)         0.393     2.503 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.842     3.344    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[1]
    SLICE_X94Y144        LUT6 (Prop_lut6_I5_O)        0.097     3.441 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=4, routed)           0.932     4.374    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X94Y142        LUT6 (Prop_lut6_I1_O)        0.097     4.471 r  storage_2_reg_0_3_0_5_i_9/O
                         net (fo=10, routed)          0.900     5.371    storage_2_reg_0_3_0_5/ADDRC0
    SLICE_X94Y141        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.101     5.472 r  storage_2_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.565     6.036    storage_2_dat10[4]
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.606    51.606    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[4]/C
                         clock pessimism              0.224    51.830    
                         clock uncertainty           -0.035    51.794    
    SLICE_X94Y142        FDRE (Setup_fdre_C_D)       -0.149    51.645    storage_2_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.645    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 45.609    

Slack (MET) :             45.894ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.688ns (18.599%)  route 3.011ns (81.401%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 51.706 - 50.000 ) 
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.110     2.110    jtag_clk
    SLICE_X94Y143        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y143        FDRE (Prop_fdre_C_Q)         0.393     2.503 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.842     3.344    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[1]
    SLICE_X94Y144        LUT6 (Prop_lut6_I5_O)        0.097     3.441 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=4, routed)           0.932     4.374    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X94Y142        LUT6 (Prop_lut6_I1_O)        0.097     4.471 r  storage_2_reg_0_3_0_5_i_9/O
                         net (fo=10, routed)          0.900     5.371    storage_2_reg_0_3_6_7__0/DPRA0
    SLICE_X96Y141        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.101     5.472 r  storage_2_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.337     5.809    storage_2_dat10[7]
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.706    51.706    jtag_clk
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[7]/C
                         clock pessimism              0.204    51.910    
                         clock uncertainty           -0.035    51.874    
    SLICE_X93Y141        FDRE (Setup_fdre_C_D)       -0.172    51.702    storage_2_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                         51.702    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                 45.894    

Slack (MET) :             45.934ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.684ns (18.013%)  route 3.113ns (81.987%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 51.706 - 50.000 ) 
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.110     2.110    jtag_clk
    SLICE_X94Y143        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y143        FDRE (Prop_fdre_C_Q)         0.393     2.503 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.842     3.344    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[1]
    SLICE_X94Y144        LUT6 (Prop_lut6_I5_O)        0.097     3.441 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=4, routed)           0.932     4.374    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X94Y142        LUT6 (Prop_lut6_I1_O)        0.097     4.471 r  storage_2_reg_0_3_0_5_i_9/O
                         net (fo=10, routed)          0.900     5.371    storage_2_reg_0_3_6_7/DPRA0
    SLICE_X96Y141        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.097     5.468 r  storage_2_reg_0_3_6_7/DP/O
                         net (fo=1, routed)           0.439     5.907    storage_2_dat10[6]
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.706    51.706    jtag_clk
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[6]/C
                         clock pessimism              0.204    51.910    
                         clock uncertainty           -0.035    51.874    
    SLICE_X93Y141        FDRE (Setup_fdre_C_D)       -0.034    51.840    storage_2_dat1_reg[6]
  -------------------------------------------------------------------
                         required time                         51.840    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                 45.934    

Slack (MET) :             46.033ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.684ns (18.516%)  route 3.010ns (81.484%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 51.706 - 50.000 ) 
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.110     2.110    jtag_clk
    SLICE_X94Y143        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y143        FDRE (Prop_fdre_C_Q)         0.393     2.503 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.842     3.344    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[1]
    SLICE_X94Y144        LUT6 (Prop_lut6_I5_O)        0.097     3.441 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=4, routed)           0.932     4.374    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X94Y142        LUT6 (Prop_lut6_I1_O)        0.097     4.471 r  storage_2_reg_0_3_0_5_i_9/O
                         net (fo=10, routed)          0.900     5.371    storage_2_reg_0_3_0_5/ADDRC0
    SLICE_X94Y141        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.097     5.468 r  storage_2_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.336     5.804    storage_2_dat10[5]
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.706    51.706    jtag_clk
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[5]/C
                         clock pessimism              0.204    51.910    
                         clock uncertainty           -0.035    51.874    
    SLICE_X93Y141        FDRE (Setup_fdre_C_D)       -0.038    51.836    storage_2_dat1_reg[5]
  -------------------------------------------------------------------
                         required time                         51.836    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 46.033    

Slack (MET) :             46.089ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.633ns (18.019%)  route 2.880ns (81.981%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 51.606 - 50.000 ) 
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.999     1.999    jtag_clk
    SLICE_X93Y141        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_fdre_C_Q)         0.341     2.340 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.307     3.647    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X94Y142        LUT2 (Prop_lut2_I1_O)        0.097     3.744 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.526     4.269    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X94Y142        LUT6 (Prop_lut6_I1_O)        0.097     4.366 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.705     5.071    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X94Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     5.169 r  storage_2_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.343     5.512    storage_2_dat10[2]
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.606    51.606    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[2]/C
                         clock pessimism              0.204    51.810    
                         clock uncertainty           -0.035    51.774    
    SLICE_X94Y142        FDRE (Setup_fdre_C_D)       -0.174    51.600    storage_2_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.600    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                 46.089    

Slack (MET) :             46.092ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.923ns (24.823%)  route 2.795ns (75.177%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 51.764 - 50.000 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.075     2.075    jtag_clk
    SLICE_X98Y141        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y141        FDRE (Prop_fdre_C_Q)         0.361     2.436 r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.133     3.569    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X99Y141        LUT6 (Prop_lut6_I5_O)        0.202     3.771 r  storage_3_reg_0_3_0_5_i_10/O
                         net (fo=2, routed)           0.572     4.343    basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_ready
    SLICE_X95Y142        LUT4 (Prop_lut4_I0_O)        0.110     4.453 r  storage_3_reg_0_3_0_5_i_1/O
                         net (fo=17, routed)          0.528     4.981    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_we__0
    SLICE_X98Y141        LUT4 (Prop_lut4_I0_O)        0.250     5.231 r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary[2]_i_1/O
                         net (fo=2, routed)           0.562     5.793    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary[2]
    SLICE_X98Y141        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.764    51.764    jtag_clk
    SLICE_X98Y141        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[2]/C
                         clock pessimism              0.311    52.075    
                         clock uncertainty           -0.035    52.039    
    SLICE_X98Y141        FDRE (Setup_fdre_C_D)       -0.154    51.885    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.885    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 46.092    

Slack (MET) :             46.129ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.635ns (18.145%)  route 2.865ns (81.855%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 51.606 - 50.000 ) 
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.999     1.999    jtag_clk
    SLICE_X93Y141        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_fdre_C_Q)         0.341     2.340 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.307     3.647    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X94Y142        LUT2 (Prop_lut2_I1_O)        0.097     3.744 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.526     4.269    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X94Y142        LUT6 (Prop_lut6_I1_O)        0.097     4.366 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.708     5.074    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X94Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.174 r  storage_2_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.324     5.498    storage_2_dat10[0]
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.606    51.606    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[0]/C
                         clock pessimism              0.204    51.810    
                         clock uncertainty           -0.035    51.774    
    SLICE_X94Y142        FDRE (Setup_fdre_C_D)       -0.147    51.627    storage_2_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.627    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                 46.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.878%)  route 0.397ns (68.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.080     1.080    jtag_clk
    SLICE_X95Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y142        FDRE (Prop_fdre_C_Q)         0.141     1.221 r  basesoc_basesoc_jtagbone_phy_valid_reg/Q
                         net (fo=2, routed)           0.397     1.618    basesoc_basesoc_jtagbone_phy_valid
    SLICE_X95Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.663 r  basesoc_basesoc_jtagbone_phy_valid_i_1/O
                         net (fo=1, routed)           0.000     1.663    basesoc_basesoc_jtagbone_phy_valid_i_1_n_0
    SLICE_X95Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.244     1.244    jtag_clk
    SLICE_X95Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_valid_reg/C
                         clock pessimism             -0.164     1.080    
    SLICE_X95Y142        FDRE (Hold_fdre_C_D)         0.092     1.172    basesoc_basesoc_jtagbone_phy_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.668%)  route 0.520ns (71.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.080     1.080    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142        FDRE (Prop_fdre_C_Q)         0.164     1.244 r  storage_2_dat1_reg[3]/Q
                         net (fo=1, routed)           0.520     1.764    storage_2_dat1[3]
    SLICE_X92Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  basesoc_basesoc_jtagbone_phy_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[3]
    SLICE_X92Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.324     1.324    jtag_clk
    SLICE_X92Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[3]/C
                         clock pessimism             -0.135     1.189    
    SLICE_X92Y142        FDRE (Hold_fdre_C_D)         0.121     1.310    basesoc_basesoc_jtagbone_phy_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.492%)  route 0.405ns (68.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.080     1.080    jtag_clk
    SLICE_X95Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y142        FDRE (Prop_fdre_C_Q)         0.141     1.221 r  basesoc_basesoc_jtagbone_phy_ready_reg/Q
                         net (fo=2, routed)           0.405     1.625    basesoc_basesoc_jtagbone_phy_ready_reg_n_0
    SLICE_X95Y142        LUT5 (Prop_lut5_I0_O)        0.045     1.670 r  basesoc_basesoc_jtagbone_phy_ready_i_1/O
                         net (fo=1, routed)           0.000     1.670    basesoc_basesoc_jtagbone_phy_ready_i_1_n_0
    SLICE_X95Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.244     1.244    jtag_clk
    SLICE_X95Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/C
                         clock pessimism             -0.164     1.080    
    SLICE_X95Y142        FDRE (Hold_fdre_C_D)         0.091     1.171    basesoc_basesoc_jtagbone_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.657%)  route 0.520ns (71.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.080     1.080    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142        FDRE (Prop_fdre_C_Q)         0.164     1.244 r  storage_2_dat1_reg[2]/Q
                         net (fo=1, routed)           0.520     1.764    storage_2_dat1[2]
    SLICE_X92Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  basesoc_basesoc_jtagbone_phy_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[2]
    SLICE_X92Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.324     1.324    jtag_clk
    SLICE_X92Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/C
                         clock pessimism             -0.135     1.189    
    SLICE_X92Y142        FDRE (Hold_fdre_C_D)         0.120     1.309    basesoc_basesoc_jtagbone_phy_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.227ns (30.664%)  route 0.513ns (69.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.041     1.041    jtag_clk
    SLICE_X91Y141        FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y141        FDPE (Prop_fdpe_C_Q)         0.128     1.169 f  FDPE_7/Q
                         net (fo=4, routed)           0.513     1.682    jtag_rst
    SLICE_X93Y141        LUT6 (Prop_lut6_I5_O)        0.099     1.781 r  FSM_onehot_jtagphy_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    FSM_onehot_jtagphy_state[2]_i_1_n_0
    SLICE_X93Y141        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.308     1.308    jtag_clk
    SLICE_X93Y141        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
                         clock pessimism             -0.130     1.178    
    SLICE_X93Y141        FDRE (Hold_fdre_C_D)         0.091     1.269    FSM_onehot_jtagphy_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.227ns (30.581%)  route 0.515ns (69.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.041     1.041    jtag_clk
    SLICE_X91Y141        FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y141        FDPE (Prop_fdpe_C_Q)         0.128     1.169 f  FDPE_7/Q
                         net (fo=4, routed)           0.515     1.684    jtag_rst
    SLICE_X93Y141        LUT6 (Prop_lut6_I5_O)        0.099     1.783 r  FSM_onehot_jtagphy_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    FSM_onehot_jtagphy_state[1]_i_1_n_0
    SLICE_X93Y141        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.308     1.308    jtag_clk
    SLICE_X93Y141        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
                         clock pessimism             -0.130     1.178    
    SLICE_X93Y141        FDRE (Hold_fdre_C_D)         0.092     1.270    FSM_onehot_jtagphy_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.518%)  route 0.551ns (72.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.080     1.080    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142        FDRE (Prop_fdre_C_Q)         0.164     1.244 r  storage_2_dat1_reg[0]/Q
                         net (fo=1, routed)           0.551     1.794    storage_2_dat1[0]
    SLICE_X92Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  basesoc_basesoc_jtagbone_phy_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[0]
    SLICE_X92Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.324     1.324    jtag_clk
    SLICE_X92Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[0]/C
                         clock pessimism             -0.135     1.189    
    SLICE_X92Y142        FDRE (Hold_fdre_C_D)         0.121     1.310    basesoc_basesoc_jtagbone_phy_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.861%)  route 0.541ns (72.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.080     1.080    jtag_clk
    SLICE_X94Y142        FDRE                                         r  storage_2_dat1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142        FDRE (Prop_fdre_C_Q)         0.164     1.244 r  storage_2_dat1_reg[4]/Q
                         net (fo=1, routed)           0.541     1.785    storage_2_dat1[4]
    SLICE_X93Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.830 r  basesoc_basesoc_jtagbone_phy_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[4]
    SLICE_X93Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.324     1.324    jtag_clk
    SLICE_X93Y142        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[4]/C
                         clock pessimism             -0.135     1.189    
    SLICE_X93Y142        FDRE (Hold_fdre_C_D)         0.092     1.281    basesoc_basesoc_jtagbone_phy_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.226ns (33.117%)  route 0.456ns (66.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.139     1.139    jtag_clk
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_fdre_C_Q)         0.128     1.267 r  storage_2_dat1_reg[5]/Q
                         net (fo=1, routed)           0.456     1.723    storage_2_dat1[5]
    SLICE_X93Y143        LUT4 (Prop_lut4_I2_O)        0.098     1.821 r  basesoc_basesoc_jtagbone_phy_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[5]
    SLICE_X93Y143        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.278     1.278    jtag_clk
    SLICE_X93Y143        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/C
                         clock pessimism             -0.122     1.156    
    SLICE_X93Y143        FDRE (Hold_fdre_C_D)         0.091     1.247    basesoc_basesoc_jtagbone_phy_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.227ns (30.374%)  route 0.520ns (69.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.139     1.139    jtag_clk
    SLICE_X93Y141        FDRE                                         r  storage_2_dat1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_fdre_C_Q)         0.128     1.267 r  storage_2_dat1_reg[1]/Q
                         net (fo=1, routed)           0.520     1.787    storage_2_dat1[1]
    SLICE_X92Y141        LUT4 (Prop_lut4_I2_O)        0.099     1.886 r  basesoc_basesoc_jtagbone_phy_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[1]
    SLICE_X92Y141        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.308     1.308    jtag_clk
    SLICE_X92Y141        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/C
                         clock pessimism             -0.156     1.152    
    SLICE_X92Y141        FDRE (Hold_fdre_C_D)         0.120     1.272    basesoc_basesoc_jtagbone_phy_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X95Y143  FDPE_10/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X95Y143  FDPE_11/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X97Y142  FDPE_12/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X97Y142  FDPE_13/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X91Y141  FDPE_6/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X91Y141  FDPE_7/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X93Y141  FSM_onehot_jtagphy_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X93Y141  FSM_onehot_jtagphy_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X93Y142  basesoc_basesoc_jtagbone_phy_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X93Y142  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X94Y140  storage_3_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         10.000      8.781      IBUFDS_GTE2_X0Y2   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.888ns (27.169%)  route 2.380ns (72.831%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.573     4.534    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X38Y140        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.888ns (27.169%)  route 2.380ns (72.831%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.573     4.534    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X38Y140        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.888ns (27.169%)  route 2.380ns (72.831%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.573     4.534    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X38Y140        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.888ns (27.169%)  route 2.380ns (72.831%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.573     4.534    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X38Y140        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.888ns (27.169%)  route 2.380ns (72.831%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.573     4.534    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X38Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X38Y140        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.888ns (27.196%)  route 2.377ns (72.804%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.569     4.531    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X39Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X39Y140        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[3]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X39Y140        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[3]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.888ns (27.196%)  route 2.377ns (72.804%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.569     4.531    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X39Y140        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X39Y140        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[4]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X39Y140        FDSE (Setup_fdse_C_S)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.888ns (27.219%)  route 2.374ns (72.781%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 5.310 - 4.069 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.266     1.266    rfic_clk
    SLICE_X68Y138        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.393     1.659 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.291     2.950    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X39Y139        LUT6 (Prop_lut6_I5_O)        0.097     3.047 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.047    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.348 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.516     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.097     3.961 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.567     4.528    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X38Y141        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.241     5.310    rfic_clk
    SLICE_X38Y141        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/C
                         clock pessimism              0.060     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X38Y141        FDRE (Setup_fdre_C_R)       -0.314     5.020    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_rx_data_valid_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361_ad9361phy_source_payload_ia_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.560ns (16.984%)  route 2.737ns (83.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 5.234 - 4.069 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.279     1.279    rfic_clk
    SLICE_X108Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_rx_data_valid_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y131       FDRE (Prop_fdre_C_Q)         0.361     1.640 r  basesoc_ad9361_ad9361phy_rx_data_valid_reg[3]__0/Q
                         net (fo=26, routed)          1.911     3.551    basesoc_ad9361_ad9361phy_rx_data_valid[3]
    SLICE_X53Y137        LUT2 (Prop_lut2_I1_O)        0.199     3.750 r  basesoc_ad9361_ad9361phy_source_payload_ia[11]_i_1/O
                         net (fo=24, routed)          0.826     4.576    basesoc_ad9361_ad9361phy_source_payload_ib
    SLICE_X66Y137        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.165     5.234    rfic_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[10]/C
                         clock pessimism              0.005     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X66Y137        FDRE (Setup_fdre_C_CE)      -0.119     5.085    basesoc_ad9361_ad9361phy_source_payload_ia_reg[10]
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_rx_data_valid_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361_ad9361phy_source_payload_ib_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.560ns (16.984%)  route 2.737ns (83.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 5.234 - 4.069 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         1.279     1.279    rfic_clk
    SLICE_X108Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_rx_data_valid_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y131       FDRE (Prop_fdre_C_Q)         0.361     1.640 r  basesoc_ad9361_ad9361phy_rx_data_valid_reg[3]__0/Q
                         net (fo=26, routed)          1.911     3.551    basesoc_ad9361_ad9361phy_rx_data_valid[3]
    SLICE_X53Y137        LUT2 (Prop_lut2_I1_O)        0.199     3.750 r  basesoc_ad9361_ad9361phy_source_payload_ia[11]_i_1/O
                         net (fo=24, routed)          0.826     4.576    basesoc_ad9361_ad9361phy_source_payload_ib
    SLICE_X66Y137        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=528, routed)         1.165     5.234    rfic_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[10]/C
                         clock pessimism              0.005     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X66Y137        FDRE (Setup_fdre_C_CE)      -0.119     5.085    basesoc_ad9361_ad9361phy_source_payload_ib_reg[10]
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FDPE_40/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_41/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.584     0.584    rfic_clk
    SLICE_X106Y116       FDPE                                         r  FDPE_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  FDPE_40/Q
                         net (fo=1, routed)           0.063     0.787    impl_xilinxasyncresetsynchronizerimpl20_rst_meta
    SLICE_X106Y116       FDPE                                         r  FDPE_41/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.853     0.853    rfic_clk
    SLICE_X106Y116       FDPE                                         r  FDPE_41/C
                         clock pessimism             -0.269     0.584    
    SLICE_X106Y116       FDPE (Hold_fdpe_C_D)         0.075     0.659    FDPE_41
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361_rx_cdc_cdc_graycounter0_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.726%)  route 0.086ns (31.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.624     0.624    rfic_clk
    SLICE_X21Y143        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[2]/Q
                         net (fo=2, routed)           0.086     0.851    basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary[2]
    SLICE_X20Y143        LUT5 (Prop_lut5_I2_O)        0.048     0.899 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary[2]_i_1/O
                         net (fo=2, routed)           0.000     0.899    basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary[2]
    SLICE_X20Y143        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.896     0.896    rfic_clk
    SLICE_X20Y143        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_reg[2]/C
                         clock pessimism             -0.259     0.637    
    SLICE_X20Y143        FDRE (Hold_fdre_C_D)         0.123     0.760    basesoc_ad9361_rx_cdc_cdc_graycounter0_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.276%)  route 0.063ns (30.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.615     0.615    rfic_clk
    SLICE_X38Y107        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.141     0.756 r  basesoc_clkmeasurement3_counter_reg[10]/Q
                         net (fo=2, routed)           0.063     0.818    basesoc_clkmeasurement3_counter_reg[10]
    SLICE_X39Y107        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.887     0.887    rfic_clk
    SLICE_X39Y107        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/C
                         clock pessimism             -0.259     0.628    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.046     0.674    basesoc_clkmeasurement3_latch_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.805%)  route 0.064ns (31.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.612     0.612    rfic_clk
    SLICE_X38Y113        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.141     0.753 r  basesoc_clkmeasurement3_counter_reg[33]/Q
                         net (fo=2, routed)           0.064     0.817    basesoc_clkmeasurement3_counter_reg[33]
    SLICE_X39Y113        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.883     0.883    rfic_clk
    SLICE_X39Y113        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[33]/C
                         clock pessimism             -0.258     0.625    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.047     0.672    basesoc_clkmeasurement3_latch_value_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.609     0.609    rfic_clk
    SLICE_X38Y118        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.141     0.750 r  basesoc_clkmeasurement3_counter_reg[55]/Q
                         net (fo=2, routed)           0.110     0.860    basesoc_clkmeasurement3_counter_reg[55]
    SLICE_X39Y117        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.880     0.880    rfic_clk
    SLICE_X39Y117        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[55]/C
                         clock pessimism             -0.256     0.624    
    SLICE_X39Y117        FDRE (Hold_fdre_C_D)         0.078     0.702    basesoc_clkmeasurement3_latch_value_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_42/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_43/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.624     0.624    rfic_clk
    SLICE_X20Y144        FDPE                                         r  FDPE_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDPE (Prop_fdpe_C_Q)         0.164     0.788 r  FDPE_42/Q
                         net (fo=1, routed)           0.055     0.842    impl_xilinxasyncresetsynchronizerimpl21_rst_meta
    SLICE_X20Y144        FDPE                                         r  FDPE_43/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.896     0.896    rfic_clk
    SLICE_X20Y144        FDPE                                         r  FDPE_43/C
                         clock pessimism             -0.272     0.624    
    SLICE_X20Y144        FDPE (Hold_fdpe_C_D)         0.060     0.684    FDPE_43
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_52/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_53/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.612     0.612    rfic_clk
    SLICE_X40Y115        FDPE                                         r  FDPE_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDPE (Prop_fdpe_C_Q)         0.164     0.776 r  FDPE_52/Q
                         net (fo=1, routed)           0.055     0.830    impl_xilinxasyncresetsynchronizerimpl26_rst_meta
    SLICE_X40Y115        FDPE                                         r  FDPE_53/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.882     0.882    rfic_clk
    SLICE_X40Y115        FDPE                                         r  FDPE_53/C
                         clock pessimism             -0.270     0.612    
    SLICE_X40Y115        FDPE (Hold_fdpe_C_D)         0.060     0.672    FDPE_53
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.615     0.615    rfic_clk
    SLICE_X38Y108        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.141     0.756 r  basesoc_clkmeasurement3_counter_reg[15]/Q
                         net (fo=2, routed)           0.110     0.866    basesoc_clkmeasurement3_counter_reg[15]
    SLICE_X39Y107        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.887     0.887    rfic_clk
    SLICE_X39Y107        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[15]/C
                         clock pessimism             -0.256     0.631    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.072     0.703    basesoc_clkmeasurement3_latch_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.610     0.610    rfic_clk
    SLICE_X38Y117        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.141     0.751 r  basesoc_clkmeasurement3_counter_reg[49]/Q
                         net (fo=2, routed)           0.114     0.865    basesoc_clkmeasurement3_counter_reg[49]
    SLICE_X39Y117        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.880     0.880    rfic_clk
    SLICE_X39Y117        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[49]/C
                         clock pessimism             -0.257     0.623    
    SLICE_X39Y117        FDRE (Hold_fdre_C_D)         0.075     0.698    basesoc_clkmeasurement3_latch_value_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.616     0.616    rfic_clk
    SLICE_X38Y106        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.141     0.757 r  basesoc_clkmeasurement3_counter_reg[5]/Q
                         net (fo=2, routed)           0.114     0.871    basesoc_clkmeasurement3_counter_reg[5]
    SLICE_X39Y106        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=528, routed)         0.888     0.888    rfic_clk
    SLICE_X39Y106        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[5]/C
                         clock pessimism             -0.259     0.629    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.075     0.704    basesoc_clkmeasurement3_latch_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y110  IDDR/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y118  IDDR_1/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X0Y174  IDDR_10/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X0Y124  IDDR_11/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X0Y215  IDDR_12/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y120  IDDR_2/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y114  IDDR_3/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y112  IDDR_4/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y102  IDDR_5/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y108  IDDR_6/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X22Y137  storage_14_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.526ns  (logic 0.393ns (25.758%)  route 1.133ns (74.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.129     3.419    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.393     3.812 r  FDPE_50/Q
                         net (fo=1, routed)           1.133     4.945    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X22Y115        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.801     5.024    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
                         clock pessimism              0.395     5.419    
                         clock uncertainty           -0.035     5.384    
    SLICE_X22Y115        FDPE (Setup_fdpe_C_D)       -0.001     5.383    FDPE_51
  -------------------------------------------------------------------
                         required time                          5.383    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             20.815ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.528ns (12.222%)  route 3.792ns (87.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 29.095 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.791     8.390    basesoc_clkmeasurement2_o
    SLICE_X22Y118        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.831    29.095    clk2_counter_clk
    SLICE_X22Y118        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[16]/C
                         clock pessimism              0.265    29.360    
                         clock uncertainty           -0.035    29.325    
    SLICE_X22Y118        FDRE (Setup_fdre_C_CE)      -0.119    29.206    basesoc_clkmeasurement2_latch_value_reg[16]
  -------------------------------------------------------------------
                         required time                         29.206    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 20.815    

Slack (MET) :             20.986ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.528ns (12.530%)  route 3.686ns (87.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 29.124 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.685     8.284    basesoc_clkmeasurement2_o
    SLICE_X23Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.860    29.124    clk2_counter_clk
    SLICE_X23Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[29]/C
                         clock pessimism              0.331    29.455    
                         clock uncertainty           -0.035    29.419    
    SLICE_X23Y120        FDRE (Setup_fdre_C_CE)      -0.150    29.269    basesoc_clkmeasurement2_latch_value_reg[29]
  -------------------------------------------------------------------
                         required time                         29.269    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 20.986    

Slack (MET) :             21.015ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.528ns (13.236%)  route 3.461ns (86.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 28.929 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.460     8.059    basesoc_clkmeasurement2_o
    SLICE_X23Y123        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.665    28.929    clk2_counter_clk
    SLICE_X23Y123        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[32]/C
                         clock pessimism              0.331    29.260    
                         clock uncertainty           -0.035    29.224    
    SLICE_X23Y123        FDRE (Setup_fdre_C_CE)      -0.150    29.074    basesoc_clkmeasurement2_latch_value_reg[32]
  -------------------------------------------------------------------
                         required time                         29.074    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 21.015    

Slack (MET) :             21.015ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.528ns (13.236%)  route 3.461ns (86.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 28.929 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.460     8.059    basesoc_clkmeasurement2_o
    SLICE_X23Y123        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.665    28.929    clk2_counter_clk
    SLICE_X23Y123        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[41]/C
                         clock pessimism              0.331    29.260    
                         clock uncertainty           -0.035    29.224    
    SLICE_X23Y123        FDRE (Setup_fdre_C_CE)      -0.150    29.074    basesoc_clkmeasurement2_latch_value_reg[41]
  -------------------------------------------------------------------
                         required time                         29.074    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 21.015    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.528ns (12.530%)  route 3.686ns (87.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 29.124 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.685     8.284    basesoc_clkmeasurement2_o
    SLICE_X22Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.860    29.124    clk2_counter_clk
    SLICE_X22Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[22]/C
                         clock pessimism              0.331    29.455    
                         clock uncertainty           -0.035    29.419    
    SLICE_X22Y120        FDRE (Setup_fdre_C_CE)      -0.119    29.300    basesoc_clkmeasurement2_latch_value_reg[22]
  -------------------------------------------------------------------
                         required time                         29.300    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.528ns (12.530%)  route 3.686ns (87.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 29.124 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.685     8.284    basesoc_clkmeasurement2_o
    SLICE_X22Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.860    29.124    clk2_counter_clk
    SLICE_X22Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[26]/C
                         clock pessimism              0.331    29.455    
                         clock uncertainty           -0.035    29.419    
    SLICE_X22Y120        FDRE (Setup_fdre_C_CE)      -0.119    29.300    basesoc_clkmeasurement2_latch_value_reg[26]
  -------------------------------------------------------------------
                         required time                         29.300    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.528ns (12.530%)  route 3.686ns (87.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 29.124 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.685     8.284    basesoc_clkmeasurement2_o
    SLICE_X22Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.860    29.124    clk2_counter_clk
    SLICE_X22Y120        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[27]/C
                         clock pessimism              0.331    29.455    
                         clock uncertainty           -0.035    29.419    
    SLICE_X22Y120        FDRE (Setup_fdre_C_CE)      -0.119    29.300    basesoc_clkmeasurement2_latch_value_reg[27]
  -------------------------------------------------------------------
                         required time                         29.300    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.033ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.528ns (12.905%)  route 3.564ns (87.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 29.018 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.562     8.162    basesoc_clkmeasurement2_o
    SLICE_X22Y122        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.754    29.018    clk2_counter_clk
    SLICE_X22Y122        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[34]/C
                         clock pessimism              0.331    29.349    
                         clock uncertainty           -0.035    29.314    
    SLICE_X22Y122        FDRE (Setup_fdre_C_CE)      -0.119    29.195    basesoc_clkmeasurement2_latch_value_reg[34]
  -------------------------------------------------------------------
                         required time                         29.195    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 21.033    

Slack (MET) :             21.033ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.528ns (12.905%)  route 3.564ns (87.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 29.018 - 26.041 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.780     4.070    clk2_counter_clk
    SLICE_X47Y125        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.313     4.383 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.001     6.384    impl_xilinxmultiregimpl45_regs1
    SLICE_X47Y125        LUT2 (Prop_lut2_I1_O)        0.215     6.599 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.562     8.162    basesoc_clkmeasurement2_o
    SLICE_X22Y122        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.754    29.018    clk2_counter_clk
    SLICE_X22Y122        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[35]/C
                         clock pessimism              0.331    29.349    
                         clock uncertainty           -0.035    29.314    
    SLICE_X22Y122        FDRE (Setup_fdre_C_CE)      -0.119    29.195    basesoc_clkmeasurement2_latch_value_reg[35]
  -------------------------------------------------------------------
                         required time                         29.195    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 21.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[12]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[15]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[18]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[20]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[21]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[24]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.148ns (17.671%)  route 0.690ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.690     2.230    clk2_counter_rst
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.612     2.010    clk2_counter_clk
    SLICE_X39Y119        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[25]/C
                         clock pessimism             -0.355     1.654    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.071     1.583    basesoc_clkmeasurement2_latch_value_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.148ns (20.975%)  route 0.558ns (79.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.558     2.098    clk2_counter_rst
    SLICE_X22Y118        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.406     1.804    clk2_counter_clk
    SLICE_X22Y118        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[16]/C
                         clock pessimism             -0.355     1.448    
    SLICE_X22Y118        FDRE (Hold_fdre_C_R)        -0.044     1.404    basesoc_clkmeasurement2_latch_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.446%)  route 0.601ns (78.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.556 r  FDPE_50/Q
                         net (fo=1, routed)           0.601     2.157    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X22Y115        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.385     1.783    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
                         clock pessimism             -0.390     1.392    
    SLICE_X22Y115        FDPE (Hold_fdpe_C_D)         0.060     1.452    FDPE_51
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.148ns (12.933%)  route 0.996ns (87.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.182     1.392    clk2_counter_clk
    SLICE_X22Y115        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDPE (Prop_fdpe_C_Q)         0.148     1.540 r  FDPE_51/Q
                         net (fo=128, routed)         0.996     2.536    clk2_counter_rst
    SLICE_X36Y115        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.832     2.230    clk2_counter_clk
    SLICE_X36Y115        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[3]/C
                         clock pessimism             -0.369     1.860    
    SLICE_X36Y115        FDRE (Hold_fdre_C_R)        -0.044     1.816    basesoc_clkmeasurement2_latch_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.720    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X22Y115  FDPE_50/C
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X22Y115  FDPE_51/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y114  basesoc_clkmeasurement2_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y117  basesoc_clkmeasurement2_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y117  basesoc_clkmeasurement2_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y117  basesoc_clkmeasurement2_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y117  basesoc_clkmeasurement2_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X37Y118  basesoc_clkmeasurement2_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X22Y115  FDPE_50/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y115  FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X22Y115  FDPE_51/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y115  FDPE_51/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y114  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y114  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y115  FDPE_50/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y115  FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y115  FDPE_51/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y115  FDPE_51/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X37Y114  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y114  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X37Y116  basesoc_clkmeasurement2_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.124ns,  Total Violation       -0.124ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.062ns  (logic 0.341ns (16.535%)  route 1.721ns (83.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.499     4.803    clk4_counter_clk
    SLICE_X43Y111        FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDPE (Prop_fdpe_C_Q)         0.341     5.144 r  FDPE_54/Q
                         net (fo=1, routed)           1.721     6.865    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X43Y111        FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.965     6.202    clk4_counter_clk
    SLICE_X43Y111        FDPE                                         r  FDPE_55/C
                         clock pessimism              0.601     6.803    
                         clock uncertainty           -0.035     6.767    
    SLICE_X43Y111        FDPE (Setup_fdpe_C_D)       -0.026     6.741    FDPE_55
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl1_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.560ns (7.950%)  route 6.484ns (92.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 14.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.008     5.311    clk4_counter_clk
    SLICE_X80Y112        FDRE                                         r  impl_xilinxmultiregimpl1_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDRE (Prop_fdre_C_Q)         0.361     5.672 r  impl_xilinxmultiregimpl1_regs1_reg/Q
                         net (fo=2, routed)           2.177     7.849    impl_xilinxmultiregimpl1_regs1
    SLICE_X80Y112        LUT2 (Prop_lut2_I1_O)        0.199     8.048 r  basesoc_time_gen_time_read[63]_i_1/O
                         net (fo=64, routed)          4.307    12.356    basesoc_time_gen_time_read_ps_o
    SLICE_X79Y131        FDRE                                         r  basesoc_time_gen_time_read_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.159    14.395    clk4_counter_clk
    SLICE_X79Y131        FDRE                                         r  basesoc_time_gen_time_read_reg[17]/C
                         clock pessimism              0.445    14.840    
                         clock uncertainty           -0.035    14.805    
    SLICE_X79Y131        FDRE (Setup_fdre_C_CE)      -0.150    14.655    basesoc_time_gen_time_read_reg[17]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl1_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.560ns (7.950%)  route 6.484ns (92.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 14.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.008     5.311    clk4_counter_clk
    SLICE_X80Y112        FDRE                                         r  impl_xilinxmultiregimpl1_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDRE (Prop_fdre_C_Q)         0.361     5.672 r  impl_xilinxmultiregimpl1_regs1_reg/Q
                         net (fo=2, routed)           2.177     7.849    impl_xilinxmultiregimpl1_regs1
    SLICE_X80Y112        LUT2 (Prop_lut2_I1_O)        0.199     8.048 r  basesoc_time_gen_time_read[63]_i_1/O
                         net (fo=64, routed)          4.307    12.356    basesoc_time_gen_time_read_ps_o
    SLICE_X79Y131        FDRE                                         r  basesoc_time_gen_time_read_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.159    14.395    clk4_counter_clk
    SLICE_X79Y131        FDRE                                         r  basesoc_time_gen_time_read_reg[27]/C
                         clock pessimism              0.445    14.840    
                         clock uncertainty           -0.035    14.805    
    SLICE_X79Y131        FDRE (Setup_fdre_C_CE)      -0.150    14.655    basesoc_time_gen_time_read_reg[27]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl1_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.560ns (7.950%)  route 6.484ns (92.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 14.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.008     5.311    clk4_counter_clk
    SLICE_X80Y112        FDRE                                         r  impl_xilinxmultiregimpl1_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDRE (Prop_fdre_C_Q)         0.361     5.672 r  impl_xilinxmultiregimpl1_regs1_reg/Q
                         net (fo=2, routed)           2.177     7.849    impl_xilinxmultiregimpl1_regs1
    SLICE_X80Y112        LUT2 (Prop_lut2_I1_O)        0.199     8.048 r  basesoc_time_gen_time_read[63]_i_1/O
                         net (fo=64, routed)          4.307    12.356    basesoc_time_gen_time_read_ps_o
    SLICE_X79Y131        FDRE                                         r  basesoc_time_gen_time_read_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.159    14.395    clk4_counter_clk
    SLICE_X79Y131        FDRE                                         r  basesoc_time_gen_time_read_reg[59]/C
                         clock pessimism              0.445    14.840    
                         clock uncertainty           -0.035    14.805    
    SLICE_X79Y131        FDRE (Setup_fdre_C_CE)      -0.150    14.655    basesoc_time_gen_time_read_reg[59]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.560ns (9.135%)  route 5.570ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.429     5.732    clk4_counter_clk
    SLICE_X94Y112        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.361     6.093 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           1.632     7.725    impl_xilinxmultiregimpl8_regs1
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.199     7.924 r  basesoc_time_sync_ibuffer[63]_i_1/O
                         net (fo=64, routed)          3.939    11.863    basesoc_time_sync_pong_o
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.029    14.266    clk4_counter_clk
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[55]/C
                         clock pessimism              0.277    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X81Y132        FDRE (Setup_fdre_C_CE)      -0.150    14.357    basesoc_time_sync_ibuffer_reg[55]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.560ns (9.135%)  route 5.570ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.429     5.732    clk4_counter_clk
    SLICE_X94Y112        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.361     6.093 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           1.632     7.725    impl_xilinxmultiregimpl8_regs1
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.199     7.924 r  basesoc_time_sync_ibuffer[63]_i_1/O
                         net (fo=64, routed)          3.939    11.863    basesoc_time_sync_pong_o
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.029    14.266    clk4_counter_clk
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[56]/C
                         clock pessimism              0.277    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X81Y132        FDRE (Setup_fdre_C_CE)      -0.150    14.357    basesoc_time_sync_ibuffer_reg[56]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.560ns (9.135%)  route 5.570ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.429     5.732    clk4_counter_clk
    SLICE_X94Y112        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.361     6.093 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           1.632     7.725    impl_xilinxmultiregimpl8_regs1
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.199     7.924 r  basesoc_time_sync_ibuffer[63]_i_1/O
                         net (fo=64, routed)          3.939    11.863    basesoc_time_sync_pong_o
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.029    14.266    clk4_counter_clk
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[57]/C
                         clock pessimism              0.277    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X81Y132        FDRE (Setup_fdre_C_CE)      -0.150    14.357    basesoc_time_sync_ibuffer_reg[57]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.560ns (9.135%)  route 5.570ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.429     5.732    clk4_counter_clk
    SLICE_X94Y112        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.361     6.093 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           1.632     7.725    impl_xilinxmultiregimpl8_regs1
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.199     7.924 r  basesoc_time_sync_ibuffer[63]_i_1/O
                         net (fo=64, routed)          3.939    11.863    basesoc_time_sync_pong_o
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.029    14.266    clk4_counter_clk
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[60]/C
                         clock pessimism              0.277    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X81Y132        FDRE (Setup_fdre_C_CE)      -0.150    14.357    basesoc_time_sync_ibuffer_reg[60]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.560ns (9.135%)  route 5.570ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.429     5.732    clk4_counter_clk
    SLICE_X94Y112        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.361     6.093 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           1.632     7.725    impl_xilinxmultiregimpl8_regs1
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.199     7.924 r  basesoc_time_sync_ibuffer[63]_i_1/O
                         net (fo=64, routed)          3.939    11.863    basesoc_time_sync_pong_o
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.029    14.266    clk4_counter_clk
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[61]/C
                         clock pessimism              0.277    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X81Y132        FDRE (Setup_fdre_C_CE)      -0.150    14.357    basesoc_time_sync_ibuffer_reg[61]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.560ns (9.135%)  route 5.570ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.429     5.732    clk4_counter_clk
    SLICE_X94Y112        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.361     6.093 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           1.632     7.725    impl_xilinxmultiregimpl8_regs1
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.199     7.924 r  basesoc_time_sync_ibuffer[63]_i_1/O
                         net (fo=64, routed)          3.939    11.863    basesoc_time_sync_pong_o
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.029    14.266    clk4_counter_clk
    SLICE_X81Y132        FDRE                                         r  basesoc_time_sync_ibuffer_reg[62]/C
                         clock pessimism              0.277    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X81Y132        FDRE (Setup_fdre_C_CE)      -0.150    14.357    basesoc_time_sync_ibuffer_reg[62]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.738%)  route 0.966ns (87.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.903     2.127    clk4_counter_clk
    SLICE_X45Y109        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.268 r  basesoc_clkmeasurement4_counter_reg[14]/Q
                         net (fo=2, routed)           0.966     3.234    basesoc_clkmeasurement4_counter_reg[14]
    SLICE_X44Y110        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.358     2.769    clk4_counter_clk
    SLICE_X44Y110        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[14]/C
                         clock pessimism             -0.428     2.341    
    SLICE_X44Y110        FDRE (Hold_fdre_C_D)         0.075     2.416    basesoc_clkmeasurement4_latch_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.505%)  route 0.903ns (86.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.870     2.093    clk4_counter_clk
    SLICE_X45Y119        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     2.234 r  basesoc_clkmeasurement4_counter_reg[54]/Q
                         net (fo=2, routed)           0.903     3.138    basesoc_clkmeasurement4_counter_reg[54]
    SLICE_X44Y116        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.246     2.657    clk4_counter_clk
    SLICE_X44Y116        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[54]/C
                         clock pessimism             -0.428     2.229    
    SLICE_X44Y116        FDRE (Hold_fdre_C_D)         0.053     2.282    basesoc_clkmeasurement4_latch_value_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.355ns (30.141%)  route 0.823ns (69.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.903     2.127    clk4_counter_clk
    SLICE_X45Y109        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.268 r  basesoc_clkmeasurement4_counter_reg[14]/Q
                         net (fo=2, routed)           0.823     3.091    basesoc_clkmeasurement4_counter_reg[14]
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.251 r  basesoc_clkmeasurement4_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.251    basesoc_clkmeasurement4_counter_reg[12]_i_1_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.305 r  basesoc_clkmeasurement4_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.305    basesoc_clkmeasurement4_counter_reg[16]_i_1_n_7
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.358     2.769    clk4_counter_clk
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[16]/C
                         clock pessimism             -0.428     2.341    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.105     2.446    basesoc_clkmeasurement4_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.366ns (30.787%)  route 0.823ns (69.213%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.903     2.127    clk4_counter_clk
    SLICE_X45Y109        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.268 r  basesoc_clkmeasurement4_counter_reg[14]/Q
                         net (fo=2, routed)           0.823     3.091    basesoc_clkmeasurement4_counter_reg[14]
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.251 r  basesoc_clkmeasurement4_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.251    basesoc_clkmeasurement4_counter_reg[12]_i_1_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.316 r  basesoc_clkmeasurement4_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.316    basesoc_clkmeasurement4_counter_reg[16]_i_1_n_5
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.358     2.769    clk4_counter_clk
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[18]/C
                         clock pessimism             -0.428     2.341    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.105     2.446    basesoc_clkmeasurement4_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.392ns (33.192%)  route 0.789ns (66.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.818     2.041    clk4_counter_clk
    SLICE_X45Y120        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     2.182 r  basesoc_clkmeasurement4_counter_reg[56]/Q
                         net (fo=2, routed)           0.789     2.971    basesoc_clkmeasurement4_counter_reg[56]
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     3.168 r  basesoc_clkmeasurement4_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    basesoc_clkmeasurement4_counter_reg[56]_i_1_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.222 r  basesoc_clkmeasurement4_counter_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.222    basesoc_clkmeasurement4_counter_reg[60]_i_1_n_7
    SLICE_X45Y121        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.252     2.663    clk4_counter_clk
    SLICE_X45Y121        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[60]/C
                         clock pessimism             -0.428     2.235    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.105     2.340    basesoc_clkmeasurement4_counter_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.403ns (33.808%)  route 0.789ns (66.192%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.818     2.041    clk4_counter_clk
    SLICE_X45Y120        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     2.182 r  basesoc_clkmeasurement4_counter_reg[56]/Q
                         net (fo=2, routed)           0.789     2.971    basesoc_clkmeasurement4_counter_reg[56]
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     3.168 r  basesoc_clkmeasurement4_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    basesoc_clkmeasurement4_counter_reg[56]_i_1_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.233 r  basesoc_clkmeasurement4_counter_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.233    basesoc_clkmeasurement4_counter_reg[60]_i_1_n_5
    SLICE_X45Y121        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.252     2.663    clk4_counter_clk
    SLICE_X45Y121        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/C
                         clock pessimism             -0.428     2.235    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.105     2.340    basesoc_clkmeasurement4_counter_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.391ns (32.212%)  route 0.823ns (67.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.903     2.127    clk4_counter_clk
    SLICE_X45Y109        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.268 r  basesoc_clkmeasurement4_counter_reg[14]/Q
                         net (fo=2, routed)           0.823     3.091    basesoc_clkmeasurement4_counter_reg[14]
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.251 r  basesoc_clkmeasurement4_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.251    basesoc_clkmeasurement4_counter_reg[12]_i_1_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.341 r  basesoc_clkmeasurement4_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.341    basesoc_clkmeasurement4_counter_reg[16]_i_1_n_6
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.358     2.769    clk4_counter_clk
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[17]/C
                         clock pessimism             -0.428     2.341    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.105     2.446    basesoc_clkmeasurement4_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.391ns (32.212%)  route 0.823ns (67.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.903     2.127    clk4_counter_clk
    SLICE_X45Y109        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.268 r  basesoc_clkmeasurement4_counter_reg[14]/Q
                         net (fo=2, routed)           0.823     3.091    basesoc_clkmeasurement4_counter_reg[14]
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.251 r  basesoc_clkmeasurement4_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.251    basesoc_clkmeasurement4_counter_reg[12]_i_1_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.341 r  basesoc_clkmeasurement4_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.341    basesoc_clkmeasurement4_counter_reg[16]_i_1_n_4
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.358     2.769    clk4_counter_clk
    SLICE_X45Y110        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[19]/C
                         clock pessimism             -0.428     2.341    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.105     2.446    basesoc_clkmeasurement4_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.633%)  route 0.975ns (87.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.903     2.127    clk4_counter_clk
    SLICE_X45Y109        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.268 r  basesoc_clkmeasurement4_counter_reg[12]/Q
                         net (fo=2, routed)           0.975     3.243    basesoc_clkmeasurement4_counter_reg[12]
    SLICE_X43Y109        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.355     2.766    clk4_counter_clk
    SLICE_X43Y109        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[12]/C
                         clock pessimism             -0.485     2.281    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.066     2.347    basesoc_clkmeasurement4_latch_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.008%)  route 1.033ns (87.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.812     2.035    clk4_counter_clk
    SLICE_X45Y115        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  basesoc_clkmeasurement4_counter_reg[37]/Q
                         net (fo=2, routed)           1.033     3.210    basesoc_clkmeasurement4_counter_reg[37]
    SLICE_X44Y113        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.257     2.668    clk4_counter_clk
    SLICE_X44Y113        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[37]/C
                         clock pessimism             -0.428     2.240    
    SLICE_X44Y113        FDRE (Hold_fdre_C_D)         0.063     2.303    basesoc_clkmeasurement4_latch_value_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.907    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y111  FDPE_54/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y111  FDPE_55/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y106  basesoc_clkmeasurement4_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y109  basesoc_clkmeasurement4_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y109  basesoc_clkmeasurement4_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y109  basesoc_clkmeasurement4_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y109  basesoc_clkmeasurement4_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y110  basesoc_clkmeasurement4_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_54/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_55/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_55/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_54/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_55/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y111  FDPE_55/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y108  basesoc_clkmeasurement4_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31      BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.341ns (45.526%)  route 0.408ns (54.474%))
  Logic Levels:           0  
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.408     6.700    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.623 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     8.271 f  BUFG_4/O
                         net (fo=62, routed)          0.103     8.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.245     8.620    
                         clock uncertainty           -0.071     8.549    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     8.431    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y244        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y244        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X43Y244        FDRE (Setup_fdre_C_R)       -0.416    13.596    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X43Y244        FDRE (Setup_fdre_C_R)       -0.416    13.596    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X43Y244        FDRE (Setup_fdre_C_R)       -0.416    13.596    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.338%)  route 0.490ns (77.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.490     3.321    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.276%)  route 0.485ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.664     2.692    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_fdre_C_Q)         0.164     2.856 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.485     3.340    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[15]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[15])
                                                      0.487     3.257    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.045%)  route 0.491ns (74.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y224        FDRE (Prop_fdre_C_Q)         0.164     2.851 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.491     3.341    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[1])
                                                      0.482     3.252    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.159%)  route 0.488ns (74.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y224        FDRE (Prop_fdre_C_Q)         0.164     2.851 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.488     3.338    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[0])
                                                      0.476     3.246    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.315%)  route 0.491ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.491     3.321    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.457     3.227    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.835%)  route 0.496ns (75.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y220        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y220        FDRE (Prop_fdre_C_Q)         0.164     2.855 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/Q
                         net (fo=1, routed)           0.496     3.351    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_phy_status
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0PHYSTATUS)
                                                      0.479     3.249    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.579%)  route 0.512ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.512     3.343    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.263%)  route 0.522ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.522     3.353    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.325%)  route 0.233ns (58.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.661     2.689    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y227        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y227        FDSE (Prop_fdse_C_Q)         0.164     2.853 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=9, routed)           0.233     3.085    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_1
    SLICE_X46Y232        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.938     3.286    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X46Y232        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.376     2.910    
    SLICE_X46Y232        FDRE (Hold_fdre_C_D)         0.059     2.969    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[10]
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y247        FDRE (Hold_fdre_C_D)         0.075     2.719    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I0              n/a               1.592         8.000       6.408      BUFGCTRL_X0Y2       BUFGCTRL/I0
Min Period        n/a     BUFG/I                   n/a               1.592         8.000       6.408      BUFGCTRL_X0Y1       BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.144ns,  Total Violation       -0.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.341ns (54.178%)  route 0.288ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 6.374 - 2.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.288     6.581    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.623 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     6.271 f  BUFG_5/O
                         net (fo=1, routed)           0.103     6.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.245     6.620    
                         clock uncertainty           -0.065     6.555    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.118     6.437    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y244        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y244        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X43Y244        FDRE (Setup_fdre_C_R)       -0.416     9.602    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X43Y244        FDRE (Setup_fdre_C_R)       -0.416     9.602    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.361ns (13.296%)  route 2.354ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.354     8.825    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X43Y244        FDRE (Setup_fdre_C_R)       -0.416     9.602    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.361ns (13.700%)  route 2.274ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_fdre_C_Q)         0.361     6.471 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.274     8.745    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.338%)  route 0.490ns (77.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.490     3.321    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.276%)  route 0.485ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.664     2.692    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y219        FDRE (Prop_fdre_C_Q)         0.164     2.856 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.485     3.340    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[15]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[15])
                                                      0.487     3.257    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.045%)  route 0.491ns (74.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y224        FDRE (Prop_fdre_C_Q)         0.164     2.851 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.491     3.341    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[1])
                                                      0.482     3.252    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.159%)  route 0.488ns (74.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y224        FDRE (Prop_fdre_C_Q)         0.164     2.851 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.488     3.338    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[0])
                                                      0.476     3.246    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.315%)  route 0.491ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.491     3.321    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.457     3.227    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.835%)  route 0.496ns (75.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y220        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y220        FDRE (Prop_fdre_C_Q)         0.164     2.855 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/Q
                         net (fo=1, routed)           0.496     3.351    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_phy_status
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0PHYSTATUS)
                                                      0.479     3.249    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.579%)  route 0.512ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.512     3.343    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.263%)  route 0.522ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.522     3.353    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X43Y227        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y227        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.885    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1
    SLICE_X43Y227        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.934     3.344    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X43Y227        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/C
                         clock pessimism             -0.654     2.690    
    SLICE_X43Y227        FDRE (Hold_fdre_C_D)         0.075     2.765    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.661     2.689    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.141     2.830 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.884    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.934     3.344    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_reg[0]/C
                         clock pessimism             -0.655     2.689    
    SLICE_X49Y228        FDRE (Hold_fdre_C_D)         0.075     2.764    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I1              n/a               1.592         4.000       2.408      BUFGCTRL_X0Y2       BUFGCTRL/I1
Min Period        n/a     BUFG/I                   n/a               1.592         4.000       2.408      BUFGCTRL_X0Y3       BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a               1.249         4.000       2.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X70Y189       impl_xilinxmultiregimpl21_regs0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a               213.360       4.000       209.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X44Y179       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.542ns (19.232%)  route 2.276ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 13.693 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           2.276     8.825    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.421    13.693    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.005    
                         clock uncertainty           -0.071    13.934    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.492    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.545ns (19.793%)  route 2.209ns (80.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 13.693 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[4])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[4]
                         net (fo=4, routed)           2.209     8.760    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[4]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.421    13.693    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.005    
                         clock uncertainty           -0.071    13.934    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    13.492    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.547ns (22.732%)  route 1.859ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[10])
                                                      0.547     6.553 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[10]
                         net (fo=4, routed)           1.859     8.413    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[10]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.275    13.547    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.798    
                         clock uncertainty           -0.071    13.727    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.285    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.545ns (24.009%)  route 1.725ns (75.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=4, routed)           1.725     8.276    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.549ns (26.089%)  route 1.555ns (73.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.549     6.555 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           1.555     8.111    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.545ns (22.845%)  route 1.841ns (77.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.695ns = ( 13.695 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[4])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[4]
                         net (fo=4, routed)           1.841     8.392    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXRADDR[4]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.423    13.695    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.007    
                         clock uncertainty           -0.071    13.936    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    13.494    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.537ns (24.801%)  route 1.628ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 13.542 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[8])
                                                      0.537     6.543 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[8]
                         net (fo=4, routed)           1.628     8.172    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[8]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.270    13.542    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.793    
                         clock uncertainty           -0.071    13.722    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.280    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.556ns (23.559%)  route 1.804ns (76.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.556     6.562 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           1.804     8.366    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[3]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.545ns (26.417%)  route 1.518ns (73.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[3])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[3]
                         net (fo=4, routed)           1.518     8.069    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[3]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.509ns (21.650%)  route 1.842ns (78.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 13.692 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.509     6.515 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=4, routed)           1.842     8.357    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.420    13.692    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.004    
                         clock uncertainty           -0.071    13.933    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.491    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  5.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.977%)  route 0.568ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[7])
                                                      0.100     5.754 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[7]
                         net (fo=1, routed)           0.568     6.322    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.322    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.098ns (14.180%)  route 0.593ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.593     6.345    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[17]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.345    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.097ns (15.229%)  route 0.540ns (84.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[33])
                                                      0.097     5.751 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[33]
                         net (fo=1, routed)           0.540     6.291    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[15]
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.444     5.961    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.649    
    RAMB36_X2Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.593     6.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.242    
                         arrival time                           6.291    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.098ns (15.290%)  route 0.543ns (84.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[25])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[25]
                         net (fo=1, routed)           0.543     6.295    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.444     5.961    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.649    
    RAMB36_X2Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.242    
                         arrival time                           6.295    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.067ns (9.246%)  route 0.658ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[56])
                                                      0.067     5.721 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[56]
                         net (fo=1, routed)           0.658     6.379    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[2]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.060ns (8.245%)  route 0.668ns (91.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[58])
                                                      0.060     5.714 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[58]
                         net (fo=1, routed)           0.668     6.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[4]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.081ns (11.099%)  route 0.649ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.081     5.735 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.649     6.384    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[13]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.384    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.086ns (11.753%)  route 0.646ns (88.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[61])
                                                      0.086     5.740 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[61]
                         net (fo=1, routed)           0.646     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.073ns (9.772%)  route 0.674ns (90.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[30])
                                                      0.073     5.727 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[30]
                         net (fo=1, routed)           0.674     6.401    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[12]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.047ns (7.994%)  route 0.541ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[67])
                                                      0.047     2.722 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[67]
                         net (fo=1, routed)           0.541     3.263    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[13]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.930     3.278    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.897    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.193    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y42     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.527       0.033      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.381       0.259      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_20/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_21/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.253     5.770    pcie_clk
    SLICE_X60Y165        FDPE                                         r  FDPE_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y165        FDPE (Prop_fdpe_C_Q)         0.393     6.163 r  FDPE_20/Q
                         net (fo=1, routed)           0.122     6.285    impl_xilinxasyncresetsynchronizerimpl10_rst_meta
    SLICE_X60Y165        FDPE                                         r  FDPE_21/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.152     7.424    pcie_clk
    SLICE_X60Y165        FDPE                                         r  FDPE_21/C
                         clock pessimism              0.346     7.770    
                         clock uncertainty           -0.071     7.698    
    SLICE_X60Y165        FDPE (Setup_fdpe_C_D)       -0.001     7.697    FDPE_21
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.349     5.865    pcie_clk
    SLICE_X22Y134        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        FDPE (Prop_fdpe_C_Q)         0.393     6.258 r  FDPE_48/Q
                         net (fo=1, routed)           0.122     6.380    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X22Y134        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.250     7.521    pcie_clk
    SLICE_X22Y134        FDPE                                         r  FDPE_49/C
                         clock pessimism              0.344     7.865    
                         clock uncertainty           -0.071     7.794    
    SLICE_X22Y134        FDPE (Setup_fdpe_C_D)       -0.001     7.793    FDPE_49
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.245     5.762    pcie_clk
    SLICE_X44Y175        FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDPE (Prop_fdpe_C_Q)         0.393     6.155 r  FDPE_18/Q
                         net (fo=1, routed)           0.122     6.277    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X44Y175        FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.147     7.419    pcie_clk
    SLICE_X44Y175        FDPE                                         r  FDPE_19/C
                         clock pessimism              0.343     7.762    
                         clock uncertainty           -0.071     7.690    
    SLICE_X44Y175        FDPE (Setup_fdpe_C_D)       -0.001     7.689    FDPE_19
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    5.760ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.243     5.760    pcie_clk
    SLICE_X47Y174        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDPE (Prop_fdpe_C_Q)         0.341     6.101 r  FDPE_26/Q
                         net (fo=1, routed)           0.122     6.223    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X47Y174        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.144     7.416    pcie_clk
    SLICE_X47Y174        FDPE                                         r  FDPE_27/C
                         clock pessimism              0.344     7.760    
                         clock uncertainty           -0.071     7.688    
    SLICE_X47Y174        FDPE (Setup_fdpe_C_D)       -0.026     7.662    FDPE_27
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 2.631ns (40.520%)  route 3.862ns (59.480%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.280     5.797    pcie_clk
    RAMB18_X2Y68         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.643 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.562     9.205    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y194        LUT3 (Prop_lut3_I1_O)        0.097     9.302 r  pcie_s7_i_73/O
                         net (fo=9, routed)           0.937    10.239    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT3 (Prop_lut3_I0_O)        0.244    10.483 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.532    11.015    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X42Y204        LUT6 (Prop_lut6_I5_O)        0.250    11.265 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.404    11.669    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X42Y207        LUT6 (Prop_lut6_I5_O)        0.097    11.766 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.427    12.193    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X43Y207        LUT3 (Prop_lut3_I0_O)        0.097    12.290 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.290    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1_n_0
    SLICE_X43Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X43Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X43Y207        FDRE (Setup_fdre_C_D)        0.032    13.798    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 2.631ns (41.821%)  route 3.660ns (58.179%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.280     5.797    pcie_clk
    RAMB18_X2Y68         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.643 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.562     9.205    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y194        LUT3 (Prop_lut3_I1_O)        0.097     9.302 f  pcie_s7_i_73/O
                         net (fo=9, routed)           0.937    10.239    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT3 (Prop_lut3_I0_O)        0.244    10.483 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.532    11.015    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X42Y204        LUT6 (Prop_lut6_I5_O)        0.250    11.265 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.404    11.669    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X42Y207        LUT6 (Prop_lut6_I5_O)        0.097    11.766 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.225    11.991    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X43Y207        LUT5 (Prop_lut5_I3_O)        0.097    12.088 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.088    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl0
    SLICE_X43Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X43Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X43Y207        FDRE (Setup_fdre_C_D)        0.033    13.799    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.313ns (6.021%)  route 4.886ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDPE (Prop_fdpe_C_Q)         0.313     6.252 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.886    11.138    pcie_rst
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.148    13.420    pcie_clk
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[0]/C
                         clock pessimism              0.251    13.671    
                         clock uncertainty           -0.071    13.600    
    SLICE_X62Y167        FDRE (Setup_fdre_C_R)       -0.491    13.109    basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[0]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.313ns (6.021%)  route 4.886ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDPE (Prop_fdpe_C_Q)         0.313     6.252 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.886    11.138    pcie_rst
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.148    13.420    pcie_clk
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[1]/C
                         clock pessimism              0.251    13.671    
                         clock uncertainty           -0.071    13.600    
    SLICE_X62Y167        FDRE (Setup_fdre_C_R)       -0.491    13.109    basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[1]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.313ns (6.021%)  route 4.886ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDPE (Prop_fdpe_C_Q)         0.313     6.252 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.886    11.138    pcie_rst
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.148    13.420    pcie_clk
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[2]/C
                         clock pessimism              0.251    13.671    
                         clock uncertainty           -0.071    13.600    
    SLICE_X62Y167        FDRE (Setup_fdre_C_R)       -0.491    13.109    basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be_reg[2]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.313ns (6.021%)  route 4.886ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDPE (Prop_fdpe_C_Q)         0.313     6.252 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.886    11.138    pcie_rst
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.148    13.420    pcie_clk
    SLICE_X62Y167        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid_reg/C
                         clock pessimism              0.251    13.671    
                         clock uncertainty           -0.071    13.600    
    SLICE_X62Y167        FDRE (Setup_fdre_C_R)       -0.491    13.109    basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid_reg
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  1.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.128ns (15.891%)  route 0.678ns (84.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.128     2.713 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[36]/Q
                         net (fo=1, routed)           0.678     3.391    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[4]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[4])
                                                      0.366     3.311    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[42]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.452%)  route 0.772ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[10]/Q
                         net (fo=1, routed)           0.772     3.498    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[42]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[42]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[42])
                                                      0.473     3.418    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.250ns (63.139%)  route 0.146ns (36.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.673     2.645    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y200        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y200        FDRE (Prop_fdre_C_Q)         0.148     2.793 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[5]/Q
                         net (fo=1, routed)           0.146     2.939    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[5]
    SLICE_X42Y199        LUT3 (Prop_lut3_I0_O)        0.102     3.041 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000     3.041    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/p_1_in[5]
    SLICE_X42Y199        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.855     3.203    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y199        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                         clock pessimism             -0.381     2.822    
    SLICE_X42Y199        FDRE (Hold_fdre_C_D)         0.131     2.953    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSRCRDY
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y210        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y210        FDRE (Prop_fdre_C_Q)         0.164     2.806 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/Q
                         net (fo=2, routed)           0.496     3.301    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tsrc_rdy
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSRCRDY
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.614     2.712    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTSRCRDY)
                                                      0.499     3.211    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.196%)  route 0.787ns (84.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/Q
                         net (fo=1, routed)           0.787     3.513    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[55]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[55])
                                                      0.475     3.420    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.141ns (15.739%)  route 0.755ns (84.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y193        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y193        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/Q
                         net (fo=1, routed)           0.755     3.481    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[47]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[47])
                                                      0.442     3.387    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[62]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.465%)  route 0.757ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.128     2.712 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[30]/Q
                         net (fo=1, routed)           0.757     3.469    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[62]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[62]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[62])
                                                      0.424     3.369    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.128ns (14.899%)  route 0.731ns (85.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.128     2.713 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]/Q
                         net (fo=1, routed)           0.731     3.444    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[6]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[6]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[6])
                                                      0.393     3.338    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[49]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.832%)  route 0.810ns (85.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/Q
                         net (fo=1, routed)           0.810     3.535    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[49]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[49]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[49])
                                                      0.474     3.419    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.419    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.571     2.542    pcie_clk
    SLICE_X47Y174        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.683 r  FDPE_26/Q
                         net (fo=1, routed)           0.055     2.738    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X47Y174        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.837     3.185    pcie_clk
    SLICE_X47Y174        FDPE                                         r  FDPE_27/C
                         clock pessimism             -0.643     2.542    
    SLICE_X47Y174        FDPE (Hold_fdpe_C_D)         0.075     2.617    FDPE_27
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y35     storage_4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y68     storage_4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB36_X3Y32     storage_5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X3Y66     storage_5_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y175    FDPE_18/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y175    FDPE_19/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X60Y165    FDPE_20/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_18/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_18/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_19/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_19/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_20/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_20/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_21/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_21/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y174    FDPE_26/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y174    FDPE_26/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_18/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_19/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y175    FDPE_19/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_20/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_20/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_21/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y165    FDPE_21/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y174    FDPE_26/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y174    FDPE_26/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.438ns (33.795%)  route 0.858ns (66.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X47Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.610     6.889    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y209        LUT2 (Prop_lut2_I0_O)        0.097     6.986 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.248     7.234    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y209        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.312    13.898    
                         clock uncertainty           -0.071    13.827    
    SLICE_X45Y209        FDPE (Recov_fdpe_C_PRE)     -0.409    13.418    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.418    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.438ns (33.795%)  route 0.858ns (66.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X47Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.610     6.889    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y209        LUT2 (Prop_lut2_I0_O)        0.097     6.986 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.248     7.234    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y209        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.312    13.898    
                         clock uncertainty           -0.071    13.827    
    SLICE_X45Y209        FDPE (Recov_fdpe_C_PRE)     -0.409    13.418    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.418    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  6.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.184ns (31.131%)  route 0.407ns (68.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X47Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.290     3.073    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y209        LUT2 (Prop_lut2_I0_O)        0.043     3.116 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.117     3.233    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y209        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.946     3.294    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.614     2.680    
    SLICE_X45Y209        FDPE (Remov_fdpe_C_PRE)     -0.162     2.518    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.184ns (31.131%)  route 0.407ns (68.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X47Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.290     3.073    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y209        LUT2 (Prop_lut2_I0_O)        0.043     3.116 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.117     3.233    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y209        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.946     3.294    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y209        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.614     2.680    
    SLICE_X45Y209        FDPE (Remov_fdpe_C_PRE)     -0.162     2.518    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.715    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
Reference     | Input                    | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock         | Port                     | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
clk100        | ad9361_rfic_stat[0]      | FDRE      | -     |    -0.966 (r) | FAST    |     5.802 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[1]      | FDRE      | -     |    -0.753 (r) | FAST    |     5.573 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[2]      | FDRE      | -     |    -1.348 (r) | FAST    |     6.248 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[3]      | FDRE      | -     |    -1.031 (r) | FAST    |     5.984 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[4]      | FDRE      | -     |    -0.859 (r) | FAST    |     5.766 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[5]      | FDRE      | -     |    -1.305 (r) | FAST    |     6.200 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[6]      | FDRE      | -     |    -1.383 (r) | FAST    |     6.349 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[7]      | FDRE      | -     |    -0.597 (r) | FAST    |     5.446 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_spi_miso          | FDRE      | -     |    -0.509 (r) | FAST    |     5.297 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | flash_miso               | FDRE      | -     |    -1.406 (r) | FAST    |     5.892 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | gpios[0]                 | FDRE      | -     |    -2.280 (r) | FAST    |     6.965 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.613 (r) | FAST    |     8.680 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.613 (f) | FAST    |     8.680 (f) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.612 (r) | FAST    |     8.677 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.612 (f) | FAST    |     8.677 (f) | SLOW    | basesoc_crg_clkout0       |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | gpios[0]                 | IDDR (IO) | -     |    -0.019 (r) | SLOW    |     0.774 (r) | FAST    |                           |
rfic_clk      | gpios[0]                 | IDDR (IO) | -     |    -0.019 (f) | SLOW    |     0.774 (f) | FAST    |                           |
rfic_clk      | gpios[1]                 | IDDR (IO) | -     |     0.055 (r) | SLOW    |     0.758 (r) | FAST    |                           |
rfic_clk      | gpios[1]                 | IDDR (IO) | -     |     0.055 (f) | SLOW    |     0.758 (f) | FAST    |                           |
rfic_clk      | gpios[2]                 | IDDR (IO) | -     |     0.099 (r) | SLOW    |     0.700 (r) | FAST    |                           |
rfic_clk      | gpios[2]                 | IDDR (IO) | -     |     0.099 (f) | SLOW    |     0.700 (f) | FAST    |                           |
rfic_clk      | gpios[3]                 | IDDR (IO) | -     |    -0.082 (r) | SLOW    |     0.833 (r) | FAST    |                           |
rfic_clk      | gpios[3]                 | IDDR (IO) | -     |    -0.082 (f) | SLOW    |     0.833 (f) | FAST    |                           |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.088 (r) | FAST    |     2.101 (r) | SLOW    | basesoc_s7pciephy_clkout0 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.081 (r) | FAST    |     2.101 (r) | SLOW    | basesoc_s7pciephy_clkout1 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDRE      | -     |     0.108 (r) | FAST    |     2.107 (r) | SLOW    | basesoc_s7pciephy_clkout3 |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
Reference | Output                   | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock     | Port                     | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
clk100    | ad9361_rfic_ctrl[0]      | FDRE      | -     |     16.413 (r) | SLOW    |      7.221 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[1]      | FDRE      | -     |     16.053 (r) | SLOW    |      6.986 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[2]      | FDRE      | -     |     16.860 (r) | SLOW    |      7.464 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[3]      | FDRE      | -     |     16.845 (r) | SLOW    |      7.413 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_en_agc       | FDRE      | -     |     16.731 (r) | SLOW    |      7.394 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_enable       | FDRE      | -     |     16.865 (r) | SLOW    |      7.468 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_rst_n        | FDRE      | -     |     17.484 (r) | SLOW    |      7.790 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_txnrx        | FDRE      | -     |     17.591 (r) | SLOW    |      7.853 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_clk           | FDRE      | -     |     17.468 (r) | SLOW    |      7.809 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_cs_n          | FDRE      | -     |     18.965 (r) | SLOW    |      8.627 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_mosi          | FDRE      | -     |     17.130 (r) | SLOW    |      7.622 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_cs_n               | FDRE      | -     |     16.469 (r) | SLOW    |      6.983 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_mosi               | FDRE      | -     |     17.293 (r) | SLOW    |      7.429 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.682 (r) | SLOW    |      5.106 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.682 (f) | SLOW    |      5.106 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.676 (r) | SLOW    |      5.103 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.676 (f) | SLOW    |      5.103 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_pwm               | FDRE      | -     |     16.049 (r) | SLOW    |      6.723 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | user_led                 | FDRE      | -     |     15.840 (r) | SLOW    |      6.478 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.331 (r) | SLOW    |      5.534 (r) | FAST    | basesoc_crg_clkout1 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.331 (f) | SLOW    |      5.534 (f) | FAST    | basesoc_crg_clkout1 |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (r) | SLOW    |      1.499 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (f) | SLOW    |      1.499 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (r) | SLOW    |      1.498 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (f) | SLOW    |      1.498 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (r) | SLOW    |      1.515 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (f) | SLOW    |      1.515 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (r) | SLOW    |      1.526 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (f) | SLOW    |      1.526 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.543 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.543 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.541 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.541 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.532 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.532 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (r) | SLOW    |      1.537 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (f) | SLOW    |      1.537 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (r) | SLOW    |      1.514 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (f) | SLOW    |      1.514 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (r) | SLOW    |      1.525 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (f) | SLOW    |      1.525 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.542 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.542 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.540 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.540 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.536 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.536 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.530 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.530 (f) | FAST    |                     |
rfic_clk  | gpios[0]                 | ODDR (IO) | -     |      5.216 (r) | SLOW    |      1.698 (r) | FAST    |                     |
rfic_clk  | gpios[0]                 | ODDR (IO) | -     |      5.216 (f) | SLOW    |      1.698 (f) | FAST    |                     |
rfic_clk  | gpios[1]                 | ODDR (IO) | -     |      5.021 (r) | SLOW    |      1.629 (r) | FAST    |                     |
rfic_clk  | gpios[1]                 | ODDR (IO) | -     |      5.021 (f) | SLOW    |      1.629 (f) | FAST    |                     |
rfic_clk  | gpios[2]                 | ODDR (IO) | -     |      5.099 (r) | SLOW    |      1.631 (r) | FAST    |                     |
rfic_clk  | gpios[2]                 | ODDR (IO) | -     |      5.099 (f) | SLOW    |      1.631 (f) | FAST    |                     |
rfic_clk  | gpios[3]                 | ODDR (IO) | -     |      5.218 (r) | SLOW    |      1.722 (r) | FAST    |                     |
rfic_clk  | gpios[3]                 | ODDR (IO) | -     |      5.218 (f) | SLOW    |      1.722 (f) | FAST    |                     |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source        | Destination   |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock         | Clock         | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100        | clk100        |         8.094 | SLOW    |               |         |               |         |               |         |
dna_clk       | clk100        |        -1.535 | FAST    |               |         |               |         |               |         |
icap_clk      | clk100        |        -1.816 | FAST    |               |         |               |         |               |         |
jtag_clk      | clk100        |        -1.719 | FAST    |               |         |               |         |               |         |
rfic_clk      | clk100        |         0.018 | FAST    |               |         |               |         |               |         |
si5351_clk0   | clk100        |        -1.057 | FAST    |               |         |               |         |               |         |
si5351_clk1   | clk100        |         1.481 | FAST    |               |         |               |         |               |         |
txoutclk_x0y0 | clk100        |         3.102 | SLOW    |               |         |               |         |               |         |
dna_clk       | dna_clk       |         5.446 | SLOW    |               |         |               |         |               |         |
clk100        | icap_clk      |        13.590 | SLOW    |               |         |               |         |               |         |
icap_clk      | icap_clk      |         6.379 | SLOW    |               |         |               |         |               |         |
clk100        | jtag_clk      |        13.977 | SLOW    |               |         |               |         |               |         |
jtag_clk      | jtag_clk      |         4.391 | SLOW    |               |         |               |         |               |         |
clk100        | rfic_clk      |        16.166 | SLOW    |               |         |               |         |               |         |
rfic_clk      | rfic_clk      |         3.583 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk0   |        11.809 | SLOW    |               |         |               |         |               |         |
si5351_clk0   | si5351_clk0   |         5.226 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk1   |         9.473 | SLOW    |               |         |               |         |               |         |
si5351_clk1   | si5351_clk1   |         7.701 | SLOW    |               |         |               |         |               |         |
clk100        | txoutclk_x0y0 |         8.541 | SLOW    |               |         |               |         |               |         |
txoutclk_x0y0 | txoutclk_x0y0 |         6.492 | SLOW    |         2.635 | SLOW    |               |         |               |         |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.613 ns
Ideal Clock Offset to Actual Clock: 0.466 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ad9361_rfic_rx_data_n[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       | -0.159 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.752 ns
Ideal Clock Offset to Actual Clock: 3.473 ns
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                    |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source              |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ad9361_rfic_stat[0] |  -0.966 (r) | FAST    |   5.802 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[1] |  -0.753 (r) | FAST    |   5.573 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[2] |  -1.348 (r) | FAST    |   6.248 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[3] |  -1.031 (r) | FAST    |   5.984 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[4] |  -0.859 (r) | FAST    |   5.766 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[5] |  -1.305 (r) | FAST    |   6.200 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[6] |  -1.383 (r) | FAST    |   6.349 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[7] |  -0.597 (r) | FAST    |   5.446 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary  |  -0.597 (r) | FAST    |   6.349 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.685 ns
Ideal Clock Offset to Actual Clock: 4.623 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
gpios[0]           |  -2.280 (r) | FAST    |   6.965 (r) | SLOW    |       inf |       inf |             - |
gpios[1]           |           - | -       |           - | -       |       inf |       inf |             - |
gpios[2]           |           - | -       |           - | -       |       inf |       inf |             - |
gpios[3]           |           - | -       |           - | -       |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.280 (r) | FAST    |   6.965 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.932 ns
Ideal Clock Offset to Actual Clock: 0.367 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
gpios[0]           | -0.019 (r) | SLOW    |  0.774 (r) | FAST    |       inf |       inf |             - |
gpios[0]           | -0.019 (f) | SLOW    |  0.774 (f) | FAST    |       inf |       inf |             - |
gpios[1]           |  0.055 (r) | SLOW    |  0.758 (r) | FAST    |       inf |       inf |             - |
gpios[1]           |  0.055 (f) | SLOW    |  0.758 (f) | FAST    |       inf |       inf |             - |
gpios[2]           |  0.099 (r) | SLOW    |  0.700 (r) | FAST    |       inf |       inf |             - |
gpios[2]           |  0.099 (f) | SLOW    |  0.700 (f) | FAST    |       inf |       inf |             - |
gpios[3]           | -0.082 (r) | SLOW    |  0.833 (r) | FAST    |       inf |       inf |             - |
gpios[3]           | -0.082 (f) | SLOW    |  0.833 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.099 (r) | SLOW    |  0.833 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.807 ns
--------------------+--------------+---------+-------------+---------+----------+
                    |      Max     | Process |     Min     | Process | Edge     |
Pad                 |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
--------------------+--------------+---------+-------------+---------+----------+
ad9361_rfic_ctrl[0] |   16.413 (r) | SLOW    |   7.221 (r) | FAST    |    0.360 |
ad9361_rfic_ctrl[1] |   16.053 (r) | SLOW    |   6.986 (r) | FAST    |    0.000 |
ad9361_rfic_ctrl[2] |   16.860 (r) | SLOW    |   7.464 (r) | FAST    |    0.807 |
ad9361_rfic_ctrl[3] |   16.845 (r) | SLOW    |   7.413 (r) | FAST    |    0.792 |
--------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary  |   16.860 (r) | SLOW    |   6.986 (r) | FAST    |    0.807 |
--------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.029 ns
-------------------------+-------------+---------+-------------+---------+----------+
                         |     Max     | Process |     Min     | Process | Edge     |
Pad                      |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------------+-------------+---------+-------------+---------+----------+
ad9361_rfic_tx_data_n[0] |   3.188 (r) | SLOW    |   1.515 (r) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[0] |   3.188 (f) | SLOW    |   1.515 (f) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[1] |   3.195 (r) | SLOW    |   1.526 (r) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[1] |   3.195 (f) | SLOW    |   1.526 (f) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[2] |   3.213 (r) | SLOW    |   1.543 (r) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[2] |   3.213 (f) | SLOW    |   1.543 (f) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[3] |   3.213 (r) | SLOW    |   1.541 (r) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[3] |   3.213 (f) | SLOW    |   1.541 (f) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[4] |   3.206 (r) | SLOW    |   1.532 (r) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[4] |   3.206 (f) | SLOW    |   1.532 (f) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[5] |   3.207 (r) | SLOW    |   1.537 (r) | FAST    |    0.024 |
ad9361_rfic_tx_data_n[5] |   3.207 (f) | SLOW    |   1.537 (f) | FAST    |    0.024 |
ad9361_rfic_tx_data_p[0] |   3.187 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[0] |   3.187 (f) | SLOW    |   1.514 (f) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[1] |   3.194 (r) | SLOW    |   1.525 (r) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[1] |   3.194 (f) | SLOW    |   1.525 (f) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[2] |   3.212 (r) | SLOW    |   1.542 (r) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[2] |   3.212 (f) | SLOW    |   1.542 (f) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[3] |   3.212 (r) | SLOW    |   1.540 (r) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[3] |   3.212 (f) | SLOW    |   1.540 (f) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[4] |   3.205 (r) | SLOW    |   1.531 (r) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[4] |   3.205 (f) | SLOW    |   1.531 (f) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[5] |   3.206 (r) | SLOW    |   1.536 (r) | FAST    |    0.023 |
ad9361_rfic_tx_data_p[5] |   3.206 (f) | SLOW    |   1.536 (f) | FAST    |    0.023 |
-------------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary       |   3.213 (r) | SLOW    |   1.514 (r) | FAST    |    0.029 |
-------------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.197 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
gpios[0]           |   5.216 (r) | SLOW    |   1.698 (r) | FAST    |    0.194 |
gpios[0]           |   5.216 (f) | SLOW    |   1.698 (f) | FAST    |    0.194 |
gpios[1]           |   5.021 (r) | SLOW    |   1.629 (r) | FAST    |    0.000 |
gpios[1]           |   5.021 (f) | SLOW    |   1.629 (f) | FAST    |    0.000 |
gpios[2]           |   5.099 (r) | SLOW    |   1.631 (r) | FAST    |    0.078 |
gpios[2]           |   5.099 (f) | SLOW    |   1.631 (f) | FAST    |    0.078 |
gpios[3]           |   5.218 (r) | SLOW    |   1.722 (r) | FAST    |    0.197 |
gpios[3]           |   5.218 (f) | SLOW    |   1.722 (f) | FAST    |    0.197 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.218 (r) | SLOW    |   1.629 (r) | FAST    |    0.197 |
-------------------+-------------+---------+-------------+---------+----------+




