 2
出(4)-(6)。然而，縱觀目前的文獻，大部分的
解決方法為更改製程參數或材料，如此將間
接改變其他步驟的製程參數導致複雜度增
加。因此，本計畫利用佈局設計方法來實現
同時具有高崩潰電壓及低導通電阻的
LDMOS 元件，此外元件的高頻特性，也可
藉由佈局設計來改進。 
當 LDMOS 在高電壓操作時，元件汲極
區附近產生的高電場，將使元件遭遇到熱載
子驅迫(hot carrier stress)，並對元件造成損
害。由於電晶體的熱載子效應將使汲極電
流、輸出電導、與轉導(transconductance)退
化；因此，其對元件高頻特性之影響亦應考
慮。在多數文獻中，LDMOS 可靠度的問題
大多著重於直流特性之研究(7)(8)，僅有少數
研究工作群討論熱載子效應對射頻行為的
影響(9)(10)。另外，元件可靠度的研究大多著
重在個別元件參數的退化情形，例如：臨界
電壓、轉導、汲極電流等參數與時間的關
係，這些關係式又為 stress 電壓的函數。因
之，藉由改變元件的 stress 電壓，可以預測
元件在正常工作條件下的壽命；這種方法通
常僅限於元件設計使用，並無法滿足電路設
計者的需求，欲模擬電路的特性與壽命，必
須建立包含可靠度參數的元件模型，以在電
路模擬器(simulator)中實現。因此，本計畫
研究熱載子效應對 LDMOS 的高頻特性的
影響，建立模型參數與 stress 條件之關係，
以應用於電路的可靠度預測。 
 
 
三、研究方法 
 
本計畫首先最佳化 LDMOS 的佈局設
計，以改善元件的高頻特性，同時研究元件
的可靠度特性，並了解熱載子效應對高頻特
性的影響。 
 
A. 元件設計 
本計畫設計一組不同通道長度、drift 
region 長度、field plate 長度、指跟數、指跟
長度、cell 數目與 cell 間距的 LDMOS 元件，
以期建立最佳化元件性能的設計準則。通常
元件的截止頻率可由通道長度的縮減來提
升，而最大震盪頻率的提升與功率損耗的減
少，則需設法降低 drift region 的電阻與寄生
電容；因此，drift region 的佈局設計是一項
重點。過去我們設計的 square ring 結構，雖
然比傳統的 multi-finger 結構有較佳的高頻
與功率特性，但其 corner 存在額外的寄生電
容，而且較不易散熱，本計畫設計圓形的
ring 結構來避免 corner 效應，並增加 cell 的
間距來改善熱效應。元件佈局結構如圖 1 所
示。 
 
  Multi-finger   
 
  Square Ring       
 
  Circle Ring      
     
圖 1：單一 cell 的 LDMOS 佈局結構。 
 
B. 元件測試 
元件製作完成後，對元件進行 S 參數、
功率參數與熱參數之量測分析。首先，我們
利用 IC-CAP 軟體控制高頻測試儀器進行元
件的 S 參數量測。在量測之前，先運用 SOLT
方法進行系統的校正，然後進行 S 參數的量
測。但此時所得之結果仍包含 metal pads 所
形成寄生元件的效應，最後，還要利用已建
立的 de-embedded 技術，將 metal pad 的寄
 4
on-resistance (RON) at gate voltage VGS=5 V, 
and the results are listed in Table 1. It can be 
seen that the circle ring structure had lower 
RON than the multi-finger structure. This was 
attributed to the lower resistance in drift 
region because of the larger equivalent drift 
width in circle ring structure. Moreover, we 
found that the breakdown voltages at VGS=0 V 
were not changed by different layout designs 
(see Table I). 
0 5 10 15 20 25 30 35
0
5
10
15
20
25
30
35
40
 
 
D
ra
in
 C
ur
re
nt
 (m
A)
Drain Voltage (V)
Finger Structure, W=80 µm
VGS=1, 2, 3, 4, 5, 6, 7, 8 V
 
(a) 
0 5 10 15 20 25 30 35
0
5
10
15
20
25
30
35
40
 
 
D
ra
in
 C
ur
re
nt
 (m
A)
Drain Voltage (V)
Circle Structure, W=80 µm
VGS=1, 2, 3, 4, 5, 6, 7, 8 V
 
 (b) 
圖 3：LDMOS 的直流輸出特性。 
 
 
表 1：LDMOS 的導通電阻(RON)、崩潰電壓(VBD)
及熱阻(RTH)。元件總寬度為 80 µm。 
 RON (Ω-mm) VBD (V) RTH (oC/W)
Finger 9.84 41 79 
Circle 8.96 41 56 
 
From the output I–V characteristics, we 
observe a negative output resistance in the 
high-current region. With high current density 
in the transistor, the rise in device temperature 
resulted from the dissipated power becomes 
significant. The increased device temperature 
reduces the carrier mobility and saturation 
velocity. To describe the self-heating effect, 
we extracted the thermal resistance (RTH) of 
different layout structures shown in Table I. 
The multi-finger device had higher thermal 
resistance compared to circle ring devices. 
Due to compact layout area, the self-heating 
effect in the multi-finger structure is 
significant. The device self-heating can be 
improved by increasing the distance between 
each cell. 
Figure 4 compares the body currents in 
LDMOS with different structures. For body 
current measurement, the p-body and source 
contacts were disconnected in the test devices. 
Before quasi-saturation, the impact ionization 
mainly comes from the channel region [12]. 
Owing to lower resistance in drift region for 
circle ring structure, the voltage drop (and 
thus the electric field) at the channel edge will 
be higher than that in the multi-finger 
structure. Hence the circle ring structure had 
higher first peak body current. As the 
quasi-saturation occurs, the maximum impact 
ionization shifts toward the drift region, and 
the body current rises again [12]. It is shown 
that the increase of the second peak body 
current has been suppressed in the circle ring 
structure due to the reduction of 
quasi-saturation effect. 
0 1 2 3 4 5 6 7 8 9 10
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
 Finger
 Circle
 
 
|B
od
y 
C
ur
re
nt
| (
m
A)
Gate Voltage (V)
W=80 µm
VDS=25 V
Quasi-saturation
圖 4： LDMOS 的基體電流(body current)特性。 
 6
for different structures are shown in Fig. 8. 
The circle structure shows a slight better 
linearity than that in the multi-finger one due 
to the suppression of quasi-saturation. 
Fig. 9 shows the power characteristics of 
the square ring LDMOS with different Wcell. 
The transistor with large Wcell had larger 
power gain and output power due to lower 
drain parasitic capacitance, but they degraded 
earlier when input power was larger than 1-dB 
compression point. As the Wcell increases, the 
reduced drain current makes the negative duty 
cycle of output waveform enter the cutoff 
region earlier (see Fig. 5) and the gain 
compression occurs prior. Consequently, 
although the square device with large Wcell 
showed higher value of output power, power 
gain and PAE, the operating range was 
narrower. Fig. 10 shows the IIP3 and OIP3 for 
the square ring devices with different Wcell. 
The device with Wcell=100 µm had best 
linearity as compared to the other ones. 
-20 -15 -10 -5 0 5 10 15 20
-100
-80
-60
-40
-20
0
20
40
OIP3
IIP3
VGS= 2.5V
VDS= 20V
f= 1.8GHz
 
 
O
ut
pu
t P
ow
er
 &
 IM
3 
(d
B
m
)
Input Power (dBm)
 Finger
 Circle
Pout
IM3
圖8：LDMOS的線性特性。 
-20 -15 -10 -5 0 5 10
-5
0
5
10
15
20
25
30
0
5
10
15
20
25
30
VGS = 2.5V, VDS = 20V
f = 1.8GHz
O
ut
pu
t P
ow
er
 (d
B
m
) &
 P
ow
er
 G
ai
n 
(d
B
)
Input Power (dBm)
 20x20 um
 10x40 um
 4x100 um
P
A
E
 (%
)
Gain
Pout
PAE
 
圖9：方環形LDMOS的功率特性。 
-20 -15 -10 -5 0 5 10 15 20
-100
-80
-60
-40
-20
0
20
40
VGS= 2.5V
VDS= 20V
Pout
IM3
f = 1.8GHz
OIP3
IIP3
O
ut
pu
t P
ow
er
 &
 IM
3 
(d
B
m
)
Input Power (dBm)
 20x20 um
 10x40 um
  4x100 um
 
圖10：方環形LDMOS的線性特性。 
 
 
C. 熱載子效應 
 The drain current as a function of the 
gate voltage for an LDMOS under hot-carrier 
stress is shown in Fig. 11. The stressing time 
is 3 hr. The threshold voltage (VTH) is nearly 
unchanged (< 2mV), as indicated in the inset 
of Fig. 11. In addition, we found that the 
transconductance was reduced due to the 
mobility degradation after stress. Fig. 12 
compares the output characteristics of 
LDMOS before and after hot carrier stresses. 
It was observed that the stressed device had 
more serious “quasi-saturation effect” than the 
fresh one. It indicates that the oxide/Si 
interface in the drift region suffers a large 
damage after stress. Owing to the increase of 
the drain resistance, the voltage drop in drift 
region will increase. It makes the carriers in 
the drift region enter the velocity saturation 
earlier than that before hot carrier stress. 
0 1 2 3 4 5
10-8
10-7
10-6
10-5
10-4
10-3
10-2
0.0
0.2
0.4
0.6
0.8
1.0
0.80 0.81 0.82 0.83 0.84
6
8
10
12
14
 
D
ra
in
 C
ur
re
nt
 (µ
A)
Gate Voltage (V)
 
D
ra
in
 C
ur
re
nt
 (A
)
Gate Voltage (V)
 Fresh
 Stress
W=80 um, V
DS
=0.1 V
 T
ra
ns
co
nd
uc
ta
nc
e 
(m
A
/V
)
 
圖 11：熱載子效應對 LDMOS 的 ID-VGS特性之
影響。 
 8
1.5 2.0 2.5 3.0 3.5 4.0
11
12
13
14
15
16
 
 
M
ax
im
um
 O
sc
ill
at
io
n 
Fr
eq
ue
nc
y 
(G
H
z)
Gate Voltage (V)
 Fresh
 200 s
 1200 s
 10800 s
VDS=12 V
W=80 µm
 
圖 17：LDMOS 的最大震盪頻率退化情形。 
101 102 103 104
10-2
10-1
100
101
 
 
f T 
D
eg
ra
da
tio
n 
(%
)
Stress Time (s)
 Finger
 Circle
Stress VDS=26 V
 
圖 18： 不同佈局結構元件的截止頻率退化情
形。 
101 102 103 104
10-3
10-2
10-1
100
101
Increase
Increase  
 
f m
ax
 D
eg
ra
da
tio
n 
(%
)
Stress Time (s)
 Finger
 CircleStress VDS=26 V
Decrease
 
圖 19： 不同佈局結構元件的最大震盪頻率退化
情形。 
 
The degradation of the maximum 
oscillation frequency under hot carrier stress is 
shown in Fig. 17. One abnormal behavior was 
observed at low and medium gate voltages, 
where the fmax increased with increasing stress 
time. This phenomenon can be explained by 
the reduction of the gate-to-drain capacitance 
(Cgd). When the oxide traps under the bird 
bead of the field oxide increase, the Cgd is 
reduced. 
Then we compare the degradations of the 
high-frequency characteristics in different 
layout structures. As shown in Fig. 18, the fT 
degradation in the circle ring structure was 
larger than that in the multi-finger one. For 
fmax degradation, an abnormal phenomenon 
has been observed. In Fig. 19, we found that 
the fmax was increased for both devices under 
hot carrier stress before 20 s, and the 
enhancement of the circle device was lower 
than that of the multi-finger one. Beyond 20 s 
stress, the fmax in circle ring structure begun to 
decrease with increasing stress time, but the 
fmax in multi-finger structure was still 
increased. After 10800 s stress, the changes of 
the fmax in the multi-finger and circle ring 
devices were +3.8% and -0.91%, respectively. 
Owing to the large gm degradation in circle 
ring device, the reduction of Cgd after stress 
cannot cancel out the influence of gm 
degradation. Eventually, the increase of fmax 
induced by hot carrier stress is not occurred in 
the circle ring device after a long stress time.   
 
 
五、參考文獻 
[1] A. Wood et.al., IEDM Tech. Dig., 1996, p.87. 
[2] G. Vacca, Microwave Journal, vol. 49, pp. 98, 
2006 
[3] G. Ma et.al., IEDM Tech. Dig., 2005, p.361. 
[4] M. Shindo et. al., Proc. IEEE SISPAD, 2001, 
p.107. 
[5] G. Cao et. al., IEEE Trans. Electron Devices, 
vol.51, pp. 1296, 2004. 
[6] M. Kondo et. al., IEDM Tech. Dig., 2005. 
[7] C.C. Cheng et. al., IEDM Tech. Dig., 2007, p. 
881. 
[8] J.F. Chen et. al., IEEE Electron Device Lett., 
vol. 29, no. 9, pp. 1071, 2008. 
[9] M. Gares et. al., Microelectronics Reliability, 
vol. 47, pp. 1394, 2007. 
[10] J.S. Yuan et. al., IEEE Trans. Electron 
Devices, vol. 55, no. 6, pp. 1519, 2008. 
[11] M.N. Darwish, IEEE Trans. Electron Devices, 
vol. ED-33, pp. 1710, 1986. 
[12] L. Wang et al., IEEE Trans. Electron Devices, 
vol. 56, pp.492, 2009. 
 2
遺憾。 
本實驗室和交通大學孟慶宗教授共有五篇合作論文入選於今年度的亞太微波會議，其中四篇為口
頭報告，一篇則為壁報發表。首先在 12 月 8 日下午以口頭報告方式發表”True 50% Duty-Cycle 
High-Speed Divider with the Modulus of Odd Numbers”， 12 月 9 日下午則先是“Kukielka and Meyer 
Wideband Dual Feedback Amplifiers Using GaInP/GaAs HBT Technology”的壁報論文發表，然後連續
有”X-Band Weaver-Hartley Low-IF Downconverter With a Resonant LC Load”和“16.4 GHz SiGe 
BiCMOS Sub-Harmonic Mixer With Reactive I/Q Generators in RF and LO Paths”的口頭論文發表，12 月
10 日下午則是在大會議程最後一個時段口頭發表” 12~18 GHz Resistive Mixer with a Miniature 
Marchand Balun using Standard CMOS Process”。圖一為筆者和交通大學孟慶宗教授及博士班研究生魏
宏儒和徐金詳同學於會場合影。 
 
 
圖一為筆者和交通大學孟慶宗教授及其博士班研究生魏宏儒同學
和徐金詳同學於會場合影。 
 
 
今年發表論文 786 篇中， 485 篇是口頭報告，而 Poster  Presentation 則是 301 篇。以發表論
文數來說，我國今年共有 100 篇，排名第三。筆者主要參加了”Special Session on Microwave Active 
Circuits”、”High Power Amplifier Technologies”、”Low Noise Amplifiers”、”Frequency 
Converters” 、”Frequency Multipliers” 、” Active Circuit Technologies”等場次之論文宣讀。 
 
無研發成果推廣資料 
其他成果 
(無法以量化表達之
成果如辦理學術活
動、獲得獎項、重要
國際合作、研究成果
國際影響力及其他
協助產業技術發展
之 具 體 效 益 事 項
等，請以文字敘述填
列。) 
協助聯華電子公司(UMC)之 LDMOS 製程技術由一般高壓應用跨足至射頻功率放大
器應用。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
