# do opAND.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:27:40 on Oct 30,2025
# vlog -work work AND.vo 
# -- Compiling module opAND
# -- Compiling module hard_block
# 
# Top level modules:
# 	opAND
# End time: 09:27:40 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:27:40 on Oct 30,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module opAND_vlg_vec_tst
# 
# Top level modules:
# 	opAND_vlg_vec_tst
# End time: 09:27:40 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.opAND_vlg_vec_tst 
# Start time: 09:27:40 on Oct 30,2025
# Loading work.opAND_vlg_vec_tst
# Loading work.opAND
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /opAND_vlg_vec_tst
# End time: 09:27:40 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
