// Seed: 1789020949
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    input wand id_4
    , id_40,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wor id_15,
    input supply1 id_16,
    input wand id_17,
    input supply1 id_18,
    input wire id_19,
    output wor id_20,
    input supply0 id_21,
    output supply0 id_22,
    output supply1 id_23,
    output supply1 id_24,
    output wire id_25,
    input uwire id_26,
    input uwire id_27,
    output tri id_28,
    input tri id_29,
    input tri0 id_30,
    input tri1 id_31,
    input tri0 id_32,
    input tri0 id_33,
    output supply1 id_34,
    input supply0 id_35,
    input supply1 id_36,
    output tri0 id_37,
    input wire id_38
);
  wire id_41;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5,
    input wand id_6,
    output supply1 id_7,
    output logic id_8,
    input tri id_9,
    input logic id_10,
    input tri id_11,
    input supply0 id_12
);
  assign id_1 = 1;
  initial begin
    $display(1);
    id_8 <= (id_10);
  end
  module_0(
      id_11,
      id_7,
      id_6,
      id_5,
      id_11,
      id_12,
      id_9,
      id_7,
      id_6,
      id_5,
      id_1,
      id_0,
      id_2,
      id_5,
      id_5,
      id_12,
      id_9,
      id_9,
      id_11,
      id_4,
      id_7,
      id_11,
      id_2,
      id_1,
      id_2,
      id_1,
      id_3,
      id_11,
      id_2,
      id_4,
      id_4,
      id_11,
      id_11,
      id_9,
      id_7,
      id_6,
      id_12,
      id_1,
      id_4
  );
  supply1 id_14 = id_12;
  uwire id_15 = {id_15{id_4}};
  wire id_16;
endmodule
