// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_resetCurrentSliceHW_HH_
#define _a0_resetCurrentSliceHW_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct a0_resetCurrentSliceHW : public sc_module {
    // Port declarations 134
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > glPLSlices_0_address0;
    sc_out< sc_logic > glPLSlices_0_ce0;
    sc_out< sc_logic > glPLSlices_0_we0;
    sc_out< sc_lv<8> > glPLSlices_0_d0;
    sc_out< sc_lv<13> > glPLSlices_0_address1;
    sc_out< sc_logic > glPLSlices_0_ce1;
    sc_out< sc_logic > glPLSlices_0_we1;
    sc_out< sc_lv<8> > glPLSlices_0_d1;
    sc_out< sc_lv<13> > glPLSlices_1_address0;
    sc_out< sc_logic > glPLSlices_1_ce0;
    sc_out< sc_logic > glPLSlices_1_we0;
    sc_out< sc_lv<8> > glPLSlices_1_d0;
    sc_out< sc_lv<13> > glPLSlices_1_address1;
    sc_out< sc_logic > glPLSlices_1_ce1;
    sc_out< sc_logic > glPLSlices_1_we1;
    sc_out< sc_lv<8> > glPLSlices_1_d1;
    sc_out< sc_lv<13> > glPLSlices_2_address0;
    sc_out< sc_logic > glPLSlices_2_ce0;
    sc_out< sc_logic > glPLSlices_2_we0;
    sc_out< sc_lv<8> > glPLSlices_2_d0;
    sc_out< sc_lv<13> > glPLSlices_2_address1;
    sc_out< sc_logic > glPLSlices_2_ce1;
    sc_out< sc_logic > glPLSlices_2_we1;
    sc_out< sc_lv<8> > glPLSlices_2_d1;
    sc_out< sc_lv<13> > glPLSlices_3_address0;
    sc_out< sc_logic > glPLSlices_3_ce0;
    sc_out< sc_logic > glPLSlices_3_we0;
    sc_out< sc_lv<8> > glPLSlices_3_d0;
    sc_out< sc_lv<13> > glPLSlices_3_address1;
    sc_out< sc_logic > glPLSlices_3_ce1;
    sc_out< sc_logic > glPLSlices_3_we1;
    sc_out< sc_lv<8> > glPLSlices_3_d1;
    sc_out< sc_lv<13> > glPLSlices_4_address0;
    sc_out< sc_logic > glPLSlices_4_ce0;
    sc_out< sc_logic > glPLSlices_4_we0;
    sc_out< sc_lv<8> > glPLSlices_4_d0;
    sc_out< sc_lv<13> > glPLSlices_4_address1;
    sc_out< sc_logic > glPLSlices_4_ce1;
    sc_out< sc_logic > glPLSlices_4_we1;
    sc_out< sc_lv<8> > glPLSlices_4_d1;
    sc_out< sc_lv<13> > glPLSlices_5_address0;
    sc_out< sc_logic > glPLSlices_5_ce0;
    sc_out< sc_logic > glPLSlices_5_we0;
    sc_out< sc_lv<8> > glPLSlices_5_d0;
    sc_out< sc_lv<13> > glPLSlices_5_address1;
    sc_out< sc_logic > glPLSlices_5_ce1;
    sc_out< sc_logic > glPLSlices_5_we1;
    sc_out< sc_lv<8> > glPLSlices_5_d1;
    sc_out< sc_lv<13> > glPLSlices_6_address0;
    sc_out< sc_logic > glPLSlices_6_ce0;
    sc_out< sc_logic > glPLSlices_6_we0;
    sc_out< sc_lv<8> > glPLSlices_6_d0;
    sc_out< sc_lv<13> > glPLSlices_6_address1;
    sc_out< sc_logic > glPLSlices_6_ce1;
    sc_out< sc_logic > glPLSlices_6_we1;
    sc_out< sc_lv<8> > glPLSlices_6_d1;
    sc_out< sc_lv<13> > glPLSlices_7_address0;
    sc_out< sc_logic > glPLSlices_7_ce0;
    sc_out< sc_logic > glPLSlices_7_we0;
    sc_out< sc_lv<8> > glPLSlices_7_d0;
    sc_out< sc_lv<13> > glPLSlices_7_address1;
    sc_out< sc_logic > glPLSlices_7_ce1;
    sc_out< sc_logic > glPLSlices_7_we1;
    sc_out< sc_lv<8> > glPLSlices_7_d1;
    sc_out< sc_lv<13> > glPLSlices_8_address0;
    sc_out< sc_logic > glPLSlices_8_ce0;
    sc_out< sc_logic > glPLSlices_8_we0;
    sc_out< sc_lv<8> > glPLSlices_8_d0;
    sc_out< sc_lv<13> > glPLSlices_8_address1;
    sc_out< sc_logic > glPLSlices_8_ce1;
    sc_out< sc_logic > glPLSlices_8_we1;
    sc_out< sc_lv<8> > glPLSlices_8_d1;
    sc_out< sc_lv<13> > glPLSlices_9_address0;
    sc_out< sc_logic > glPLSlices_9_ce0;
    sc_out< sc_logic > glPLSlices_9_we0;
    sc_out< sc_lv<8> > glPLSlices_9_d0;
    sc_out< sc_lv<13> > glPLSlices_9_address1;
    sc_out< sc_logic > glPLSlices_9_ce1;
    sc_out< sc_logic > glPLSlices_9_we1;
    sc_out< sc_lv<8> > glPLSlices_9_d1;
    sc_out< sc_lv<13> > glPLSlices_10_address0;
    sc_out< sc_logic > glPLSlices_10_ce0;
    sc_out< sc_logic > glPLSlices_10_we0;
    sc_out< sc_lv<8> > glPLSlices_10_d0;
    sc_out< sc_lv<13> > glPLSlices_10_address1;
    sc_out< sc_logic > glPLSlices_10_ce1;
    sc_out< sc_logic > glPLSlices_10_we1;
    sc_out< sc_lv<8> > glPLSlices_10_d1;
    sc_out< sc_lv<13> > glPLSlices_11_address0;
    sc_out< sc_logic > glPLSlices_11_ce0;
    sc_out< sc_logic > glPLSlices_11_we0;
    sc_out< sc_lv<8> > glPLSlices_11_d0;
    sc_out< sc_lv<13> > glPLSlices_11_address1;
    sc_out< sc_logic > glPLSlices_11_ce1;
    sc_out< sc_logic > glPLSlices_11_we1;
    sc_out< sc_lv<8> > glPLSlices_11_d1;
    sc_out< sc_lv<13> > glPLSlices_12_address0;
    sc_out< sc_logic > glPLSlices_12_ce0;
    sc_out< sc_logic > glPLSlices_12_we0;
    sc_out< sc_lv<8> > glPLSlices_12_d0;
    sc_out< sc_lv<13> > glPLSlices_12_address1;
    sc_out< sc_logic > glPLSlices_12_ce1;
    sc_out< sc_logic > glPLSlices_12_we1;
    sc_out< sc_lv<8> > glPLSlices_12_d1;
    sc_out< sc_lv<13> > glPLSlices_13_address0;
    sc_out< sc_logic > glPLSlices_13_ce0;
    sc_out< sc_logic > glPLSlices_13_we0;
    sc_out< sc_lv<8> > glPLSlices_13_d0;
    sc_out< sc_lv<13> > glPLSlices_13_address1;
    sc_out< sc_logic > glPLSlices_13_ce1;
    sc_out< sc_logic > glPLSlices_13_we1;
    sc_out< sc_lv<8> > glPLSlices_13_d1;
    sc_out< sc_lv<13> > glPLSlices_14_address0;
    sc_out< sc_logic > glPLSlices_14_ce0;
    sc_out< sc_logic > glPLSlices_14_we0;
    sc_out< sc_lv<8> > glPLSlices_14_d0;
    sc_out< sc_lv<13> > glPLSlices_14_address1;
    sc_out< sc_logic > glPLSlices_14_ce1;
    sc_out< sc_logic > glPLSlices_14_we1;
    sc_out< sc_lv<8> > glPLSlices_14_d1;
    sc_out< sc_lv<13> > glPLSlices_15_address0;
    sc_out< sc_logic > glPLSlices_15_ce0;
    sc_out< sc_logic > glPLSlices_15_we0;
    sc_out< sc_lv<8> > glPLSlices_15_d0;
    sc_out< sc_lv<13> > glPLSlices_15_address1;
    sc_out< sc_logic > glPLSlices_15_ce1;
    sc_out< sc_logic > glPLSlices_15_we1;
    sc_out< sc_lv<8> > glPLSlices_15_d1;


    // Module declarations
    a0_resetCurrentSliceHW(sc_module_name name);
    SC_HAS_PROCESS(a0_resetCurrentSliceHW);

    ~a0_resetCurrentSliceHW();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > i_1_fu_2173_p2;
    sc_signal< sc_lv<8> > i_1_reg_2579;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > tmp_3_cast1_fu_2201_p1;
    sc_signal< sc_lv<14> > tmp_3_cast1_reg_2584;
    sc_signal< sc_lv<1> > exitcond1_fu_2167_p2;
    sc_signal< sc_lv<8> > i_reg_2156;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > tmp_3_cast_fu_2205_p1;
    sc_signal< sc_lv<32> > tmp_4_cast_fu_2231_p1;
    sc_signal< sc_lv<32> > tmp_5_cast_fu_2256_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > tmp_6_cast_fu_2281_p1;
    sc_signal< sc_lv<32> > tmp_7_cast_fu_2306_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > tmp_8_cast_fu_2331_p1;
    sc_signal< sc_lv<32> > tmp_9_cast_fu_2356_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > tmp_10_cast_fu_2381_p1;
    sc_signal< sc_lv<32> > tmp_11_cast_fu_2406_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > tmp_12_cast_fu_2431_p1;
    sc_signal< sc_lv<32> > tmp_13_cast_fu_2456_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > tmp_14_cast_fu_2481_p1;
    sc_signal< sc_lv<32> > tmp_15_cast_fu_2506_p1;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > tmp_16_cast_fu_2531_p1;
    sc_signal< sc_lv<32> > tmp_17_cast_fu_2556_p1;
    sc_signal< sc_lv<12> > tmp_2_fu_2183_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_2191_p1;
    sc_signal< sc_lv<13> > tmp_cast_fu_2179_p1;
    sc_signal< sc_lv<13> > tmp_3_fu_2195_p2;
    sc_signal< sc_lv<14> > tmp_4_fu_2225_p2;
    sc_signal< sc_lv<14> > tmp_5_fu_2251_p2;
    sc_signal< sc_lv<14> > tmp_6_fu_2276_p2;
    sc_signal< sc_lv<14> > tmp_7_fu_2301_p2;
    sc_signal< sc_lv<14> > tmp_8_fu_2326_p2;
    sc_signal< sc_lv<14> > tmp_9_fu_2351_p2;
    sc_signal< sc_lv<14> > tmp_s_fu_2376_p2;
    sc_signal< sc_lv<14> > tmp_10_fu_2401_p2;
    sc_signal< sc_lv<14> > tmp_11_fu_2426_p2;
    sc_signal< sc_lv<14> > tmp_12_fu_2451_p2;
    sc_signal< sc_lv<14> > tmp_13_fu_2476_p2;
    sc_signal< sc_lv<14> > tmp_14_fu_2501_p2;
    sc_signal< sc_lv<14> > tmp_15_fu_2526_p2;
    sc_signal< sc_lv<14> > tmp_16_fu_2551_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_B4;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<14> ap_const_lv14_2;
    static const sc_lv<14> ap_const_lv14_3;
    static const sc_lv<14> ap_const_lv14_4;
    static const sc_lv<14> ap_const_lv14_5;
    static const sc_lv<14> ap_const_lv14_6;
    static const sc_lv<14> ap_const_lv14_7;
    static const sc_lv<14> ap_const_lv14_8;
    static const sc_lv<14> ap_const_lv14_9;
    static const sc_lv<14> ap_const_lv14_A;
    static const sc_lv<14> ap_const_lv14_B;
    static const sc_lv<14> ap_const_lv14_C;
    static const sc_lv<14> ap_const_lv14_D;
    static const sc_lv<14> ap_const_lv14_E;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_fu_2167_p2();
    void thread_glPLSlices_0_address0();
    void thread_glPLSlices_0_address1();
    void thread_glPLSlices_0_ce0();
    void thread_glPLSlices_0_ce1();
    void thread_glPLSlices_0_d0();
    void thread_glPLSlices_0_d1();
    void thread_glPLSlices_0_we0();
    void thread_glPLSlices_0_we1();
    void thread_glPLSlices_10_address0();
    void thread_glPLSlices_10_address1();
    void thread_glPLSlices_10_ce0();
    void thread_glPLSlices_10_ce1();
    void thread_glPLSlices_10_d0();
    void thread_glPLSlices_10_d1();
    void thread_glPLSlices_10_we0();
    void thread_glPLSlices_10_we1();
    void thread_glPLSlices_11_address0();
    void thread_glPLSlices_11_address1();
    void thread_glPLSlices_11_ce0();
    void thread_glPLSlices_11_ce1();
    void thread_glPLSlices_11_d0();
    void thread_glPLSlices_11_d1();
    void thread_glPLSlices_11_we0();
    void thread_glPLSlices_11_we1();
    void thread_glPLSlices_12_address0();
    void thread_glPLSlices_12_address1();
    void thread_glPLSlices_12_ce0();
    void thread_glPLSlices_12_ce1();
    void thread_glPLSlices_12_d0();
    void thread_glPLSlices_12_d1();
    void thread_glPLSlices_12_we0();
    void thread_glPLSlices_12_we1();
    void thread_glPLSlices_13_address0();
    void thread_glPLSlices_13_address1();
    void thread_glPLSlices_13_ce0();
    void thread_glPLSlices_13_ce1();
    void thread_glPLSlices_13_d0();
    void thread_glPLSlices_13_d1();
    void thread_glPLSlices_13_we0();
    void thread_glPLSlices_13_we1();
    void thread_glPLSlices_14_address0();
    void thread_glPLSlices_14_address1();
    void thread_glPLSlices_14_ce0();
    void thread_glPLSlices_14_ce1();
    void thread_glPLSlices_14_d0();
    void thread_glPLSlices_14_d1();
    void thread_glPLSlices_14_we0();
    void thread_glPLSlices_14_we1();
    void thread_glPLSlices_15_address0();
    void thread_glPLSlices_15_address1();
    void thread_glPLSlices_15_ce0();
    void thread_glPLSlices_15_ce1();
    void thread_glPLSlices_15_d0();
    void thread_glPLSlices_15_d1();
    void thread_glPLSlices_15_we0();
    void thread_glPLSlices_15_we1();
    void thread_glPLSlices_1_address0();
    void thread_glPLSlices_1_address1();
    void thread_glPLSlices_1_ce0();
    void thread_glPLSlices_1_ce1();
    void thread_glPLSlices_1_d0();
    void thread_glPLSlices_1_d1();
    void thread_glPLSlices_1_we0();
    void thread_glPLSlices_1_we1();
    void thread_glPLSlices_2_address0();
    void thread_glPLSlices_2_address1();
    void thread_glPLSlices_2_ce0();
    void thread_glPLSlices_2_ce1();
    void thread_glPLSlices_2_d0();
    void thread_glPLSlices_2_d1();
    void thread_glPLSlices_2_we0();
    void thread_glPLSlices_2_we1();
    void thread_glPLSlices_3_address0();
    void thread_glPLSlices_3_address1();
    void thread_glPLSlices_3_ce0();
    void thread_glPLSlices_3_ce1();
    void thread_glPLSlices_3_d0();
    void thread_glPLSlices_3_d1();
    void thread_glPLSlices_3_we0();
    void thread_glPLSlices_3_we1();
    void thread_glPLSlices_4_address0();
    void thread_glPLSlices_4_address1();
    void thread_glPLSlices_4_ce0();
    void thread_glPLSlices_4_ce1();
    void thread_glPLSlices_4_d0();
    void thread_glPLSlices_4_d1();
    void thread_glPLSlices_4_we0();
    void thread_glPLSlices_4_we1();
    void thread_glPLSlices_5_address0();
    void thread_glPLSlices_5_address1();
    void thread_glPLSlices_5_ce0();
    void thread_glPLSlices_5_ce1();
    void thread_glPLSlices_5_d0();
    void thread_glPLSlices_5_d1();
    void thread_glPLSlices_5_we0();
    void thread_glPLSlices_5_we1();
    void thread_glPLSlices_6_address0();
    void thread_glPLSlices_6_address1();
    void thread_glPLSlices_6_ce0();
    void thread_glPLSlices_6_ce1();
    void thread_glPLSlices_6_d0();
    void thread_glPLSlices_6_d1();
    void thread_glPLSlices_6_we0();
    void thread_glPLSlices_6_we1();
    void thread_glPLSlices_7_address0();
    void thread_glPLSlices_7_address1();
    void thread_glPLSlices_7_ce0();
    void thread_glPLSlices_7_ce1();
    void thread_glPLSlices_7_d0();
    void thread_glPLSlices_7_d1();
    void thread_glPLSlices_7_we0();
    void thread_glPLSlices_7_we1();
    void thread_glPLSlices_8_address0();
    void thread_glPLSlices_8_address1();
    void thread_glPLSlices_8_ce0();
    void thread_glPLSlices_8_ce1();
    void thread_glPLSlices_8_d0();
    void thread_glPLSlices_8_d1();
    void thread_glPLSlices_8_we0();
    void thread_glPLSlices_8_we1();
    void thread_glPLSlices_9_address0();
    void thread_glPLSlices_9_address1();
    void thread_glPLSlices_9_ce0();
    void thread_glPLSlices_9_ce1();
    void thread_glPLSlices_9_d0();
    void thread_glPLSlices_9_d1();
    void thread_glPLSlices_9_we0();
    void thread_glPLSlices_9_we1();
    void thread_i_1_fu_2173_p2();
    void thread_p_shl_cast_fu_2191_p1();
    void thread_tmp_10_cast_fu_2381_p1();
    void thread_tmp_10_fu_2401_p2();
    void thread_tmp_11_cast_fu_2406_p1();
    void thread_tmp_11_fu_2426_p2();
    void thread_tmp_12_cast_fu_2431_p1();
    void thread_tmp_12_fu_2451_p2();
    void thread_tmp_13_cast_fu_2456_p1();
    void thread_tmp_13_fu_2476_p2();
    void thread_tmp_14_cast_fu_2481_p1();
    void thread_tmp_14_fu_2501_p2();
    void thread_tmp_15_cast_fu_2506_p1();
    void thread_tmp_15_fu_2526_p2();
    void thread_tmp_16_cast_fu_2531_p1();
    void thread_tmp_16_fu_2551_p2();
    void thread_tmp_17_cast_fu_2556_p1();
    void thread_tmp_2_fu_2183_p3();
    void thread_tmp_3_cast1_fu_2201_p1();
    void thread_tmp_3_cast_fu_2205_p1();
    void thread_tmp_3_fu_2195_p2();
    void thread_tmp_4_cast_fu_2231_p1();
    void thread_tmp_4_fu_2225_p2();
    void thread_tmp_5_cast_fu_2256_p1();
    void thread_tmp_5_fu_2251_p2();
    void thread_tmp_6_cast_fu_2281_p1();
    void thread_tmp_6_fu_2276_p2();
    void thread_tmp_7_cast_fu_2306_p1();
    void thread_tmp_7_fu_2301_p2();
    void thread_tmp_8_cast_fu_2331_p1();
    void thread_tmp_8_fu_2326_p2();
    void thread_tmp_9_cast_fu_2356_p1();
    void thread_tmp_9_fu_2351_p2();
    void thread_tmp_cast_fu_2179_p1();
    void thread_tmp_s_fu_2376_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
