---
layout : single
title: "[SProcess] LDD Process"
categories: 
  - FinFET Process Simulation
toc: true
toc_sticky: true
use_math: true
---

Lightly Doped Drain Process  

[Process Flow Video](https://www.youtube.com/watch?v=_9pXQpkrb7E)  

## 0. Meshing & Refinement  

&nbsp;

<p align="center"><img src="/assets/images/finfet/40.png" width="80%" height="80%"  title="" alt=""/></p>

```tcl
icwb.create.mask layer.name= l2 name= LDD_refine polarity= positive

refinebox name= ExtImp mask= LDD_refine \
    extend= 0.005 extrusion.min= 0.0 extrusion.max= $HFin \
    xrefine= "0.001"  yrefine= "$PolyPitch/(40.0)" zrefine= "$FinPitch/(20.0)" \
    Silicon 
```

&nbsp;

## 1. Arsenic Ion Implantation

&nbsp;

<p align="center"><img src="/assets/images/finfet/41.png" width="80%" height="80%"  title="" alt=""/></p>

```tcl
implant Arsenic dose= 1.0e15 energy= 4.0 tilt= 45 rotation= 0.0
implant Arsenic dose= 1.0e15 energy= 4.0 tilt= 45 rotation= 180.0
```

- Vertiacl Conformance를 위해 `tilt= 45`로 설정  
- PTS 도핑에 사용하던 Screen Oxide 계속 유지  

&nbsp;

## 2. Annealing & Drive-in

&nbsp;

<p align="center"><img src="/assets/images/finfet/42.png" width="80%" height="80%"  title="" alt=""/></p>

```tcl

diffuse temperature= 750<C> time= 1.0<min>

```

- Dummy Gate에 도핑이 되어 있지만, 어차피 제거할 거니까 무시  

&nbsp;


