Analysis & Synthesis report for DUT
Wed Sep 29 17:23:31 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Parameter Settings for User Entity Instance: v_jtag:u0|sld_virtual_jtag:virtual_jtag_0
  7. Port Connectivity Checks: "DUT:dut_instance"
  8. Port Connectivity Checks: "v_jtag:u0"
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Sep 29 17:23:31 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; TopLevel                                    ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; TopLevel           ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-----------------------------------+-----------------+-------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type               ; File Name with Absolute Path                                                                                         ; Library ;
+-----------------------------------+-----------------+-------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; v_jtag/synthesis/v_jtag.vhd       ; yes             ; User VHDL File          ; D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd    ;         ;
; TopLevel.vhdl                     ; yes             ; User VHDL File          ; D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl                  ;         ;
; gates.vhdl                        ; yes             ; User VHDL File          ; D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl                     ;         ;
; DUT.vhdl                          ; yes             ; User VHDL File          ; D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/DUT.vhdl                       ;         ;
; Flipflops.vhdl                    ; yes             ; User VHDL File          ; D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Flipflops.vhdl                 ;         ;
; Sequence_generator_struct.vhdl    ; yes             ; User VHDL File          ; D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Sequence_generator_struct.vhdl ;         ;
; sld_virtual_jtag.v                ; yes             ; Megafunction            ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                            ;         ;
; sld_virtual_jtag_basic.v          ; yes             ; Megafunction            ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                      ;         ;
; sld_jtag_endpoint_adapter.vhd     ; yes             ; Encrypted Megafunction  ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;         ;
; sld_jtag_endpoint_adapter_impl.sv ; yes             ; Encrypted Megafunction  ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;         ;
+-----------------------------------+-----------------+-------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: v_jtag:u0|sld_virtual_jtag:virtual_jtag_0 ;
+-------------------------+------------------+-------------------------------------------+
; Parameter Name          ; Value            ; Type                                      ;
+-------------------------+------------------+-------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                    ;
; sld_instance_index      ; 0                ; Signed Integer                            ;
; sld_ir_width            ; 1                ; Signed Integer                            ;
; sld_sim_n_scan          ; 0                ; Signed Integer                            ;
; sld_sim_action          ; UNUSED           ; String                                    ;
; sld_sim_total_length    ; 0                ; Signed Integer                            ;
; lpm_type                ; sld_virtual_jtag ; String                                    ;
; lpm_hint                ; UNUSED           ; String                                    ;
+-------------------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DUT:dut_instance"                                                                                                        ;
+---------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity         ; Details                                                                                                 ;
+---------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; input_vector  ; Input  ; Critical Warning ; Can't connect array with 12 elements in array dimension 1 to port with 2 elements in the same dimension ;
; output_vector ; Output ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 3 elements in the same dimension  ;
+---------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "v_jtag:u0"                                                                                                     ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; virtual_jtag_ir_in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_tms                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_tlr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_rti     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sdrs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_cdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_pdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e2dr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_udr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sirs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_cir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e1ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_pir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e2ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_uir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 29 17:23:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence-Generator -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd
    Info (12022): Found design unit 1: v_jtag-rtl File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 44
    Info (12023): Found entity 1: v_jtag File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd
    Info (12022): Found design unit 1: v_jtag-rtl File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 44
    Info (12023): Found entity 1: v_jtag File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhdl
    Info (12022): Found design unit 1: TopLevel-Struct File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 13
    Info (12023): Found entity 1: TopLevel File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/testbench.vhdl Line: 7
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 45
    Info (12022): Found design unit 3: AND_2-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 57
    Info (12022): Found design unit 4: NAND_2-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 68
    Info (12022): Found design unit 5: OR_2-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 79
    Info (12022): Found design unit 6: NOR_2-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 90
    Info (12022): Found design unit 7: XOR_2-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 102
    Info (12022): Found design unit 8: XNOR_2-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 113
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 124
    Info (12023): Found entity 1: INVERTER File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 41
    Info (12023): Found entity 2: AND_2 File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 53
    Info (12023): Found entity 3: NAND_2 File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 64
    Info (12023): Found entity 4: OR_2 File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 75
    Info (12023): Found entity 5: NOR_2 File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 86
    Info (12023): Found entity 6: XOR_2 File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 98
    Info (12023): Found entity 7: XNOR_2 File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 109
    Info (12023): Found entity 8: HALF_ADDER File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/gates.vhdl Line: 120
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/DUT.vhdl Line: 8
    Info (12023): Found entity 1: DUT File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/DUT.vhdl Line: 3
Info (12021): Found 5 design units, including 2 entities, in source file flipflops.vhdl
    Info (12022): Found design unit 1: Flipflops File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Flipflops.vhdl Line: 3
    Info (12022): Found design unit 2: dff_set-struct File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Flipflops.vhdl Line: 35
    Info (12022): Found design unit 3: dff_reset-struct File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Flipflops.vhdl Line: 62
    Info (12023): Found entity 1: dff_set File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Flipflops.vhdl Line: 27
    Info (12023): Found entity 2: dff_reset File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Flipflops.vhdl Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file sequence_generator_struct.vhdl
    Info (12022): Found design unit 1: Sequence_generator_struct-structa File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Sequence_generator_struct.vhdl Line: 16
    Info (12023): Found entity 1: Sequence_generator_struct File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Sequence_generator_struct.vhdl Line: 8
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "e1dr" assigned a value but never read File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "e2dr" assigned a value but never read File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "tms" assigned a value but never read File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "jsir" assigned a value but never read File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 71
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(80): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 80
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 89
Warning (10037): Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 97
Warning (10037): Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "cdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 109
Info (12128): Elaborating entity "v_jtag" for hierarchy "v_jtag:u0" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 116
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 87
Info (12133): Instantiated megafunction "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" with the following parameter: File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/v_jtag/synthesis/v_jtag.vhd Line: 87
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "1"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DUT" for hierarchy "DUT:dut_instance" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 153
Info (12128): Elaborating entity "Sequence_generator_struct" for hierarchy "DUT:dut_instance|Sequence_generator_struct:add_instance" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/DUT.vhdl Line: 21
Info (12128): Elaborating entity "dff_reset" for hierarchy "DUT:dut_instance|Sequence_generator_struct:add_instance|dff_reset:dff_0" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Sequence_generator_struct.vhdl Line: 37
Info (12128): Elaborating entity "dff_set" for hierarchy "DUT:dut_instance|Sequence_generator_struct:add_instance|dff_set:dff_1" File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/Sequence_generator_struct.vhdl Line: 38
Error (12005): Actual width (12) of port "input_vector" on instance "DUT:dut_instance" is not compatible with the formal port width (2) declared by the instantiated entity File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 153
Error (12005): Actual width (8) of port "output_vector" on instance "DUT:dut_instance" is not compatible with the formal port width (3) declared by the instantiated entity File: D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-5/Sequence-Generator-Structural/TopLevel.vhdl Line: 153
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings
    Error: Peak virtual memory: 4752 megabytes
    Error: Processing ended: Wed Sep 29 17:23:31 2021
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:36


