verilog xil_defaultlib --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/85a3" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../OV5640_display.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" \
"../../../bd/system/ipshared/8b55/src/cmos_decoder.v" \
"../../../bd/system/ipshared/8b55/src/counter_reset.v" \
"../../../bd/system/ipshared/8b55/src/OV5640_Sensor.v" \
"../../../bd/system/ip/system_OV5640_Sensor_0_0/sim/system_OV5640_Sensor_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_util_vector_logic_1_0/sim/system_util_vector_logic_1_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/sim/system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/sim/bd_d5b8_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/sim/bd_d5b8_g_inst_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_2/sim/bd_d5b8_slot_1_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_3/sim/bd_d5b8_slot_1_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_4/sim/bd_d5b8_slot_1_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_5/sim/bd_d5b8_slot_1_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_6/sim/bd_d5b8_slot_1_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_7/sim/bd_d5b8_slot_2_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_8/sim/bd_d5b8_slot_2_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_9/sim/bd_d5b8_slot_2_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_10/sim/bd_d5b8_slot_2_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_11/sim/bd_d5b8_slot_2_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_12/sim/bd_d5b8_slot_3_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_13/sim/bd_d5b8_slot_3_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_14/sim/bd_d5b8_slot_3_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_15/sim/bd_d5b8_slot_3_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_16/sim/bd_d5b8_slot_3_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_17/sim/bd_d5b8_slot_4_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_18/sim/bd_d5b8_slot_4_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_19/sim/bd_d5b8_slot_4_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_20/sim/bd_d5b8_slot_4_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_21/sim/bd_d5b8_slot_4_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_22/sim/bd_d5b8_slot_7_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_23/sim/bd_d5b8_slot_7_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_24/sim/bd_d5b8_slot_7_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_25/sim/bd_d5b8_slot_7_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_26/sim/bd_d5b8_slot_7_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/sim/bd_d5b8.v" \
"../../../bd/system/ip/system_system_ila_0_0/sim/system_system_ila_0_0.v" \
"../../../bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/sim/bd_15e9_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_1_0/bd_0/sim/bd_15e9.v" \
"../../../bd/system/ip/system_system_ila_1_0/sim/system_system_ila_1_0.v" \
"../../../bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/sim/bd_1519_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_2_0/bd_0/sim/bd_1519.v" \
"../../../bd/system/ip/system_system_ila_2_0/sim/system_system_ila_2_0.v" \
"../../../bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/sim/bd_d548_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_3_0/bd_0/sim/bd_d548.v" \
"../../../bd/system/ip/system_system_ila_3_0/sim/system_system_ila_3_0.v" \
"../../../bd/system/ip/system_util_vector_logic_2_0/sim/system_util_vector_logic_2_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
