DRC: Design Rule Check Radiant Software (64-bit) 2024.1.0.34.2
Sun Dec  8 22:16:10 2024

(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_attr.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
WARNING <1027013> - No port matched 'start_pressed'.
WARNING <1026001> - C:/Users/jonekath/my_designs/VGA_Controller/pins.pdc (12) : Can't resolve object 'start_pressed' in constraint 'ldc_set_location -site {18} [get_ports start_pressed]'.
