{
    "nl": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/51-openroad-fillinsertion/top.nl.v",
    "pnl": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/51-openroad-fillinsertion/top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/52-odb-cellfrequencytables/top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/52-odb-cellfrequencytables/top.odb",
    "sdc": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/51-openroad-fillinsertion/top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/nom_tt_025C_1v80/top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/nom_ss_100C_1v60/top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/nom_ff_n40C_1v95/top__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/min_tt_025C_1v80/top__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/min_ss_100C_1v60/top__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/min_ff_n40C_1v95/top__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/max_tt_025C_1v80/top__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/max_ss_100C_1v60/top__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/max_ff_n40C_1v95/top__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/53-openroad-rcx/nom/top.nom.spef",
        "min_*": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/53-openroad-rcx/min/top.min.spef",
        "max_*": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/53-openroad-rcx/max/top.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/nom_tt_025C_1v80/top__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/nom_ss_100C_1v60/top__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/nom_ff_n40C_1v95/top__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/min_tt_025C_1v80/top__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/min_ss_100C_1v60/top__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/min_ff_n40C_1v95/top__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/max_tt_025C_1v80/top__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/max_ss_100C_1v60/top__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/54-openroad-stapostpnr/max_ff_n40C_1v95/top__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/56-magic-streamout/top.mag",
    "gds": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/56-magic-streamout/top.gds",
    "mag_gds": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/56-magic-streamout/top.magic.gds",
    "klayout_gds": null,
    "json_h": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/05-yosys-jsonheader/top.h.json",
    "vh": "/foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/28-odb-writeverilogheader/top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 40,
        "design__instance__area": 271.51,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 2.7170161047251895e-05,
        "power__switching__total": 3.845134870061884e-06,
        "power__leakage__total": 5.33785571299461e-10,
        "power__total": 3.1015832064440474e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25107211464962637,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8200165778506725,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.474156061168404,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.820017,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 23.3633,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2517935653470074,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8848683147779903,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 17.217436852455464,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.884868,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 21.846853,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2507598366595431,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4610867096419209,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 18.91670340579796,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.461087,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 23.859035,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.25067088003717913,
        "timing__hold__ws": 0.4591049892424937,
        "timing__setup__ws": 17.203892131171965,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.459105,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 21.840399,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 50.0 50.0",
        "design__core__bbox": "5.52 10.88 44.16 38.08",
        "design__io": 12,
        "design__die__area": 2500,
        "design__core__area": 1051.01,
        "design__instance__count__stdcell": 40,
        "design__instance__area__stdcell": 271.51,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.258333,
        "design__instance__utilization__stdcell": 0.258333,
        "design__instance__count__class:buffer": 4,
        "design__instance__count__class:inverter": 3,
        "design__instance__count__class:sequential_cell": 2,
        "design__instance__count__class:multi_input_combinational_cell": 7,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 93,
        "design__instance__count__class:tap_cell": 12,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 10,
        "design__io__hpwl": 252820,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 359.182,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 9,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 2,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 30,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 0,
        "route__wirelength__iter:1": 313,
        "route__drc_errors": 0,
        "route__wirelength": 313,
        "route__vias": 117,
        "route__vias__singlecut": 117,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 29.79,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 2,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 2,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 2,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25094638188853163,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.8169444796323474,
        "timing__setup__ws__corner:min_tt_025C_1v80": 18.481337872073215,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.816944,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 23.367579,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 2,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25159849915606397,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.878964814699886,
        "timing__setup__ws__corner:min_ss_100C_1v60": 17.22878599662337,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.878965,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 21.856153,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 2,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25067088003717913,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4591049892424937,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 18.92296151112016,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.459105,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 23.86219,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 2,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25118013935297756,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.8224716140944593,
        "timing__setup__ws__corner:max_tt_025C_1v80": 18.463965101692548,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.822472,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 23.360083,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 2,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25195898858235505,
        "timing__hold__ws__corner:max_ss_100C_1v60": 1.889477072728159,
        "timing__setup__ws__corner:max_ss_100C_1v60": 17.203892131171965,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.889477,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 21.840399,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 2,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25083527631619995,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4626950897831834,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 18.90957133288606,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.462695,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 23.856693,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 2,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 2,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79996,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 3.96044e-05,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 3.90468e-05,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.56484e-06,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 3.90468e-05,
        "design_powergrid__voltage__worst": 3.90468e-05,
        "design_powergrid__voltage__worst__net:VPWR": 1.79996,
        "design_powergrid__drop__worst": 3.96044e-05,
        "design_powergrid__drop__worst__net:VPWR": 3.96044e-05,
        "design_powergrid__voltage__worst__net:VGND": 3.90468e-05,
        "design_powergrid__drop__worst__net:VGND": 3.90468e-05,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 9.82e-06,
        "ir__drop__worst": 3.96e-05
    }
}