

Implementation tool: Xilinx Vivado v.2013.3
Device target:       xc7z020clg484-1
Report date:         Wed Mar 12 08:26:08 GMT 2014

#=== Resource usage ===
SLICE:          501
LUT:           1494
FF:             847
DSP:             12
BRAM:             0
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved:    8.363
Timing met
