# Generated VHDL files
*.vhd
vhdl_output/

# Perl temporary files
*.swp
*.swo
*~
.*.swp

# Test outputs
*.o
*.cf
work/
