HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:Lab3
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Lab3.srr(34);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/34||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Lab3.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/37||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Lab3.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/38||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:No assignment to wire CAPB3lIOI||Lab3.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/117||coreapb3.v(1477);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1477
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data_out[7:4].||Lab3.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/143||roreg.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\roreg.v'/linenumber/18
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to data_out[7:4] assign 1, register removed by optimization||Lab3.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/144||roreg.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\roreg.v'/linenumber/18
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data_out[7:2].||Lab3.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/149||swreg.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\swreg.v'/linenumber/18
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data_out[7:2] assign 0, register removed by optimization||Lab3.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/150||swreg.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\swreg.v'/linenumber/18
Implementation;Synthesis|| CL271 ||@W:Pruning bits 7 to 2 of bt_val[7:0] -- not in use ...||Lab3.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/155||woreg.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\woreg.v'/linenumber/21
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 2 of data_in[7:0] are unused||Lab3.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/161||woreg.v(8);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\woreg.v'/linenumber/8
Implementation;Synthesis|| CL159 ||@W:Input PWDATA is unused||Lab3.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/163||swregwrp.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\hdl\swregwrp.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.||Lab3.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/164||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.||Lab3.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/165||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.||Lab3.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/166||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@W:Input CLKA is unused||Lab3.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/167||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PAD is unused||Lab3.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/168||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADP is unused||Lab3.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/169||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADN is unused||Lab3.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/170||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@W:Input CLKB is unused||Lab3.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/171||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PAD is unused||Lab3.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/172||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADP is unused||Lab3.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/173||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADN is unused||Lab3.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/174||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@W:Input CLKC is unused||Lab3.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/175||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PAD is unused||Lab3.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/176||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADP is unused||Lab3.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/177||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADN is unused||Lab3.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/178||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@W:Input MAINXIN is unused||Lab3.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/179||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@W:Input LPXIN is unused||Lab3.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/180||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@W:Input MAC_CLK is unused||Lab3.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/181||Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\MSS_CCC_0\Lab3_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of PADDR[31:0] are unused||Lab3.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/182||coreapb3.v(389);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/389
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||Lab3.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/184||coreapb3.v(378);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/378
Implementation;Synthesis|| CL159 ||@W:Input PRESETN is unused||Lab3.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/185||coreapb3.v(380);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/380
Implementation;Synthesis|| CL159 ||@W:Input PCLK is unused||Lab3.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/186||coreapb3.v(382);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/382
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS4 is unused||Lab3.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/187||coreapb3.v(524);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/524
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS5 is unused||Lab3.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/188||coreapb3.v(531);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/531
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS6 is unused||Lab3.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/189||coreapb3.v(538);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/538
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS7 is unused||Lab3.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/190||coreapb3.v(545);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/545
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS8 is unused||Lab3.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/191||coreapb3.v(552);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/552
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS9 is unused||Lab3.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/192||coreapb3.v(559);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/559
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS10 is unused||Lab3.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/193||coreapb3.v(566);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/566
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS11 is unused||Lab3.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/194||coreapb3.v(573);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/573
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS12 is unused||Lab3.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/195||coreapb3.v(580);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/580
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS13 is unused||Lab3.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/196||coreapb3.v(587);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/587
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS14 is unused||Lab3.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/197||coreapb3.v(594);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/594
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS15 is unused||Lab3.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/198||coreapb3.v(601);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/601
Implementation;Synthesis|| CL159 ||@W:Input PREADYS4 is unused||Lab3.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/199||coreapb3.v(618);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/618
Implementation;Synthesis|| CL159 ||@W:Input PREADYS5 is unused||Lab3.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/200||coreapb3.v(620);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/620
Implementation;Synthesis|| CL159 ||@W:Input PREADYS6 is unused||Lab3.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/201||coreapb3.v(622);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/622
Implementation;Synthesis|| CL159 ||@W:Input PREADYS7 is unused||Lab3.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/202||coreapb3.v(624);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/624
Implementation;Synthesis|| CL159 ||@W:Input PREADYS8 is unused||Lab3.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/203||coreapb3.v(626);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/626
Implementation;Synthesis|| CL159 ||@W:Input PREADYS9 is unused||Lab3.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/204||coreapb3.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/628
Implementation;Synthesis|| CL159 ||@W:Input PREADYS10 is unused||Lab3.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/205||coreapb3.v(630);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/630
Implementation;Synthesis|| CL159 ||@W:Input PREADYS11 is unused||Lab3.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/206||coreapb3.v(632);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/632
Implementation;Synthesis|| CL159 ||@W:Input PREADYS12 is unused||Lab3.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/207||coreapb3.v(634);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/634
Implementation;Synthesis|| CL159 ||@W:Input PREADYS13 is unused||Lab3.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/208||coreapb3.v(636);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/636
Implementation;Synthesis|| CL159 ||@W:Input PREADYS14 is unused||Lab3.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/209||coreapb3.v(638);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/638
Implementation;Synthesis|| CL159 ||@W:Input PREADYS15 is unused||Lab3.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srr'/linenumber/210||coreapb3.v(640);liberoaction://cross_probe/hdl/file/'C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/640
Implementation;Synthesis||(null)||Please refer to the log file for details about 72 Warning(s)||Lab3.srr;liberoaction://open_report/file/Lab3.srr||(null);(null)
Implementation;Compile;RootName:Lab3
Implementation;Compile||(null)||Please refer to the log file for details about 320 Warning(s) , 1 Info(s)||Lab3_compile_log.rpt;liberoaction://open_report/file/Lab3_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Lab3
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Lab3_placeroute_log.rpt;liberoaction://open_report/file/Lab3_placeroute_log.rpt||(null);(null)
Implementation;Generate BitStream;RootName:Lab3
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 1 Info(s)||Lab3_prgdata_log.rpt;liberoaction://open_report/file/Lab3_prgdata_log.rpt||(null);(null)
