
*** Running vivado
    with args -log dma_IIS_GEN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_IIS_GEN_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dma_IIS_GEN_0_0.tcl -notrace
Command: synth_design -top dma_IIS_GEN_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 294.688 ; gain = 84.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_IIS_GEN_0_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_IIS_GEN_0_0/synth/dma_IIS_GEN_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'IIS_GEN' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2d12/src/iis_gen.v:7]
INFO: [Synth 8-226] default block is never used [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2d12/src/iis_gen.v:115]
INFO: [Synth 8-226] default block is never used [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2d12/src/iis_gen.v:154]
INFO: [Synth 8-226] default block is never used [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2d12/src/iis_gen.v:193]
INFO: [Synth 8-226] default block is never used [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2d12/src/iis_gen.v:232]
INFO: [Synth 8-256] done synthesizing module 'IIS_GEN' (1#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2d12/src/iis_gen.v:7]
INFO: [Synth 8-256] done synthesizing module 'dma_IIS_GEN_0_0' (2#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_IIS_GEN_0_0/synth/dma_IIS_GEN_0_0.v:57]
WARNING: [Synth 8-3331] design IIS_GEN has unconnected port mclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 332.219 ; gain = 122.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 332.219 ; gain = 122.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 652.305 ; gain = 0.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IIS_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design dma_IIS_GEN_0_0 has unconnected port mclk
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_LT_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_RT_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_LT_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_RT_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_LT_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_iis_RT_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_LT_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_RT_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_LT_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/data_iis_RT_3_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_0_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_0_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_0_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_0_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_0_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_0_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_0_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_0_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_1_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_1_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_1_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_1_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_1_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_1_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_1_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_1_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_2_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_2_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_2_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_2_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_2_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_2_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_2_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_2_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_3_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_3_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_3_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_RT_3_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_3_reg[3]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_3_reg[2]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_3_reg[1]) is unused and will be removed from module dma_IIS_GEN_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_iis_LT_3_reg[0]) is unused and will be removed from module dma_IIS_GEN_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |   113|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |    38|
|8     |MUXF7  |     8|
|9     |FDCE   |    85|
|10    |FDPE   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   315|
|2     |  inst   |IIS_GEN |   315|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 652.305 ; gain = 442.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 652.305 ; gain = 117.164
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 652.305 ; gain = 442.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 652.305 ; gain = 437.250
INFO: [Common 17-1381] The checkpoint 'F:/zed_dma/zed_dma.runs/dma_IIS_GEN_0_0_synth_1/dma_IIS_GEN_0_0.dcp' has been generated.
