#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x594d8fc2b190 .scope module, "pipeline_processor_tb" "pipeline_processor_tb" 2 1218;
 .timescale -9 -12;
v0x594d8fc58200_0 .var/i "branch_count", 31 0;
v0x594d8fc58300_0 .var/i "cache_accesses", 31 0;
v0x594d8fc583e0_0 .var/i "cache_hits", 31 0;
v0x594d8fc584d0_0 .var/i "cache_misses", 31 0;
v0x594d8fc585b0_0 .var "clk", 0 0;
v0x594d8fc586a0_0 .var/i "cycle_count", 31 0;
v0x594d8fc58780_0 .net "done", 0 0, L_0x594d8fc70b90;  1 drivers
v0x594d8fc58820_0 .var/real "hit_rate", 0 0;
v0x594d8fc588c0_0 .var "prev_cache_state", 2 0;
v0x594d8fc589a0_0 .var "reset", 0 0;
S_0x594d8fbd72e0 .scope module, "DUT" "pipelined_processor" 2 1224, 2 5 0, S_0x594d8fc2b190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "initial_pc";
    .port_info 3 /INPUT 1 "enable_forwarding";
    .port_info 4 /INPUT 1 "enable_hazard_detection";
    .port_info 5 /OUTPUT 1 "done";
L_0x594d8fc6a840 .functor OR 1, L_0x594d8fc6ac90, L_0x594d8fc6adc0, C4<0>, C4<0>;
L_0x594d8fc6af90 .functor AND 1, L_0x594d8fc6ab10, L_0x594d8fc6a840, C4<1>, C4<1>;
L_0x594d8fc6b8a0 .functor AND 1, L_0x594d8fc6b5b0, L_0x594d8fc6b7b0, C4<1>, C4<1>;
L_0x594d8fc6c150 .functor AND 1, L_0x594d8fc6be80, L_0x594d8fc6bf70, C4<1>, C4<1>;
L_0x594d8fc6c260 .functor BUFZ 32, L_0x594d8fc69ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x594d8fc6c2d0 .functor OR 1, v0x594d8fc3f3d0_0, L_0x594d8fc6ba00, C4<0>, C4<0>;
L_0x594d8fc6cb90 .functor OR 1, L_0x594d8fc6c8f0, L_0x594d8fc6c9e0, C4<0>, C4<0>;
L_0x594d8fc6cf70 .functor AND 1, v0x594d8fc441b0_0, L_0x594d8fc6d0e0, C4<1>, C4<1>;
L_0x594d8fc70540 .functor OR 1, v0x594d8fc479d0_0, v0x594d8fc47700_0, C4<0>, C4<0>;
L_0x594d8fc706d0 .functor BUFZ 1, L_0x594d8fc6cf70, C4<0>, C4<0>, C4<0>;
L_0x594d8fc707b0 .functor BUFZ 32, L_0x594d8fc6d3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x594d8fc70820 .functor OR 1, L_0x594d8fc706d0, L_0x594d8fc6ba00, C4<0>, C4<0>;
L_0x594d8fc70740 .functor OR 1, L_0x594d8fc70820, L_0x594d8fc6c150, C4<0>, C4<0>;
L_0x594d8fc70a40 .functor BUFZ 1, v0x594d8fc53190_0, C4<0>, C4<0>, C4<0>;
L_0x594d8fc70b90 .functor BUFZ 1, v0x594d8fc475c0_0, C4<0>, C4<0>, C4<0>;
v0x594d8fc4fe10_0 .net "ALUOp_id", 3 0, v0x594d8fc22fe0_0;  1 drivers
v0x594d8fc4fef0_0 .net "ALUSrc_id", 0 0, v0x594d8fbea1a0_0;  1 drivers
v0x594d8fc50000_0 .net "BranchNotEqual_id", 0 0, v0x594d8fc01ec0_0;  1 drivers
v0x594d8fc500f0_0 .net "Branch_id", 0 0, v0x594d8fbea240_0;  1 drivers
v0x594d8fc501e0_0 .net "ExtOp_id", 0 0, v0x594d8fc01fc0_0;  1 drivers
v0x594d8fc502d0_0 .net "ForwardA", 1 0, v0x594d8fc411b0_0;  1 drivers
v0x594d8fc50370_0 .net "ForwardB", 1 0, v0x594d8fc41250_0;  1 drivers
v0x594d8fc50410_0 .net "MemRead_id", 0 0, v0x594d8fb959b0_0;  1 drivers
v0x594d8fc50500_0 .net "MemToReg_id", 0 0, v0x594d8fc3f190_0;  1 drivers
v0x594d8fc505a0_0 .net "MemWrite_id", 0 0, v0x594d8fc3f250_0;  1 drivers
v0x594d8fc50690_0 .net "RegDst_id", 0 0, v0x594d8fc3f310_0;  1 drivers
v0x594d8fc50780_0 .net "RegWrite_id", 0 0, v0x594d8fc3f3d0_0;  1 drivers
L_0x7dc62646c018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x594d8fc50820_0 .net/2u *"_ivl_0", 31 0, L_0x7dc62646c018;  1 drivers
L_0x7dc62646c4e0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x594d8fc508c0_0 .net/2u *"_ivl_100", 3 0, L_0x7dc62646c4e0;  1 drivers
v0x594d8fc50960_0 .net *"_ivl_102", 0 0, L_0x594d8fc6c9e0;  1 drivers
L_0x7dc62646c528 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x594d8fc50a20_0 .net/2u *"_ivl_108", 31 0, L_0x7dc62646c528;  1 drivers
v0x594d8fc50b00_0 .net *"_ivl_113", 0 0, L_0x594d8fc6cff0;  1 drivers
v0x594d8fc50cd0_0 .net *"_ivl_132", 31 0, L_0x594d8fc6fed0;  1 drivers
L_0x7dc62646c768 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x594d8fc50db0_0 .net/2u *"_ivl_136", 4 0, L_0x7dc62646c768;  1 drivers
v0x594d8fc50e90_0 .net *"_ivl_146", 0 0, L_0x594d8fc70820;  1 drivers
L_0x7dc62646c1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc50f70_0 .net/2u *"_ivl_22", 15 0, L_0x7dc62646c1c8;  1 drivers
v0x594d8fc51050_0 .net *"_ivl_24", 31 0, L_0x594d8fc6a330;  1 drivers
v0x594d8fc51130_0 .net *"_ivl_27", 0 0, L_0x594d8fc6a4d0;  1 drivers
v0x594d8fc51210_0 .net *"_ivl_28", 15 0, L_0x594d8fc6a570;  1 drivers
v0x594d8fc512f0_0 .net *"_ivl_30", 31 0, L_0x594d8fc6a8b0;  1 drivers
L_0x7dc62646c210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc513d0_0 .net/2u *"_ivl_34", 5 0, L_0x7dc62646c210;  1 drivers
v0x594d8fc514b0_0 .net *"_ivl_36", 0 0, L_0x594d8fc6ab10;  1 drivers
L_0x7dc62646c258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc51570_0 .net/2u *"_ivl_38", 5 0, L_0x7dc62646c258;  1 drivers
v0x594d8fc51650_0 .net *"_ivl_40", 0 0, L_0x594d8fc6ac90;  1 drivers
L_0x7dc62646c2a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x594d8fc51710_0 .net/2u *"_ivl_42", 5 0, L_0x7dc62646c2a0;  1 drivers
v0x594d8fc517f0_0 .net *"_ivl_44", 0 0, L_0x594d8fc6adc0;  1 drivers
v0x594d8fc518b0_0 .net *"_ivl_47", 0 0, L_0x594d8fc6a840;  1 drivers
v0x594d8fc51970_0 .net *"_ivl_5", 5 0, L_0x594d8fc68d40;  1 drivers
L_0x7dc62646c2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc51c60_0 .net/2u *"_ivl_50", 26 0, L_0x7dc62646c2e8;  1 drivers
v0x594d8fc51d40_0 .net *"_ivl_53", 4 0, L_0x594d8fc6b0a0;  1 drivers
v0x594d8fc51e20_0 .net *"_ivl_59", 5 0, L_0x594d8fc6b140;  1 drivers
L_0x7dc62646c060 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x594d8fc51f00_0 .net/2u *"_ivl_6", 5 0, L_0x7dc62646c060;  1 drivers
L_0x7dc62646c330 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x594d8fc51fe0_0 .net/2u *"_ivl_60", 5 0, L_0x7dc62646c330;  1 drivers
v0x594d8fc520c0_0 .net *"_ivl_62", 0 0, L_0x594d8fc6b5b0;  1 drivers
v0x594d8fc52180_0 .net *"_ivl_65", 0 0, L_0x594d8fc6b7b0;  1 drivers
L_0x7dc62646c378 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x594d8fc52240_0 .net/2u *"_ivl_68", 5 0, L_0x7dc62646c378;  1 drivers
L_0x7dc62646c3c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc52320_0 .net/2u *"_ivl_72", 5 0, L_0x7dc62646c3c0;  1 drivers
v0x594d8fc52400_0 .net *"_ivl_75", 25 0, L_0x594d8fc6bbc0;  1 drivers
L_0x7dc62646c408 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc524e0_0 .net/2u *"_ivl_78", 5 0, L_0x7dc62646c408;  1 drivers
v0x594d8fc525c0_0 .net *"_ivl_80", 0 0, L_0x594d8fc6be80;  1 drivers
L_0x7dc62646c450 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc52680_0 .net/2u *"_ivl_82", 5 0, L_0x7dc62646c450;  1 drivers
v0x594d8fc52760_0 .net *"_ivl_84", 0 0, L_0x594d8fc6bf70;  1 drivers
L_0x7dc62646c498 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x594d8fc52820_0 .net/2u *"_ivl_96", 3 0, L_0x7dc62646c498;  1 drivers
v0x594d8fc52900_0 .net *"_ivl_98", 0 0, L_0x594d8fc6c8f0;  1 drivers
v0x594d8fc529c0_0 .net "alu_input_A", 31 0, v0x594d8fc52b60_0;  1 drivers
v0x594d8fc52aa0_0 .net "alu_input_A_final", 31 0, L_0x594d8fc6cca0;  1 drivers
v0x594d8fc52b60_0 .var "alu_input_A_reg", 31 0;
v0x594d8fc52c20_0 .net "alu_input_B", 31 0, L_0x594d8fc6c500;  1 drivers
v0x594d8fc52ce0_0 .net "alu_input_B_pre", 31 0, v0x594d8fc52d80_0;  1 drivers
v0x594d8fc52d80_0 .var "alu_input_Bpre_reg", 31 0;
v0x594d8fc52e40_0 .net "alu_result_ex", 31 0, v0x594d8fc48e50_0;  1 drivers
v0x594d8fc52f50_0 .net "branch_decision", 0 0, L_0x594d8fc6d0e0;  1 drivers
v0x594d8fc53010_0 .net "branch_taken", 0 0, L_0x594d8fc6cf70;  1 drivers
v0x594d8fc530d0_0 .net "branch_taken_ex", 0 0, L_0x594d8fc706d0;  1 drivers
v0x594d8fc53190_0 .var "branch_taken_prev", 0 0;
v0x594d8fc53250_0 .net "branch_target", 31 0, L_0x594d8fc6d3a0;  1 drivers
v0x594d8fc53330_0 .net "branch_target_ex", 31 0, L_0x594d8fc707b0;  1 drivers
v0x594d8fc53410_0 .net "cache_stall", 0 0, v0x594d8fc4a580_0;  1 drivers
v0x594d8fc534b0_0 .net "clk", 0 0, v0x594d8fc585b0_0;  1 drivers
v0x594d8fc53550_0 .net "done", 0 0, L_0x594d8fc70b90;  alias, 1 drivers
L_0x7dc62646c7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x594d8fc53a00_0 .net "enable_forwarding", 0 0, L_0x7dc62646c7f8;  1 drivers
L_0x7dc62646c840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x594d8fc53af0_0 .net "enable_hazard_detection", 0 0, L_0x7dc62646c840;  1 drivers
v0x594d8fc53b90_0 .net "exmem_Halt_out", 0 0, v0x594d8fc3fb10_0;  1 drivers
v0x594d8fc53c80_0 .net "exmem_JAL_out", 0 0, v0x594d8fc3fc70_0;  1 drivers
v0x594d8fc53d70_0 .net "exmem_MemRead_out", 0 0, v0x594d8fc3fe40_0;  1 drivers
v0x594d8fc53e60_0 .net "exmem_MemToReg_out", 0 0, v0x594d8fc3ffc0_0;  1 drivers
v0x594d8fc53f50_0 .net "exmem_MemWrite_out", 0 0, v0x594d8fc40140_0;  1 drivers
v0x594d8fc54040_0 .net "exmem_RegWrite_out", 0 0, v0x594d8fc402c0_0;  1 drivers
v0x594d8fc540e0_0 .net "exmem_alu_result_out", 31 0, v0x594d8fc40460_0;  1 drivers
v0x594d8fc54180_0 .net "exmem_link_out", 31 0, v0x594d8fc406e0_0;  1 drivers
v0x594d8fc54240_0 .net "exmem_write_data_out", 31 0, v0x594d8fc40960_0;  1 drivers
v0x594d8fc54350_0 .net "exmem_write_reg_out", 4 0, v0x594d8fc40b20_0;  1 drivers
v0x594d8fc544a0_0 .net "flush_idex", 0 0, L_0x594d8fc70a40;  1 drivers
v0x594d8fc54540_0 .net "flush_ifid", 0 0, L_0x594d8fc70740;  1 drivers
v0x594d8fc545e0_0 .net "forward_from_memwb", 31 0, L_0x594d8fc6eb00;  1 drivers
v0x594d8fc54680_0 .net "halt_id", 0 0, L_0x594d8fc6b8a0;  1 drivers
v0x594d8fc54720_0 .net "halt_if", 0 0, L_0x594d8fc68e70;  1 drivers
v0x594d8fc547c0_0 .net "id_funct", 5 0, L_0x594d8fc690d0;  1 drivers
v0x594d8fc54880_0 .net "id_imm", 15 0, L_0x594d8fc694c0;  1 drivers
v0x594d8fc54940_0 .net "id_opcode", 5 0, L_0x594d8fc68f60;  1 drivers
v0x594d8fc54a00_0 .net "id_rd", 4 0, L_0x594d8fc693d0;  1 drivers
v0x594d8fc54aa0_0 .net "id_rs", 4 0, L_0x594d8fc691c0;  1 drivers
v0x594d8fc54b40_0 .net "id_rt", 4 0, L_0x594d8fc69330;  1 drivers
v0x594d8fc54c50_0 .net "idex_ALUOp", 3 0, v0x594d8fc43cf0_0;  1 drivers
v0x594d8fc54d60_0 .net "idex_ALUSrc", 0 0, v0x594d8fc43eb0_0;  1 drivers
v0x594d8fc54e00_0 .net "idex_Branch", 0 0, v0x594d8fc441b0_0;  1 drivers
v0x594d8fc54ea0_0 .net "idex_BranchNotEqual", 0 0, v0x594d8fc44040_0;  1 drivers
v0x594d8fc54f40_0 .net "idex_Halt_out", 0 0, v0x594d8fc442f0_0;  1 drivers
v0x594d8fc55030_0 .net "idex_JAL_out", 0 0, v0x594d8fc44460_0;  1 drivers
v0x594d8fc55120_0 .net "idex_MemRead", 0 0, v0x594d8fc44600_0;  1 drivers
v0x594d8fc551c0_0 .net "idex_MemToReg", 0 0, v0x594d8fc44740_0;  1 drivers
v0x594d8fc552b0_0 .net "idex_MemWrite", 0 0, v0x594d8fc448e0_0;  1 drivers
v0x594d8fc553a0_0 .net "idex_RegDst", 0 0, v0x594d8fc44a80_0;  1 drivers
v0x594d8fc55440_0 .net "idex_RegWrite", 0 0, v0x594d8fc44bc0_0;  1 drivers
v0x594d8fc554e0_0 .net "idex_imm_out", 31 0, v0x594d8fc44e90_0;  1 drivers
v0x594d8fc55580_0 .net "idex_link_out", 31 0, v0x594d8fc44ff0_0;  1 drivers
v0x594d8fc55670_0 .net "idex_next_pc_out", 31 0, v0x594d8fc451b0_0;  1 drivers
v0x594d8fc55710_0 .net "idex_rd_out", 4 0, v0x594d8fc45350_0;  1 drivers
v0x594d8fc557b0_0 .net "idex_regdata1_out", 31 0, v0x594d8fc45720_0;  1 drivers
v0x594d8fc55850_0 .net "idex_regdata2_out", 31 0, v0x594d8fc458e0_0;  1 drivers
v0x594d8fc558f0_0 .net "idex_rs_out", 4 0, v0x594d8fc45b50_0;  1 drivers
v0x594d8fc559e0_0 .net "idex_rt_out", 4 0, v0x594d8fc45d00_0;  1 drivers
v0x594d8fc55a80_0 .net "idex_write_reg", 4 0, L_0x594d8fc6c380;  1 drivers
v0x594d8fc55b70_0 .net "ifid_instr_out", 31 0, v0x594d8fc46ac0_0;  1 drivers
v0x594d8fc55c30_0 .net "ifid_next_pc_out", 31 0, v0x594d8fc46cd0_0;  1 drivers
v0x594d8fc55cd0_0 .net "imm_ext_id", 31 0, L_0x594d8fc6a950;  1 drivers
v0x594d8fc55db0_0 .net "imm_or_shamt", 31 0, L_0x594d8fc6b320;  1 drivers
L_0x7dc62646c7b0 .functor BUFT 1, C4<00000000000000000000000000111001>, C4<0>, C4<0>, C4<0>;
v0x594d8fc55e70_0 .net "initial_pc", 31 0, L_0x7dc62646c7b0;  1 drivers
v0x594d8fc55f30_0 .net "instr_if", 31 0, v0x594d8fc4d180_0;  1 drivers
v0x594d8fc56040_0 .net "is_jal", 0 0, L_0x594d8fc6ba00;  1 drivers
v0x594d8fc560e0_0 .net "is_jr", 0 0, L_0x594d8fc6c150;  1 drivers
v0x594d8fc56180_0 .net "is_shift_ex", 0 0, L_0x594d8fc6cb90;  1 drivers
v0x594d8fc56240_0 .net "is_shift_id", 0 0, L_0x594d8fc6af90;  1 drivers
v0x594d8fc56300_0 .net "jal_target", 31 0, L_0x594d8fc6bc60;  1 drivers
v0x594d8fc563e0_0 .net "jr_target", 31 0, L_0x594d8fc6c260;  1 drivers
v0x594d8fc564c0_0 .net "mem_read_addr", 31 0, v0x594d8fc4af00_0;  1 drivers
v0x594d8fc56580_0 .net "mem_read_data_from_mem", 31 0, L_0x594d8fc6fc80;  1 drivers
v0x594d8fc56670_0 .net "mem_read_data_mem", 31 0, v0x594d8fc4a8d0_0;  1 drivers
v0x594d8fc56780_0 .net "mem_read_en", 0 0, v0x594d8fc4b0c0_0;  1 drivers
v0x594d8fc56820_0 .net "mem_write_addr", 31 0, v0x594d8fc4b180_0;  1 drivers
v0x594d8fc568c0_0 .net "mem_write_data", 31 0, v0x594d8fc4b260_0;  1 drivers
v0x594d8fc569b0_0 .net "mem_write_en", 0 0, v0x594d8fc4b340_0;  1 drivers
v0x594d8fc56aa0_0 .net "memwb_Halt_out", 0 0, v0x594d8fc475c0_0;  1 drivers
v0x594d8fc56b40_0 .net "memwb_JAL_out", 0 0, v0x594d8fc47700_0;  1 drivers
v0x594d8fc573f0_0 .net "memwb_MemToReg_out", 0 0, v0x594d8fc47890_0;  1 drivers
v0x594d8fc574c0_0 .net "memwb_RegWrite_out", 0 0, v0x594d8fc479d0_0;  1 drivers
v0x594d8fc575b0_0 .net "memwb_aluout_out", 31 0, v0x594d8fc47b40_0;  1 drivers
v0x594d8fc57650_0 .net "memwb_link_out", 31 0, v0x594d8fc47d70_0;  1 drivers
v0x594d8fc57720_0 .net "memwb_memread_out", 31 0, v0x594d8fc47f10_0;  1 drivers
v0x594d8fc577f0_0 .net "memwb_writereg_out", 4 0, v0x594d8fc48150_0;  1 drivers
v0x594d8fc578e0_0 .net "next_pc_if", 31 0, L_0x594d8fc68be0;  1 drivers
v0x594d8fc57980_0 .var "pc", 31 0;
v0x594d8fc57a50_0 .net "reg_read1_id", 31 0, L_0x594d8fc69ad0;  1 drivers
v0x594d8fc57b40_0 .net "reg_read2_id", 31 0, L_0x594d8fc6a1e0;  1 drivers
v0x594d8fc57c30_0 .net "registers_equal", 0 0, L_0x594d8fc6cde0;  1 drivers
v0x594d8fc57cf0_0 .net "reset", 0 0, v0x594d8fc589a0_0;  1 drivers
v0x594d8fc57d90_0 .net "shamt_ext_id", 31 0, L_0x594d8fc6b1e0;  1 drivers
v0x594d8fc57e70_0 .net "stall", 0 0, v0x594d8fc43330_0;  1 drivers
v0x594d8fc57f10_0 .net "writeback_data_wb", 31 0, L_0x594d8fc700d0;  1 drivers
v0x594d8fc57fd0_0 .net "writeback_enable_wb", 0 0, L_0x594d8fc70540;  1 drivers
v0x594d8fc58070_0 .net "writeback_reg_wb", 4 0, L_0x594d8fc702a0;  1 drivers
E_0x594d8fb00550/0 .event edge, v0x594d8fc411b0_0, v0x594d8fc40460_0, v0x594d8fc545e0_0, v0x594d8fc45720_0;
E_0x594d8fb00550/1 .event edge, v0x594d8fc41250_0, v0x594d8fc458e0_0;
E_0x594d8fb00550 .event/or E_0x594d8fb00550/0, E_0x594d8fb00550/1;
L_0x594d8fc68be0 .arith/sum 32, v0x594d8fc57980_0, L_0x7dc62646c018;
L_0x594d8fc68d40 .part v0x594d8fc4d180_0, 26, 6;
L_0x594d8fc68e70 .cmp/eq 6, L_0x594d8fc68d40, L_0x7dc62646c060;
L_0x594d8fc68f60 .part v0x594d8fc46ac0_0, 26, 6;
L_0x594d8fc690d0 .part v0x594d8fc46ac0_0, 0, 6;
L_0x594d8fc691c0 .part v0x594d8fc46ac0_0, 21, 5;
L_0x594d8fc69330 .part v0x594d8fc46ac0_0, 16, 5;
L_0x594d8fc693d0 .part v0x594d8fc46ac0_0, 11, 5;
L_0x594d8fc694c0 .part v0x594d8fc46ac0_0, 0, 16;
L_0x594d8fc6a330 .concat [ 16 16 0 0], L_0x594d8fc694c0, L_0x7dc62646c1c8;
L_0x594d8fc6a4d0 .part L_0x594d8fc694c0, 15, 1;
LS_0x594d8fc6a570_0_0 .concat [ 1 1 1 1], L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0;
LS_0x594d8fc6a570_0_4 .concat [ 1 1 1 1], L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0;
LS_0x594d8fc6a570_0_8 .concat [ 1 1 1 1], L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0;
LS_0x594d8fc6a570_0_12 .concat [ 1 1 1 1], L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0, L_0x594d8fc6a4d0;
L_0x594d8fc6a570 .concat [ 4 4 4 4], LS_0x594d8fc6a570_0_0, LS_0x594d8fc6a570_0_4, LS_0x594d8fc6a570_0_8, LS_0x594d8fc6a570_0_12;
L_0x594d8fc6a8b0 .concat [ 16 16 0 0], L_0x594d8fc694c0, L_0x594d8fc6a570;
L_0x594d8fc6a950 .functor MUXZ 32, L_0x594d8fc6a8b0, L_0x594d8fc6a330, v0x594d8fc01fc0_0, C4<>;
L_0x594d8fc6ab10 .cmp/eq 6, L_0x594d8fc68f60, L_0x7dc62646c210;
L_0x594d8fc6ac90 .cmp/eq 6, L_0x594d8fc690d0, L_0x7dc62646c258;
L_0x594d8fc6adc0 .cmp/eq 6, L_0x594d8fc690d0, L_0x7dc62646c2a0;
L_0x594d8fc6b0a0 .part v0x594d8fc46ac0_0, 6, 5;
L_0x594d8fc6b1e0 .concat [ 5 27 0 0], L_0x594d8fc6b0a0, L_0x7dc62646c2e8;
L_0x594d8fc6b320 .functor MUXZ 32, L_0x594d8fc6a950, L_0x594d8fc6b1e0, L_0x594d8fc6af90, C4<>;
L_0x594d8fc6b140 .part v0x594d8fc46ac0_0, 26, 6;
L_0x594d8fc6b5b0 .cmp/eq 6, L_0x594d8fc6b140, L_0x7dc62646c330;
L_0x594d8fc6b7b0 .reduce/nor L_0x594d8fc70740;
L_0x594d8fc6ba00 .cmp/eq 6, L_0x594d8fc68f60, L_0x7dc62646c378;
L_0x594d8fc6bbc0 .part v0x594d8fc46ac0_0, 0, 26;
L_0x594d8fc6bc60 .concat [ 26 6 0 0], L_0x594d8fc6bbc0, L_0x7dc62646c3c0;
L_0x594d8fc6be80 .cmp/eq 6, L_0x594d8fc68f60, L_0x7dc62646c408;
L_0x594d8fc6bf70 .cmp/eq 6, L_0x594d8fc690d0, L_0x7dc62646c450;
L_0x594d8fc6c380 .functor MUXZ 5, v0x594d8fc45d00_0, v0x594d8fc45350_0, v0x594d8fc44a80_0, C4<>;
L_0x594d8fc6c500 .functor MUXZ 32, v0x594d8fc52d80_0, v0x594d8fc44e90_0, v0x594d8fc43eb0_0, C4<>;
L_0x594d8fc6c8f0 .cmp/eq 4, v0x594d8fc43cf0_0, L_0x7dc62646c498;
L_0x594d8fc6c9e0 .cmp/eq 4, v0x594d8fc43cf0_0, L_0x7dc62646c4e0;
L_0x594d8fc6cca0 .functor MUXZ 32, v0x594d8fc52b60_0, v0x594d8fc52d80_0, L_0x594d8fc6cb90, C4<>;
L_0x594d8fc6cde0 .cmp/eq 32, v0x594d8fc48e50_0, L_0x7dc62646c528;
L_0x594d8fc6cff0 .reduce/nor L_0x594d8fc6cde0;
L_0x594d8fc6d0e0 .functor MUXZ 1, L_0x594d8fc6cde0, L_0x594d8fc6cff0, v0x594d8fc44040_0, C4<>;
L_0x594d8fc6d3a0 .arith/sum 32, v0x594d8fc451b0_0, v0x594d8fc44e90_0;
L_0x594d8fc6e760 .part v0x594d8fc46ac0_0, 21, 5;
L_0x594d8fc6e9d0 .part v0x594d8fc46ac0_0, 16, 5;
L_0x594d8fc6eb00 .functor MUXZ 32, v0x594d8fc47b40_0, v0x594d8fc47f10_0, v0x594d8fc47890_0, C4<>;
L_0x594d8fc6fd40 .functor MUXZ 32, v0x594d8fc4af00_0, v0x594d8fc4b180_0, v0x594d8fc4b340_0, C4<>;
L_0x594d8fc6fed0 .functor MUXZ 32, v0x594d8fc47b40_0, v0x594d8fc47f10_0, v0x594d8fc47890_0, C4<>;
L_0x594d8fc700d0 .functor MUXZ 32, L_0x594d8fc6fed0, v0x594d8fc47d70_0, v0x594d8fc47700_0, C4<>;
L_0x594d8fc702a0 .functor MUXZ 5, v0x594d8fc48150_0, L_0x7dc62646c768, v0x594d8fc47700_0, C4<>;
S_0x594d8fc0fb20 .scope module, "CU" "control_unit" 2 60, 2 1048 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "BranchNotEqual";
    .port_info 10 /OUTPUT 4 "ALUOp";
    .port_info 11 /OUTPUT 1 "ExtOp";
v0x594d8fc22fe0_0 .var "ALUOp", 3 0;
v0x594d8fbea1a0_0 .var "ALUSrc", 0 0;
v0x594d8fbea240_0 .var "Branch", 0 0;
v0x594d8fc01ec0_0 .var "BranchNotEqual", 0 0;
v0x594d8fc01fc0_0 .var "ExtOp", 0 0;
v0x594d8fb959b0_0 .var "MemRead", 0 0;
v0x594d8fc3f190_0 .var "MemToReg", 0 0;
v0x594d8fc3f250_0 .var "MemWrite", 0 0;
v0x594d8fc3f310_0 .var "RegDst", 0 0;
v0x594d8fc3f3d0_0 .var "RegWrite", 0 0;
v0x594d8fc3f490_0 .net "funct", 5 0, L_0x594d8fc690d0;  alias, 1 drivers
v0x594d8fc3f570_0 .net "opcode", 5 0, L_0x594d8fc68f60;  alias, 1 drivers
E_0x594d8fc07fc0 .event edge, v0x594d8fc3f570_0, v0x594d8fc3f490_0;
S_0x594d8fc24870 .scope module, "EXMEM" "EX_MEM_reg" 2 253, 2 952 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "write_data_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /INPUT 1 "MemWrite_in";
    .port_info 11 /INPUT 1 "MemToReg_in";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 32 "write_data_out";
    .port_info 14 /OUTPUT 5 "write_reg_out";
    .port_info 15 /OUTPUT 1 "RegWrite_out";
    .port_info 16 /OUTPUT 1 "MemRead_out";
    .port_info 17 /OUTPUT 1 "MemWrite_out";
    .port_info 18 /OUTPUT 1 "MemToReg_out";
    .port_info 19 /OUTPUT 1 "Halt_out";
    .port_info 20 /OUTPUT 1 "JAL_out";
    .port_info 21 /OUTPUT 32 "link_out";
v0x594d8fc3fa30_0 .net "Halt_in", 0 0, v0x594d8fc442f0_0;  alias, 1 drivers
v0x594d8fc3fb10_0 .var "Halt_out", 0 0;
v0x594d8fc3fbd0_0 .net "JAL_in", 0 0, v0x594d8fc44460_0;  alias, 1 drivers
v0x594d8fc3fc70_0 .var "JAL_out", 0 0;
v0x594d8fc3fd30_0 .net "MemRead_in", 0 0, v0x594d8fc44600_0;  alias, 1 drivers
v0x594d8fc3fe40_0 .var "MemRead_out", 0 0;
v0x594d8fc3ff00_0 .net "MemToReg_in", 0 0, v0x594d8fc44740_0;  alias, 1 drivers
v0x594d8fc3ffc0_0 .var "MemToReg_out", 0 0;
v0x594d8fc40080_0 .net "MemWrite_in", 0 0, v0x594d8fc448e0_0;  alias, 1 drivers
v0x594d8fc40140_0 .var "MemWrite_out", 0 0;
v0x594d8fc40200_0 .net "RegWrite_in", 0 0, v0x594d8fc44bc0_0;  alias, 1 drivers
v0x594d8fc402c0_0 .var "RegWrite_out", 0 0;
v0x594d8fc40380_0 .net "alu_result_in", 31 0, v0x594d8fc48e50_0;  alias, 1 drivers
v0x594d8fc40460_0 .var "alu_result_out", 31 0;
v0x594d8fc40540_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc40600_0 .net "link_in", 31 0, v0x594d8fc44ff0_0;  alias, 1 drivers
v0x594d8fc406e0_0 .var "link_out", 31 0;
v0x594d8fc407c0_0 .net "reset", 0 0, v0x594d8fc589a0_0;  alias, 1 drivers
v0x594d8fc40880_0 .net "write_data_in", 31 0, v0x594d8fc52d80_0;  alias, 1 drivers
v0x594d8fc40960_0 .var "write_data_out", 31 0;
v0x594d8fc40a40_0 .net "write_reg_in", 4 0, L_0x594d8fc6c380;  alias, 1 drivers
v0x594d8fc40b20_0 .var "write_reg_out", 4 0;
E_0x594d8fc143f0 .event posedge, v0x594d8fc407c0_0, v0x594d8fc40540_0;
S_0x594d8fc24bf0 .scope module, "FU" "forwarding_unit" 2 195, 2 1145 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_forwarding";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 2 /INPUT 5 "EX_MEM_Rd";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 4 /INPUT 5 "MEM_WB_Rd";
    .port_info 5 /INPUT 5 "ID_EX_Rs";
    .port_info 6 /INPUT 5 "ID_EX_Rt";
    .port_info 7 /OUTPUT 2 "ForwardA";
    .port_info 8 /OUTPUT 2 "ForwardB";
v0x594d8fc41030_0 .net "EX_MEM_Rd", 4 0, v0x594d8fc40b20_0;  alias, 1 drivers
v0x594d8fc41110_0 .net "EX_MEM_RegWrite", 0 0, v0x594d8fc402c0_0;  alias, 1 drivers
v0x594d8fc411b0_0 .var "ForwardA", 1 0;
v0x594d8fc41250_0 .var "ForwardB", 1 0;
v0x594d8fc41310_0 .net "ID_EX_Rs", 4 0, v0x594d8fc45b50_0;  alias, 1 drivers
v0x594d8fc41440_0 .net "ID_EX_Rt", 4 0, v0x594d8fc45d00_0;  alias, 1 drivers
v0x594d8fc41520_0 .net "MEM_WB_Rd", 4 0, v0x594d8fc48150_0;  alias, 1 drivers
v0x594d8fc41600_0 .net "MEM_WB_RegWrite", 0 0, v0x594d8fc479d0_0;  alias, 1 drivers
v0x594d8fc416c0_0 .net "enable_forwarding", 0 0, L_0x7dc62646c7f8;  alias, 1 drivers
E_0x594d8fc0e7a0/0 .event edge, v0x594d8fc416c0_0, v0x594d8fc402c0_0, v0x594d8fc40b20_0, v0x594d8fc41310_0;
E_0x594d8fc0e7a0/1 .event edge, v0x594d8fc41600_0, v0x594d8fc41520_0, v0x594d8fc41440_0;
E_0x594d8fc0e7a0 .event/or E_0x594d8fc0e7a0/0, E_0x594d8fc0e7a0/1;
S_0x594d8fc257d0 .scope module, "HZ" "hazard_unit" 2 207, 2 1177 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_hazard_detection";
    .port_info 1 /INPUT 1 "enable_forwarding";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_Rt";
    .port_info 4 /INPUT 1 "ID_EX_RegWrite";
    .port_info 5 /INPUT 5 "ID_EX_Rd";
    .port_info 6 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 7 /INPUT 5 "EX_MEM_Rd";
    .port_info 8 /INPUT 5 "IF_ID_Rs";
    .port_info 9 /INPUT 5 "IF_ID_Rt";
    .port_info 10 /OUTPUT 1 "stall";
L_0x594d8fc6d440 .functor BUFZ 1, v0x594d8fc44600_0, C4<0>, C4<0>, C4<0>;
L_0x594d8fc6d770 .functor AND 1, L_0x594d8fc6d440, L_0x594d8fc6d590, C4<1>, C4<1>;
L_0x594d8fc6d880 .functor OR 1, L_0x594d8fc6d630, L_0x594d8fc6d6d0, C4<0>, C4<0>;
L_0x594d8fc6d990 .functor AND 1, L_0x594d8fc6d770, L_0x594d8fc6d880, C4<1>, C4<1>;
L_0x594d8fc6ddf0 .functor AND 1, v0x594d8fc44bc0_0, L_0x594d8fc6daa0, C4<1>, C4<1>;
L_0x594d8fc6def0 .functor OR 1, L_0x594d8fc6dbd0, L_0x594d8fc6dcc0, C4<0>, C4<0>;
L_0x594d8fc6e040 .functor AND 1, L_0x594d8fc6ddf0, L_0x594d8fc6def0, C4<1>, C4<1>;
L_0x594d8fc6e3d0 .functor AND 1, v0x594d8fc402c0_0, L_0x594d8fc6e150, C4<1>, C4<1>;
L_0x594d8fc6e4e0 .functor OR 1, L_0x594d8fc6e240, L_0x594d8fc6e330, C4<0>, C4<0>;
L_0x594d8fc6e5f0 .functor AND 1, L_0x594d8fc6e3d0, L_0x594d8fc6e4e0, C4<1>, C4<1>;
v0x594d8fc418f0_0 .net "EX_MEM_Rd", 4 0, v0x594d8fc40b20_0;  alias, 1 drivers
v0x594d8fc41a20_0 .net "EX_MEM_RegWrite", 0 0, v0x594d8fc402c0_0;  alias, 1 drivers
v0x594d8fc41b30_0 .net "ID_EX_MemRead", 0 0, v0x594d8fc44600_0;  alias, 1 drivers
v0x594d8fc41bd0_0 .net "ID_EX_Rd", 4 0, L_0x594d8fc6c380;  alias, 1 drivers
v0x594d8fc41c70_0 .net "ID_EX_RegWrite", 0 0, v0x594d8fc44bc0_0;  alias, 1 drivers
v0x594d8fc41d60_0 .net "ID_EX_Rt", 4 0, v0x594d8fc45d00_0;  alias, 1 drivers
v0x594d8fc41e00_0 .net "IF_ID_Rs", 4 0, L_0x594d8fc6e760;  1 drivers
v0x594d8fc41ea0_0 .net "IF_ID_Rt", 4 0, L_0x594d8fc6e9d0;  1 drivers
v0x594d8fc41f40_0 .net *"_ivl_11", 0 0, L_0x594d8fc6d770;  1 drivers
v0x594d8fc42090_0 .net *"_ivl_13", 0 0, L_0x594d8fc6d880;  1 drivers
L_0x7dc62646c5b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc42150_0 .net/2u *"_ivl_16", 4 0, L_0x7dc62646c5b8;  1 drivers
L_0x7dc62646c570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc42230_0 .net/2u *"_ivl_2", 4 0, L_0x7dc62646c570;  1 drivers
v0x594d8fc42310_0 .net *"_ivl_25", 0 0, L_0x594d8fc6ddf0;  1 drivers
v0x594d8fc423d0_0 .net *"_ivl_27", 0 0, L_0x594d8fc6def0;  1 drivers
L_0x7dc62646c600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc42490_0 .net/2u *"_ivl_30", 4 0, L_0x7dc62646c600;  1 drivers
v0x594d8fc42570_0 .net *"_ivl_39", 0 0, L_0x594d8fc6e3d0;  1 drivers
v0x594d8fc42630_0 .net *"_ivl_41", 0 0, L_0x594d8fc6e4e0;  1 drivers
v0x594d8fc42800_0 .net "enable_forwarding", 0 0, L_0x7dc62646c7f8;  alias, 1 drivers
v0x594d8fc428d0_0 .net "enable_hazard_detection", 0 0, L_0x7dc62646c840;  alias, 1 drivers
v0x594d8fc42970_0 .net "exmem_dest_valid", 0 0, L_0x594d8fc6e150;  1 drivers
v0x594d8fc42a30_0 .net "exmem_raw_hazard", 0 0, L_0x594d8fc6e5f0;  1 drivers
v0x594d8fc42af0_0 .net "exmem_rs_match", 0 0, L_0x594d8fc6e240;  1 drivers
v0x594d8fc42bb0_0 .net "exmem_rt_match", 0 0, L_0x594d8fc6e330;  1 drivers
v0x594d8fc42c70_0 .net "idex_dest_valid", 0 0, L_0x594d8fc6daa0;  1 drivers
v0x594d8fc42d30_0 .net "idex_raw_hazard", 0 0, L_0x594d8fc6e040;  1 drivers
v0x594d8fc42df0_0 .net "idex_rs_match", 0 0, L_0x594d8fc6dbd0;  1 drivers
v0x594d8fc42eb0_0 .net "idex_rt_match", 0 0, L_0x594d8fc6dcc0;  1 drivers
v0x594d8fc42f70_0 .net "is_load", 0 0, L_0x594d8fc6d440;  1 drivers
v0x594d8fc43030_0 .net "load_dest_valid", 0 0, L_0x594d8fc6d590;  1 drivers
v0x594d8fc430f0_0 .net "load_rs_match", 0 0, L_0x594d8fc6d630;  1 drivers
v0x594d8fc431b0_0 .net "load_rt_match", 0 0, L_0x594d8fc6d6d0;  1 drivers
v0x594d8fc43270_0 .net "load_use_hazard", 0 0, L_0x594d8fc6d990;  1 drivers
v0x594d8fc43330_0 .var "stall", 0 0;
E_0x594d8fc33650/0 .event edge, v0x594d8fc428d0_0, v0x594d8fc416c0_0, v0x594d8fc43270_0, v0x594d8fc42d30_0;
E_0x594d8fc33650/1 .event edge, v0x594d8fc42a30_0;
E_0x594d8fc33650 .event/or E_0x594d8fc33650/0, E_0x594d8fc33650/1;
L_0x594d8fc6d590 .cmp/ne 5, v0x594d8fc45d00_0, L_0x7dc62646c570;
L_0x594d8fc6d630 .cmp/eq 5, v0x594d8fc45d00_0, L_0x594d8fc6e760;
L_0x594d8fc6d6d0 .cmp/eq 5, v0x594d8fc45d00_0, L_0x594d8fc6e9d0;
L_0x594d8fc6daa0 .cmp/ne 5, L_0x594d8fc6c380, L_0x7dc62646c5b8;
L_0x594d8fc6dbd0 .cmp/eq 5, L_0x594d8fc6c380, L_0x594d8fc6e760;
L_0x594d8fc6dcc0 .cmp/eq 5, L_0x594d8fc6c380, L_0x594d8fc6e9d0;
L_0x594d8fc6e150 .cmp/ne 5, v0x594d8fc40b20_0, L_0x7dc62646c600;
L_0x594d8fc6e240 .cmp/eq 5, v0x594d8fc40b20_0, L_0x594d8fc6e760;
L_0x594d8fc6e330 .cmp/eq 5, v0x594d8fc40b20_0, L_0x594d8fc6e9d0;
S_0x594d8fc25b20 .scope module, "IDEX" "ID_EX_reg" 2 132, 2 826 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 1 "Halt_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /INPUT 32 "regdata1_in";
    .port_info 7 /INPUT 32 "regdata2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "rs_in";
    .port_info 10 /INPUT 5 "rt_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 1 "RegWrite_in";
    .port_info 13 /INPUT 1 "MemRead_in";
    .port_info 14 /INPUT 1 "MemWrite_in";
    .port_info 15 /INPUT 1 "MemToReg_in";
    .port_info 16 /INPUT 1 "RegDst_in";
    .port_info 17 /INPUT 1 "Branch_in";
    .port_info 18 /INPUT 1 "BranchNotEqual_in";
    .port_info 19 /INPUT 1 "ALUSrc_in";
    .port_info 20 /INPUT 4 "ALUOp_in";
    .port_info 21 /INPUT 1 "JAL_in";
    .port_info 22 /INPUT 32 "link_in";
    .port_info 23 /OUTPUT 32 "next_pc_out";
    .port_info 24 /OUTPUT 32 "regdata1_out";
    .port_info 25 /OUTPUT 32 "regdata2_out";
    .port_info 26 /OUTPUT 32 "imm_out";
    .port_info 27 /OUTPUT 5 "rs_out";
    .port_info 28 /OUTPUT 5 "rt_out";
    .port_info 29 /OUTPUT 5 "rd_out";
    .port_info 30 /OUTPUT 1 "RegWrite_out";
    .port_info 31 /OUTPUT 1 "MemRead_out";
    .port_info 32 /OUTPUT 1 "MemWrite_out";
    .port_info 33 /OUTPUT 1 "MemToReg_out";
    .port_info 34 /OUTPUT 1 "RegDst_out";
    .port_info 35 /OUTPUT 1 "Branch_out";
    .port_info 36 /OUTPUT 1 "BranchNotEqual_out";
    .port_info 37 /OUTPUT 1 "ALUSrc_out";
    .port_info 38 /OUTPUT 4 "ALUOp_out";
    .port_info 39 /OUTPUT 1 "Halt_out";
    .port_info 40 /OUTPUT 1 "JAL_out";
    .port_info 41 /OUTPUT 32 "link_out";
v0x594d8fc43c10_0 .net "ALUOp_in", 3 0, v0x594d8fc22fe0_0;  alias, 1 drivers
v0x594d8fc43cf0_0 .var "ALUOp_out", 3 0;
v0x594d8fc43db0_0 .net "ALUSrc_in", 0 0, v0x594d8fbea1a0_0;  alias, 1 drivers
v0x594d8fc43eb0_0 .var "ALUSrc_out", 0 0;
v0x594d8fc43f50_0 .net "BranchNotEqual_in", 0 0, v0x594d8fc01ec0_0;  alias, 1 drivers
v0x594d8fc44040_0 .var "BranchNotEqual_out", 0 0;
v0x594d8fc440e0_0 .net "Branch_in", 0 0, v0x594d8fbea240_0;  alias, 1 drivers
v0x594d8fc441b0_0 .var "Branch_out", 0 0;
v0x594d8fc44250_0 .net "Halt_in", 0 0, L_0x594d8fc6b8a0;  alias, 1 drivers
v0x594d8fc442f0_0 .var "Halt_out", 0 0;
v0x594d8fc443c0_0 .net "JAL_in", 0 0, L_0x594d8fc6ba00;  alias, 1 drivers
v0x594d8fc44460_0 .var "JAL_out", 0 0;
v0x594d8fc44530_0 .net "MemRead_in", 0 0, v0x594d8fb959b0_0;  alias, 1 drivers
v0x594d8fc44600_0 .var "MemRead_out", 0 0;
v0x594d8fc446a0_0 .net "MemToReg_in", 0 0, v0x594d8fc3f190_0;  alias, 1 drivers
v0x594d8fc44740_0 .var "MemToReg_out", 0 0;
v0x594d8fc44810_0 .net "MemWrite_in", 0 0, v0x594d8fc3f250_0;  alias, 1 drivers
v0x594d8fc448e0_0 .var "MemWrite_out", 0 0;
v0x594d8fc449b0_0 .net "RegDst_in", 0 0, v0x594d8fc3f310_0;  alias, 1 drivers
v0x594d8fc44a80_0 .var "RegDst_out", 0 0;
v0x594d8fc44b20_0 .net "RegWrite_in", 0 0, L_0x594d8fc6c2d0;  1 drivers
v0x594d8fc44bc0_0 .var "RegWrite_out", 0 0;
v0x594d8fc44cb0_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc44d50_0 .net "flush", 0 0, L_0x594d8fc70a40;  alias, 1 drivers
v0x594d8fc44df0_0 .net "imm_in", 31 0, L_0x594d8fc6b320;  alias, 1 drivers
v0x594d8fc44e90_0 .var "imm_out", 31 0;
v0x594d8fc44f30_0 .net "link_in", 31 0, v0x594d8fc46cd0_0;  alias, 1 drivers
v0x594d8fc44ff0_0 .var "link_out", 31 0;
v0x594d8fc450e0_0 .net "next_pc_in", 31 0, v0x594d8fc46cd0_0;  alias, 1 drivers
v0x594d8fc451b0_0 .var "next_pc_out", 31 0;
v0x594d8fc45270_0 .net "rd_in", 4 0, L_0x594d8fc693d0;  alias, 1 drivers
v0x594d8fc45350_0 .var "rd_out", 4 0;
v0x594d8fc45430_0 .net "regdata1_in", 31 0, L_0x594d8fc69ad0;  alias, 1 drivers
v0x594d8fc45720_0 .var "regdata1_out", 31 0;
v0x594d8fc45800_0 .net "regdata2_in", 31 0, L_0x594d8fc6a1e0;  alias, 1 drivers
v0x594d8fc458e0_0 .var "regdata2_out", 31 0;
v0x594d8fc459c0_0 .net "reset", 0 0, v0x594d8fc589a0_0;  alias, 1 drivers
v0x594d8fc45a90_0 .net "rs_in", 4 0, L_0x594d8fc691c0;  alias, 1 drivers
v0x594d8fc45b50_0 .var "rs_out", 4 0;
v0x594d8fc45c40_0 .net "rt_in", 4 0, L_0x594d8fc69330;  alias, 1 drivers
v0x594d8fc45d00_0 .var "rt_out", 4 0;
v0x594d8fc45e10_0 .net "stall", 0 0, v0x594d8fc43330_0;  alias, 1 drivers
S_0x594d8fc46530 .scope module, "IFID" "IF_ID_reg" 2 26, 2 798 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "next_pc_out";
v0x594d8fc46830_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc46940_0 .net "flush", 0 0, L_0x594d8fc70740;  alias, 1 drivers
v0x594d8fc46a00_0 .net "instr_in", 31 0, v0x594d8fc4d180_0;  alias, 1 drivers
v0x594d8fc46ac0_0 .var "instr_out", 31 0;
v0x594d8fc46ba0_0 .net "next_pc_in", 31 0, L_0x594d8fc68be0;  alias, 1 drivers
v0x594d8fc46cd0_0 .var "next_pc_out", 31 0;
v0x594d8fc46de0_0 .net "reset", 0 0, v0x594d8fc589a0_0;  alias, 1 drivers
v0x594d8fc46ed0_0 .net "stall", 0 0, v0x594d8fc43330_0;  alias, 1 drivers
S_0x594d8fc47110 .scope module, "MEMWB" "MEM_WB_reg" 2 321, 2 1004 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "mem_read_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemToReg_in";
    .port_info 10 /OUTPUT 32 "mem_read_out";
    .port_info 11 /OUTPUT 32 "alu_result_out";
    .port_info 12 /OUTPUT 5 "write_reg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemToReg_out";
    .port_info 15 /OUTPUT 1 "Halt_out";
    .port_info 16 /OUTPUT 1 "JAL_out";
    .port_info 17 /OUTPUT 32 "link_out";
v0x594d8fc47500_0 .net "Halt_in", 0 0, v0x594d8fc3fb10_0;  alias, 1 drivers
v0x594d8fc475c0_0 .var "Halt_out", 0 0;
v0x594d8fc47660_0 .net "JAL_in", 0 0, v0x594d8fc3fc70_0;  alias, 1 drivers
v0x594d8fc47700_0 .var "JAL_out", 0 0;
v0x594d8fc477a0_0 .net "MemToReg_in", 0 0, v0x594d8fc3ffc0_0;  alias, 1 drivers
v0x594d8fc47890_0 .var "MemToReg_out", 0 0;
v0x594d8fc47930_0 .net "RegWrite_in", 0 0, v0x594d8fc402c0_0;  alias, 1 drivers
v0x594d8fc479d0_0 .var "RegWrite_out", 0 0;
v0x594d8fc47a70_0 .net "alu_result_in", 31 0, v0x594d8fc40460_0;  alias, 1 drivers
v0x594d8fc47b40_0 .var "alu_result_out", 31 0;
v0x594d8fc47be0_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc47c80_0 .net "link_in", 31 0, v0x594d8fc406e0_0;  alias, 1 drivers
v0x594d8fc47d70_0 .var "link_out", 31 0;
v0x594d8fc47e30_0 .net "mem_read_in", 31 0, v0x594d8fc4a8d0_0;  alias, 1 drivers
v0x594d8fc47f10_0 .var "mem_read_out", 31 0;
v0x594d8fc47ff0_0 .net "reset", 0 0, v0x594d8fc589a0_0;  alias, 1 drivers
v0x594d8fc48090_0 .net "write_reg_in", 4 0, v0x594d8fc40b20_0;  alias, 1 drivers
v0x594d8fc48150_0 .var "write_reg_out", 4 0;
S_0x594d8fc48500 .scope module, "alu_ex" "alu" 2 241, 2 387 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x594d8fc48690 .param/l "ADD" 0 2 388, C4<0000>;
P_0x594d8fc486d0 .param/l "AND" 0 2 390, C4<0010>;
P_0x594d8fc48710 .param/l "MUL" 0 2 389, C4<0001>;
P_0x594d8fc48750 .param/l "NOR" 0 2 393, C4<0101>;
P_0x594d8fc48790 .param/l "OR" 0 2 391, C4<0011>;
P_0x594d8fc487d0 .param/l "SLL" 0 2 394, C4<0110>;
P_0x594d8fc48810 .param/l "SLT" 0 2 397, C4<1010>;
P_0x594d8fc48850 .param/l "SRL" 0 2 395, C4<0111>;
P_0x594d8fc48890 .param/l "SUB" 0 2 396, C4<1000>;
P_0x594d8fc488d0 .param/l "XOR" 0 2 392, C4<0100>;
v0x594d8fc472a0_0 .net "A", 31 0, L_0x594d8fc6cca0;  alias, 1 drivers
v0x594d8fc48e50_0 .var "ALU_Out", 31 0;
v0x594d8fc48f40_0 .net "ALU_Sel", 3 0, v0x594d8fc43cf0_0;  alias, 1 drivers
v0x594d8fc49040_0 .net "B", 31 0, L_0x594d8fc6c500;  alias, 1 drivers
E_0x594d8fc33610 .event edge, v0x594d8fc43cf0_0, v0x594d8fc472a0_0, v0x594d8fc49040_0;
S_0x594d8fc49190 .scope module, "cache" "cache_controller" 2 288, 2 448 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read";
    .port_info 3 /INPUT 1 "cpu_write";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_write_data";
    .port_info 6 /OUTPUT 32 "cpu_read_data";
    .port_info 7 /OUTPUT 1 "cache_stall";
    .port_info 8 /OUTPUT 1 "mem_write_en";
    .port_info 9 /OUTPUT 32 "mem_write_addr";
    .port_info 10 /OUTPUT 32 "mem_write_data";
    .port_info 11 /OUTPUT 1 "mem_read_en";
    .port_info 12 /OUTPUT 32 "mem_read_addr";
    .port_info 13 /INPUT 32 "mem_read_data";
P_0x594d8fc49370 .param/l "ALLOCATE" 0 2 487, C4<011>;
P_0x594d8fc493b0 .param/l "COMPARE_TAG" 0 2 485, C4<001>;
P_0x594d8fc493f0 .param/l "IDLE" 0 2 484, C4<000>;
P_0x594d8fc49430 .param/l "INDEX_BITS" 0 2 469, +C4<00000000000000000000000000001000>;
P_0x594d8fc49470 .param/l "NUM_BLOCKS" 0 2 472, +C4<00000000000000000000000100000000>;
P_0x594d8fc494b0 .param/l "OFFSET_BITS" 0 2 470, +C4<00000000000000000000000000000101>;
P_0x594d8fc494f0 .param/l "TAG_BITS" 0 2 471, +C4<00000000000000000000000000010011>;
P_0x594d8fc49530 .param/l "WORDS_PER_BLOCK" 0 2 473, +C4<00000000000000000000000000001000>;
P_0x594d8fc49570 .param/l "WRITE_BACK" 0 2 486, C4<010>;
P_0x594d8fc495b0 .param/l "WRITE_HIT" 0 2 488, C4<100>;
L_0x594d8fc6f670 .functor AND 1, L_0x594d8fc6f180, L_0x594d8fc6f4e0, C4<1>, C4<1>;
L_0x7dc62646c648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594d8fc49b30_0 .net *"_ivl_11", 1 0, L_0x7dc62646c648;  1 drivers
v0x594d8fc49c10_0 .net *"_ivl_12", 18 0, L_0x594d8fc6f2c0;  1 drivers
v0x594d8fc49cf0_0 .net *"_ivl_14", 9 0, L_0x594d8fc6f3a0;  1 drivers
L_0x7dc62646c690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594d8fc49de0_0 .net *"_ivl_17", 1 0, L_0x7dc62646c690;  1 drivers
v0x594d8fc49ec0_0 .net *"_ivl_18", 0 0, L_0x594d8fc6f4e0;  1 drivers
v0x594d8fc49f80_0 .net *"_ivl_6", 0 0, L_0x594d8fc6f180;  1 drivers
v0x594d8fc4a060_0 .net *"_ivl_8", 9 0, L_0x594d8fc6f220;  1 drivers
v0x594d8fc4a140_0 .net "addr_index", 7 0, L_0x594d8fc6f040;  1 drivers
v0x594d8fc4a220_0 .net "addr_tag", 18 0, L_0x594d8fc6ef10;  1 drivers
v0x594d8fc4a300_0 .net "addr_word_offset", 2 0, L_0x594d8fc6f0e0;  1 drivers
v0x594d8fc4a3e0_0 .var "alloc_counter", 2 0;
v0x594d8fc4a4c0_0 .net "cache_hit", 0 0, L_0x594d8fc6f670;  1 drivers
v0x594d8fc4a580_0 .var "cache_stall", 0 0;
v0x594d8fc4a640_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc4a770_0 .net "cpu_addr", 31 0, v0x594d8fc40460_0;  alias, 1 drivers
v0x594d8fc4a830_0 .net "cpu_read", 0 0, v0x594d8fc3fe40_0;  alias, 1 drivers
v0x594d8fc4a8d0_0 .var "cpu_read_data", 31 0;
v0x594d8fc4aa80_0 .net "cpu_write", 0 0, v0x594d8fc40140_0;  alias, 1 drivers
v0x594d8fc4ab50_0 .net "cpu_write_data", 31 0, v0x594d8fc40960_0;  alias, 1 drivers
v0x594d8fc4ac20 .array "data_block", 2047 0, 31 0;
v0x594d8fc4acc0 .array "dirty_bit", 255 0, 0 0;
v0x594d8fc4ad60_0 .var/i "i", 31 0;
v0x594d8fc4ae20_0 .var/i "j", 31 0;
v0x594d8fc4af00_0 .var "mem_read_addr", 31 0;
v0x594d8fc4afe0_0 .net "mem_read_data", 31 0, L_0x594d8fc6fc80;  alias, 1 drivers
v0x594d8fc4b0c0_0 .var "mem_read_en", 0 0;
v0x594d8fc4b180_0 .var "mem_write_addr", 31 0;
v0x594d8fc4b260_0 .var "mem_write_data", 31 0;
v0x594d8fc4b340_0 .var "mem_write_en", 0 0;
v0x594d8fc4b400_0 .net "reset", 0 0, v0x594d8fc589a0_0;  alias, 1 drivers
v0x594d8fc4b4a0_0 .var "state", 2 0;
v0x594d8fc4b580 .array "tag_field", 255 0, 18 0;
v0x594d8fc4b640 .array "valid_bit", 255 0, 0 0;
v0x594d8fc4b8f0_0 .var "wb_counter", 2 0;
L_0x594d8fc6ef10 .part v0x594d8fc40460_0, 13, 19;
L_0x594d8fc6f040 .part v0x594d8fc40460_0, 5, 8;
L_0x594d8fc6f0e0 .part v0x594d8fc40460_0, 2, 3;
L_0x594d8fc6f180 .array/port v0x594d8fc4b640, L_0x594d8fc6f220;
L_0x594d8fc6f220 .concat [ 8 2 0 0], L_0x594d8fc6f040, L_0x7dc62646c648;
L_0x594d8fc6f2c0 .array/port v0x594d8fc4b580, L_0x594d8fc6f3a0;
L_0x594d8fc6f3a0 .concat [ 8 2 0 0], L_0x594d8fc6f040, L_0x7dc62646c690;
L_0x594d8fc6f4e0 .cmp/eq 19, L_0x594d8fc6f2c0, L_0x594d8fc6ef10;
S_0x594d8fc4bb90 .scope module, "data_mem" "memoryFile" 2 305, 2 610 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
L_0x594d8fc6fc80 .functor BUFZ 32, L_0x594d8fc6f780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594d8fc4bd90_0 .net *"_ivl_0", 31 0, L_0x594d8fc6f780;  1 drivers
v0x594d8fc4be90_0 .net *"_ivl_10", 9 0, L_0x594d8fc6faf0;  1 drivers
L_0x7dc62646c720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594d8fc4bf70_0 .net *"_ivl_13", 1 0, L_0x7dc62646c720;  1 drivers
v0x594d8fc4c060_0 .net *"_ivl_3", 7 0, L_0x594d8fc6f820;  1 drivers
v0x594d8fc4c140_0 .net *"_ivl_4", 7 0, L_0x594d8fc6f9b0;  1 drivers
v0x594d8fc4c220_0 .net *"_ivl_6", 5 0, L_0x594d8fc6f8c0;  1 drivers
L_0x7dc62646c6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594d8fc4c300_0 .net *"_ivl_8", 1 0, L_0x7dc62646c6d8;  1 drivers
v0x594d8fc4c3e0_0 .net "addr", 31 0, L_0x594d8fc6fd40;  1 drivers
v0x594d8fc4c4c0_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc4c5f0_0 .var/i "i", 31 0;
v0x594d8fc4c6d0 .array "mem", 255 0, 31 0;
v0x594d8fc4c790_0 .net "readData", 31 0, L_0x594d8fc6fc80;  alias, 1 drivers
v0x594d8fc4c850_0 .net "writeData", 31 0, v0x594d8fc4b260_0;  alias, 1 drivers
v0x594d8fc4c920_0 .net "writeEnable", 0 0, v0x594d8fc4b340_0;  alias, 1 drivers
E_0x594d8fc33690 .event posedge, v0x594d8fc40540_0;
L_0x594d8fc6f780 .array/port v0x594d8fc4c6d0, L_0x594d8fc6faf0;
L_0x594d8fc6f820 .part L_0x594d8fc6fd40, 0, 8;
L_0x594d8fc6f8c0 .part L_0x594d8fc6f820, 2, 6;
L_0x594d8fc6f9b0 .concat [ 6 2 0 0], L_0x594d8fc6f8c0, L_0x7dc62646c6d8;
L_0x594d8fc6faf0 .concat [ 8 2 0 0], L_0x594d8fc6f9b0, L_0x7dc62646c720;
S_0x594d8fc4ca80 .scope module, "prog_mem" "programMem" 2 19, 2 631 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x594d8fc4d0a0_0 .net "instruction", 31 0, v0x594d8fc4d180_0;  alias, 1 drivers
v0x594d8fc4d180_0 .var "instruction_reg", 31 0;
v0x594d8fc4d240 .array "instructions", 0 127, 31 0;
v0x594d8fc4e310_0 .net "pc", 31 0, v0x594d8fc57980_0;  1 drivers
v0x594d8fc4d240_0 .array/port v0x594d8fc4d240, 0;
v0x594d8fc4d240_1 .array/port v0x594d8fc4d240, 1;
v0x594d8fc4d240_2 .array/port v0x594d8fc4d240, 2;
E_0x594d8fc4cc30/0 .event edge, v0x594d8fc4e310_0, v0x594d8fc4d240_0, v0x594d8fc4d240_1, v0x594d8fc4d240_2;
v0x594d8fc4d240_3 .array/port v0x594d8fc4d240, 3;
v0x594d8fc4d240_4 .array/port v0x594d8fc4d240, 4;
v0x594d8fc4d240_5 .array/port v0x594d8fc4d240, 5;
v0x594d8fc4d240_6 .array/port v0x594d8fc4d240, 6;
E_0x594d8fc4cc30/1 .event edge, v0x594d8fc4d240_3, v0x594d8fc4d240_4, v0x594d8fc4d240_5, v0x594d8fc4d240_6;
v0x594d8fc4d240_7 .array/port v0x594d8fc4d240, 7;
v0x594d8fc4d240_8 .array/port v0x594d8fc4d240, 8;
v0x594d8fc4d240_9 .array/port v0x594d8fc4d240, 9;
v0x594d8fc4d240_10 .array/port v0x594d8fc4d240, 10;
E_0x594d8fc4cc30/2 .event edge, v0x594d8fc4d240_7, v0x594d8fc4d240_8, v0x594d8fc4d240_9, v0x594d8fc4d240_10;
v0x594d8fc4d240_11 .array/port v0x594d8fc4d240, 11;
v0x594d8fc4d240_12 .array/port v0x594d8fc4d240, 12;
v0x594d8fc4d240_13 .array/port v0x594d8fc4d240, 13;
v0x594d8fc4d240_14 .array/port v0x594d8fc4d240, 14;
E_0x594d8fc4cc30/3 .event edge, v0x594d8fc4d240_11, v0x594d8fc4d240_12, v0x594d8fc4d240_13, v0x594d8fc4d240_14;
v0x594d8fc4d240_15 .array/port v0x594d8fc4d240, 15;
v0x594d8fc4d240_16 .array/port v0x594d8fc4d240, 16;
v0x594d8fc4d240_17 .array/port v0x594d8fc4d240, 17;
v0x594d8fc4d240_18 .array/port v0x594d8fc4d240, 18;
E_0x594d8fc4cc30/4 .event edge, v0x594d8fc4d240_15, v0x594d8fc4d240_16, v0x594d8fc4d240_17, v0x594d8fc4d240_18;
v0x594d8fc4d240_19 .array/port v0x594d8fc4d240, 19;
v0x594d8fc4d240_20 .array/port v0x594d8fc4d240, 20;
v0x594d8fc4d240_21 .array/port v0x594d8fc4d240, 21;
v0x594d8fc4d240_22 .array/port v0x594d8fc4d240, 22;
E_0x594d8fc4cc30/5 .event edge, v0x594d8fc4d240_19, v0x594d8fc4d240_20, v0x594d8fc4d240_21, v0x594d8fc4d240_22;
v0x594d8fc4d240_23 .array/port v0x594d8fc4d240, 23;
v0x594d8fc4d240_24 .array/port v0x594d8fc4d240, 24;
v0x594d8fc4d240_25 .array/port v0x594d8fc4d240, 25;
v0x594d8fc4d240_26 .array/port v0x594d8fc4d240, 26;
E_0x594d8fc4cc30/6 .event edge, v0x594d8fc4d240_23, v0x594d8fc4d240_24, v0x594d8fc4d240_25, v0x594d8fc4d240_26;
v0x594d8fc4d240_27 .array/port v0x594d8fc4d240, 27;
v0x594d8fc4d240_28 .array/port v0x594d8fc4d240, 28;
v0x594d8fc4d240_29 .array/port v0x594d8fc4d240, 29;
v0x594d8fc4d240_30 .array/port v0x594d8fc4d240, 30;
E_0x594d8fc4cc30/7 .event edge, v0x594d8fc4d240_27, v0x594d8fc4d240_28, v0x594d8fc4d240_29, v0x594d8fc4d240_30;
v0x594d8fc4d240_31 .array/port v0x594d8fc4d240, 31;
v0x594d8fc4d240_32 .array/port v0x594d8fc4d240, 32;
v0x594d8fc4d240_33 .array/port v0x594d8fc4d240, 33;
v0x594d8fc4d240_34 .array/port v0x594d8fc4d240, 34;
E_0x594d8fc4cc30/8 .event edge, v0x594d8fc4d240_31, v0x594d8fc4d240_32, v0x594d8fc4d240_33, v0x594d8fc4d240_34;
v0x594d8fc4d240_35 .array/port v0x594d8fc4d240, 35;
v0x594d8fc4d240_36 .array/port v0x594d8fc4d240, 36;
v0x594d8fc4d240_37 .array/port v0x594d8fc4d240, 37;
v0x594d8fc4d240_38 .array/port v0x594d8fc4d240, 38;
E_0x594d8fc4cc30/9 .event edge, v0x594d8fc4d240_35, v0x594d8fc4d240_36, v0x594d8fc4d240_37, v0x594d8fc4d240_38;
v0x594d8fc4d240_39 .array/port v0x594d8fc4d240, 39;
v0x594d8fc4d240_40 .array/port v0x594d8fc4d240, 40;
v0x594d8fc4d240_41 .array/port v0x594d8fc4d240, 41;
v0x594d8fc4d240_42 .array/port v0x594d8fc4d240, 42;
E_0x594d8fc4cc30/10 .event edge, v0x594d8fc4d240_39, v0x594d8fc4d240_40, v0x594d8fc4d240_41, v0x594d8fc4d240_42;
v0x594d8fc4d240_43 .array/port v0x594d8fc4d240, 43;
v0x594d8fc4d240_44 .array/port v0x594d8fc4d240, 44;
v0x594d8fc4d240_45 .array/port v0x594d8fc4d240, 45;
v0x594d8fc4d240_46 .array/port v0x594d8fc4d240, 46;
E_0x594d8fc4cc30/11 .event edge, v0x594d8fc4d240_43, v0x594d8fc4d240_44, v0x594d8fc4d240_45, v0x594d8fc4d240_46;
v0x594d8fc4d240_47 .array/port v0x594d8fc4d240, 47;
v0x594d8fc4d240_48 .array/port v0x594d8fc4d240, 48;
v0x594d8fc4d240_49 .array/port v0x594d8fc4d240, 49;
v0x594d8fc4d240_50 .array/port v0x594d8fc4d240, 50;
E_0x594d8fc4cc30/12 .event edge, v0x594d8fc4d240_47, v0x594d8fc4d240_48, v0x594d8fc4d240_49, v0x594d8fc4d240_50;
v0x594d8fc4d240_51 .array/port v0x594d8fc4d240, 51;
v0x594d8fc4d240_52 .array/port v0x594d8fc4d240, 52;
v0x594d8fc4d240_53 .array/port v0x594d8fc4d240, 53;
v0x594d8fc4d240_54 .array/port v0x594d8fc4d240, 54;
E_0x594d8fc4cc30/13 .event edge, v0x594d8fc4d240_51, v0x594d8fc4d240_52, v0x594d8fc4d240_53, v0x594d8fc4d240_54;
v0x594d8fc4d240_55 .array/port v0x594d8fc4d240, 55;
v0x594d8fc4d240_56 .array/port v0x594d8fc4d240, 56;
v0x594d8fc4d240_57 .array/port v0x594d8fc4d240, 57;
v0x594d8fc4d240_58 .array/port v0x594d8fc4d240, 58;
E_0x594d8fc4cc30/14 .event edge, v0x594d8fc4d240_55, v0x594d8fc4d240_56, v0x594d8fc4d240_57, v0x594d8fc4d240_58;
v0x594d8fc4d240_59 .array/port v0x594d8fc4d240, 59;
v0x594d8fc4d240_60 .array/port v0x594d8fc4d240, 60;
v0x594d8fc4d240_61 .array/port v0x594d8fc4d240, 61;
v0x594d8fc4d240_62 .array/port v0x594d8fc4d240, 62;
E_0x594d8fc4cc30/15 .event edge, v0x594d8fc4d240_59, v0x594d8fc4d240_60, v0x594d8fc4d240_61, v0x594d8fc4d240_62;
v0x594d8fc4d240_63 .array/port v0x594d8fc4d240, 63;
v0x594d8fc4d240_64 .array/port v0x594d8fc4d240, 64;
v0x594d8fc4d240_65 .array/port v0x594d8fc4d240, 65;
v0x594d8fc4d240_66 .array/port v0x594d8fc4d240, 66;
E_0x594d8fc4cc30/16 .event edge, v0x594d8fc4d240_63, v0x594d8fc4d240_64, v0x594d8fc4d240_65, v0x594d8fc4d240_66;
v0x594d8fc4d240_67 .array/port v0x594d8fc4d240, 67;
v0x594d8fc4d240_68 .array/port v0x594d8fc4d240, 68;
v0x594d8fc4d240_69 .array/port v0x594d8fc4d240, 69;
v0x594d8fc4d240_70 .array/port v0x594d8fc4d240, 70;
E_0x594d8fc4cc30/17 .event edge, v0x594d8fc4d240_67, v0x594d8fc4d240_68, v0x594d8fc4d240_69, v0x594d8fc4d240_70;
v0x594d8fc4d240_71 .array/port v0x594d8fc4d240, 71;
v0x594d8fc4d240_72 .array/port v0x594d8fc4d240, 72;
v0x594d8fc4d240_73 .array/port v0x594d8fc4d240, 73;
v0x594d8fc4d240_74 .array/port v0x594d8fc4d240, 74;
E_0x594d8fc4cc30/18 .event edge, v0x594d8fc4d240_71, v0x594d8fc4d240_72, v0x594d8fc4d240_73, v0x594d8fc4d240_74;
v0x594d8fc4d240_75 .array/port v0x594d8fc4d240, 75;
v0x594d8fc4d240_76 .array/port v0x594d8fc4d240, 76;
v0x594d8fc4d240_77 .array/port v0x594d8fc4d240, 77;
v0x594d8fc4d240_78 .array/port v0x594d8fc4d240, 78;
E_0x594d8fc4cc30/19 .event edge, v0x594d8fc4d240_75, v0x594d8fc4d240_76, v0x594d8fc4d240_77, v0x594d8fc4d240_78;
v0x594d8fc4d240_79 .array/port v0x594d8fc4d240, 79;
v0x594d8fc4d240_80 .array/port v0x594d8fc4d240, 80;
v0x594d8fc4d240_81 .array/port v0x594d8fc4d240, 81;
v0x594d8fc4d240_82 .array/port v0x594d8fc4d240, 82;
E_0x594d8fc4cc30/20 .event edge, v0x594d8fc4d240_79, v0x594d8fc4d240_80, v0x594d8fc4d240_81, v0x594d8fc4d240_82;
v0x594d8fc4d240_83 .array/port v0x594d8fc4d240, 83;
v0x594d8fc4d240_84 .array/port v0x594d8fc4d240, 84;
v0x594d8fc4d240_85 .array/port v0x594d8fc4d240, 85;
v0x594d8fc4d240_86 .array/port v0x594d8fc4d240, 86;
E_0x594d8fc4cc30/21 .event edge, v0x594d8fc4d240_83, v0x594d8fc4d240_84, v0x594d8fc4d240_85, v0x594d8fc4d240_86;
v0x594d8fc4d240_87 .array/port v0x594d8fc4d240, 87;
v0x594d8fc4d240_88 .array/port v0x594d8fc4d240, 88;
v0x594d8fc4d240_89 .array/port v0x594d8fc4d240, 89;
v0x594d8fc4d240_90 .array/port v0x594d8fc4d240, 90;
E_0x594d8fc4cc30/22 .event edge, v0x594d8fc4d240_87, v0x594d8fc4d240_88, v0x594d8fc4d240_89, v0x594d8fc4d240_90;
v0x594d8fc4d240_91 .array/port v0x594d8fc4d240, 91;
v0x594d8fc4d240_92 .array/port v0x594d8fc4d240, 92;
v0x594d8fc4d240_93 .array/port v0x594d8fc4d240, 93;
v0x594d8fc4d240_94 .array/port v0x594d8fc4d240, 94;
E_0x594d8fc4cc30/23 .event edge, v0x594d8fc4d240_91, v0x594d8fc4d240_92, v0x594d8fc4d240_93, v0x594d8fc4d240_94;
v0x594d8fc4d240_95 .array/port v0x594d8fc4d240, 95;
v0x594d8fc4d240_96 .array/port v0x594d8fc4d240, 96;
v0x594d8fc4d240_97 .array/port v0x594d8fc4d240, 97;
v0x594d8fc4d240_98 .array/port v0x594d8fc4d240, 98;
E_0x594d8fc4cc30/24 .event edge, v0x594d8fc4d240_95, v0x594d8fc4d240_96, v0x594d8fc4d240_97, v0x594d8fc4d240_98;
v0x594d8fc4d240_99 .array/port v0x594d8fc4d240, 99;
v0x594d8fc4d240_100 .array/port v0x594d8fc4d240, 100;
v0x594d8fc4d240_101 .array/port v0x594d8fc4d240, 101;
v0x594d8fc4d240_102 .array/port v0x594d8fc4d240, 102;
E_0x594d8fc4cc30/25 .event edge, v0x594d8fc4d240_99, v0x594d8fc4d240_100, v0x594d8fc4d240_101, v0x594d8fc4d240_102;
v0x594d8fc4d240_103 .array/port v0x594d8fc4d240, 103;
v0x594d8fc4d240_104 .array/port v0x594d8fc4d240, 104;
v0x594d8fc4d240_105 .array/port v0x594d8fc4d240, 105;
v0x594d8fc4d240_106 .array/port v0x594d8fc4d240, 106;
E_0x594d8fc4cc30/26 .event edge, v0x594d8fc4d240_103, v0x594d8fc4d240_104, v0x594d8fc4d240_105, v0x594d8fc4d240_106;
v0x594d8fc4d240_107 .array/port v0x594d8fc4d240, 107;
v0x594d8fc4d240_108 .array/port v0x594d8fc4d240, 108;
v0x594d8fc4d240_109 .array/port v0x594d8fc4d240, 109;
v0x594d8fc4d240_110 .array/port v0x594d8fc4d240, 110;
E_0x594d8fc4cc30/27 .event edge, v0x594d8fc4d240_107, v0x594d8fc4d240_108, v0x594d8fc4d240_109, v0x594d8fc4d240_110;
v0x594d8fc4d240_111 .array/port v0x594d8fc4d240, 111;
v0x594d8fc4d240_112 .array/port v0x594d8fc4d240, 112;
v0x594d8fc4d240_113 .array/port v0x594d8fc4d240, 113;
v0x594d8fc4d240_114 .array/port v0x594d8fc4d240, 114;
E_0x594d8fc4cc30/28 .event edge, v0x594d8fc4d240_111, v0x594d8fc4d240_112, v0x594d8fc4d240_113, v0x594d8fc4d240_114;
v0x594d8fc4d240_115 .array/port v0x594d8fc4d240, 115;
v0x594d8fc4d240_116 .array/port v0x594d8fc4d240, 116;
v0x594d8fc4d240_117 .array/port v0x594d8fc4d240, 117;
v0x594d8fc4d240_118 .array/port v0x594d8fc4d240, 118;
E_0x594d8fc4cc30/29 .event edge, v0x594d8fc4d240_115, v0x594d8fc4d240_116, v0x594d8fc4d240_117, v0x594d8fc4d240_118;
v0x594d8fc4d240_119 .array/port v0x594d8fc4d240, 119;
v0x594d8fc4d240_120 .array/port v0x594d8fc4d240, 120;
v0x594d8fc4d240_121 .array/port v0x594d8fc4d240, 121;
v0x594d8fc4d240_122 .array/port v0x594d8fc4d240, 122;
E_0x594d8fc4cc30/30 .event edge, v0x594d8fc4d240_119, v0x594d8fc4d240_120, v0x594d8fc4d240_121, v0x594d8fc4d240_122;
v0x594d8fc4d240_123 .array/port v0x594d8fc4d240, 123;
v0x594d8fc4d240_124 .array/port v0x594d8fc4d240, 124;
v0x594d8fc4d240_125 .array/port v0x594d8fc4d240, 125;
v0x594d8fc4d240_126 .array/port v0x594d8fc4d240, 126;
E_0x594d8fc4cc30/31 .event edge, v0x594d8fc4d240_123, v0x594d8fc4d240_124, v0x594d8fc4d240_125, v0x594d8fc4d240_126;
v0x594d8fc4d240_127 .array/port v0x594d8fc4d240, 127;
E_0x594d8fc4cc30/32 .event edge, v0x594d8fc4d240_127;
E_0x594d8fc4cc30 .event/or E_0x594d8fc4cc30/0, E_0x594d8fc4cc30/1, E_0x594d8fc4cc30/2, E_0x594d8fc4cc30/3, E_0x594d8fc4cc30/4, E_0x594d8fc4cc30/5, E_0x594d8fc4cc30/6, E_0x594d8fc4cc30/7, E_0x594d8fc4cc30/8, E_0x594d8fc4cc30/9, E_0x594d8fc4cc30/10, E_0x594d8fc4cc30/11, E_0x594d8fc4cc30/12, E_0x594d8fc4cc30/13, E_0x594d8fc4cc30/14, E_0x594d8fc4cc30/15, E_0x594d8fc4cc30/16, E_0x594d8fc4cc30/17, E_0x594d8fc4cc30/18, E_0x594d8fc4cc30/19, E_0x594d8fc4cc30/20, E_0x594d8fc4cc30/21, E_0x594d8fc4cc30/22, E_0x594d8fc4cc30/23, E_0x594d8fc4cc30/24, E_0x594d8fc4cc30/25, E_0x594d8fc4cc30/26, E_0x594d8fc4cc30/27, E_0x594d8fc4cc30/28, E_0x594d8fc4cc30/29, E_0x594d8fc4cc30/30, E_0x594d8fc4cc30/31, E_0x594d8fc4cc30/32;
S_0x594d8fc4e450 .scope module, "regFile" "registerFile" 2 80, 2 417 0, S_0x594d8fbd72e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 5 "readReg1";
    .port_info 5 /INPUT 5 "readReg2";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_0x594d8fc22e20 .functor AND 1, L_0x594d8fc70540, L_0x594d8fc69560, C4<1>, C4<1>;
L_0x594d8fbe6840 .functor AND 1, L_0x594d8fc22e20, L_0x594d8fc69730, C4<1>, C4<1>;
L_0x594d8fc01da0 .functor AND 1, L_0x594d8fc70540, L_0x594d8fc69c60, C4<1>, C4<1>;
L_0x594d8fb9b090 .functor AND 1, L_0x594d8fc01da0, L_0x594d8fc69e20, C4<1>, C4<1>;
v0x594d8fc4e750_0 .net *"_ivl_0", 0 0, L_0x594d8fc69560;  1 drivers
v0x594d8fc4e810_0 .net *"_ivl_10", 31 0, L_0x594d8fc698c0;  1 drivers
v0x594d8fc4e8f0_0 .net *"_ivl_12", 6 0, L_0x594d8fc69960;  1 drivers
L_0x7dc62646c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594d8fc4e9e0_0 .net *"_ivl_15", 1 0, L_0x7dc62646c0f0;  1 drivers
v0x594d8fc4eac0_0 .net *"_ivl_18", 0 0, L_0x594d8fc69c60;  1 drivers
v0x594d8fc4ebd0_0 .net *"_ivl_21", 0 0, L_0x594d8fc01da0;  1 drivers
L_0x7dc62646c138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc4ec90_0 .net/2u *"_ivl_22", 4 0, L_0x7dc62646c138;  1 drivers
v0x594d8fc4ed70_0 .net *"_ivl_24", 0 0, L_0x594d8fc69e20;  1 drivers
v0x594d8fc4ee30_0 .net *"_ivl_27", 0 0, L_0x594d8fb9b090;  1 drivers
v0x594d8fc4ef80_0 .net *"_ivl_28", 31 0, L_0x594d8fc69fb0;  1 drivers
v0x594d8fc4f060_0 .net *"_ivl_3", 0 0, L_0x594d8fc22e20;  1 drivers
v0x594d8fc4f120_0 .net *"_ivl_30", 6 0, L_0x594d8fc6a0a0;  1 drivers
L_0x7dc62646c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594d8fc4f200_0 .net *"_ivl_33", 1 0, L_0x7dc62646c180;  1 drivers
L_0x7dc62646c0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x594d8fc4f2e0_0 .net/2u *"_ivl_4", 4 0, L_0x7dc62646c0a8;  1 drivers
v0x594d8fc4f3c0_0 .net *"_ivl_6", 0 0, L_0x594d8fc69730;  1 drivers
v0x594d8fc4f480_0 .net *"_ivl_9", 0 0, L_0x594d8fbe6840;  1 drivers
v0x594d8fc4f540_0 .net "clk", 0 0, v0x594d8fc585b0_0;  alias, 1 drivers
v0x594d8fc4f5e0_0 .var/i "i", 31 0;
v0x594d8fc4f6c0_0 .net "readData1", 31 0, L_0x594d8fc69ad0;  alias, 1 drivers
v0x594d8fc4f780_0 .net "readData2", 31 0, L_0x594d8fc6a1e0;  alias, 1 drivers
v0x594d8fc4f850_0 .net "readReg1", 4 0, L_0x594d8fc691c0;  alias, 1 drivers
v0x594d8fc4f920_0 .net "readReg2", 4 0, L_0x594d8fc69330;  alias, 1 drivers
v0x594d8fc4f9f0 .array "registers", 31 0, 31 0;
v0x594d8fc4fa90_0 .net "writeData", 31 0, L_0x594d8fc700d0;  alias, 1 drivers
v0x594d8fc4fb70_0 .net "writeEnable", 0 0, L_0x594d8fc70540;  alias, 1 drivers
v0x594d8fc4fc30_0 .net "writeReg", 4 0, L_0x594d8fc702a0;  alias, 1 drivers
L_0x594d8fc69560 .cmp/eq 5, L_0x594d8fc691c0, L_0x594d8fc702a0;
L_0x594d8fc69730 .cmp/ne 5, L_0x594d8fc691c0, L_0x7dc62646c0a8;
L_0x594d8fc698c0 .array/port v0x594d8fc4f9f0, L_0x594d8fc69960;
L_0x594d8fc69960 .concat [ 5 2 0 0], L_0x594d8fc691c0, L_0x7dc62646c0f0;
L_0x594d8fc69ad0 .functor MUXZ 32, L_0x594d8fc698c0, L_0x594d8fc700d0, L_0x594d8fbe6840, C4<>;
L_0x594d8fc69c60 .cmp/eq 5, L_0x594d8fc69330, L_0x594d8fc702a0;
L_0x594d8fc69e20 .cmp/ne 5, L_0x594d8fc69330, L_0x7dc62646c138;
L_0x594d8fc69fb0 .array/port v0x594d8fc4f9f0, L_0x594d8fc6a0a0;
L_0x594d8fc6a0a0 .concat [ 5 2 0 0], L_0x594d8fc69330, L_0x7dc62646c180;
L_0x594d8fc6a1e0 .functor MUXZ 32, L_0x594d8fc69fb0, L_0x594d8fc700d0, L_0x594d8fb9b090, C4<>;
S_0x594d8fbfc8f0 .scope module, "test_tb" "test_tb" 3 2;
 .timescale -9 -12;
v0x594d8fc58a40_0 .var "clk", 0 0;
    .scope S_0x594d8fc4ca80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc4d180_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 21727256, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 1151104, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537133062, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2890006528, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 599654392, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2946760708, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2948530176, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 8929322, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 285212675, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 545587199, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2411659264, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2409889796, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 8523800, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 292159490, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 23683106, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 25919520, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 21583906, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 23748644, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 25716773, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2903310336, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 537460836, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 556400639, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 354484220, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x594d8fc4d240, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x594d8fc4ca80;
T_1 ;
    %wait E_0x594d8fc4cc30;
    %ix/getv 4, v0x594d8fc4e310_0;
    %load/vec4a v0x594d8fc4d240, 4;
    %store/vec4 v0x594d8fc4d180_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x594d8fc46530;
T_2 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc46de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc46ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc46cd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x594d8fc46ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x594d8fc46ac0_0;
    %assign/vec4 v0x594d8fc46ac0_0, 0;
    %load/vec4 v0x594d8fc46cd0_0;
    %assign/vec4 v0x594d8fc46cd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x594d8fc46940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc46ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc46cd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x594d8fc46a00_0;
    %assign/vec4 v0x594d8fc46ac0_0, 0;
    %load/vec4 v0x594d8fc46ba0_0;
    %assign/vec4 v0x594d8fc46cd0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x594d8fc0fb20;
T_3 ;
    %wait E_0x594d8fc07fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fb959b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fbea240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc01ec0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc01fc0_0, 0, 1;
    %load/vec4 v0x594d8fc3f570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f310_0, 0, 1;
    %load/vec4 v0x594d8fc3f490_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc01fc0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fb959b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc01ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc01ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f310_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc01fc0_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc3f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fbea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc3f310_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x594d8fc22fe0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc01fc0_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x594d8fc4e450;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc4f5e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x594d8fc4f5e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x594d8fc4f5e0_0;
    %store/vec4a v0x594d8fc4f9f0, 4, 0;
    %load/vec4 v0x594d8fc4f5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc4f5e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x594d8fc4e450;
T_5 ;
    %wait E_0x594d8fc33690;
    %load/vec4 v0x594d8fc4fb70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x594d8fc4fc30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x594d8fc4fa90_0;
    %load/vec4 v0x594d8fc4fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4f9f0, 0, 4;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4f9f0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x594d8fc25b20;
T_6 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc459c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc451b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc45720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc458e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc44e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc45b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc45d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc45350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc448e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc441b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc43eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594d8fc43cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc442f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc44ff0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x594d8fc44d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc451b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc45720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc458e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc44e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc45b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc45d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc45350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc448e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc441b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc43eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594d8fc43cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc442f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc44ff0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x594d8fc45e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc448e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc441b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc43eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594d8fc43cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc442f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc44460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc44ff0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x594d8fc450e0_0;
    %assign/vec4 v0x594d8fc451b0_0, 0;
    %load/vec4 v0x594d8fc45430_0;
    %assign/vec4 v0x594d8fc45720_0, 0;
    %load/vec4 v0x594d8fc45800_0;
    %assign/vec4 v0x594d8fc458e0_0, 0;
    %load/vec4 v0x594d8fc44df0_0;
    %assign/vec4 v0x594d8fc44e90_0, 0;
    %load/vec4 v0x594d8fc45a90_0;
    %assign/vec4 v0x594d8fc45b50_0, 0;
    %load/vec4 v0x594d8fc45c40_0;
    %assign/vec4 v0x594d8fc45d00_0, 0;
    %load/vec4 v0x594d8fc45270_0;
    %assign/vec4 v0x594d8fc45350_0, 0;
    %load/vec4 v0x594d8fc44b20_0;
    %assign/vec4 v0x594d8fc44bc0_0, 0;
    %load/vec4 v0x594d8fc44530_0;
    %assign/vec4 v0x594d8fc44600_0, 0;
    %load/vec4 v0x594d8fc44810_0;
    %assign/vec4 v0x594d8fc448e0_0, 0;
    %load/vec4 v0x594d8fc446a0_0;
    %assign/vec4 v0x594d8fc44740_0, 0;
    %load/vec4 v0x594d8fc449b0_0;
    %assign/vec4 v0x594d8fc44a80_0, 0;
    %load/vec4 v0x594d8fc440e0_0;
    %assign/vec4 v0x594d8fc441b0_0, 0;
    %load/vec4 v0x594d8fc43f50_0;
    %assign/vec4 v0x594d8fc44040_0, 0;
    %load/vec4 v0x594d8fc43db0_0;
    %assign/vec4 v0x594d8fc43eb0_0, 0;
    %load/vec4 v0x594d8fc43c10_0;
    %assign/vec4 v0x594d8fc43cf0_0, 0;
    %load/vec4 v0x594d8fc44250_0;
    %assign/vec4 v0x594d8fc442f0_0, 0;
    %load/vec4 v0x594d8fc443c0_0;
    %assign/vec4 v0x594d8fc44460_0, 0;
    %load/vec4 v0x594d8fc44f30_0;
    %assign/vec4 v0x594d8fc44ff0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x594d8fc24bf0;
T_7 ;
    %wait E_0x594d8fc0e7a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594d8fc411b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594d8fc41250_0, 0, 2;
    %load/vec4 v0x594d8fc416c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x594d8fc41110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x594d8fc41030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x594d8fc41030_0;
    %load/vec4 v0x594d8fc41310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594d8fc411b0_0, 0, 2;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x594d8fc41600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.9, 10;
    %load/vec4 v0x594d8fc41520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x594d8fc41520_0;
    %load/vec4 v0x594d8fc41310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594d8fc411b0_0, 0, 2;
T_7.6 ;
T_7.3 ;
    %load/vec4 v0x594d8fc41110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.13, 10;
    %load/vec4 v0x594d8fc41030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x594d8fc41030_0;
    %load/vec4 v0x594d8fc41440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594d8fc41250_0, 0, 2;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x594d8fc41600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.17, 10;
    %load/vec4 v0x594d8fc41520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x594d8fc41520_0;
    %load/vec4 v0x594d8fc41440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594d8fc41250_0, 0, 2;
T_7.14 ;
T_7.11 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x594d8fc257d0;
T_8 ;
    %wait E_0x594d8fc33650;
    %load/vec4 v0x594d8fc428d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc43330_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x594d8fc42800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x594d8fc43270_0;
    %store/vec4 v0x594d8fc43330_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x594d8fc43270_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.5, 8;
    %load/vec4 v0x594d8fc42d30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.5;
    %flag_get/vec4 8;
    %jmp/1 T_8.4, 8;
    %load/vec4 v0x594d8fc42a30_0;
    %or;
T_8.4;
    %store/vec4 v0x594d8fc43330_0, 0, 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x594d8fc48500;
T_9 ;
    %wait E_0x594d8fc33610;
    %load/vec4 v0x594d8fc48f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %add;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %mul;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %and;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %or;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %xor;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %or;
    %inv;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %sub;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x594d8fc472a0_0;
    %load/vec4 v0x594d8fc49040_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x594d8fc48e50_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x594d8fc24870;
T_10 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc407c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc40460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc40960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc40b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc402c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc3fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc40140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc3ffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc3fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc3fc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc406e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x594d8fc40380_0;
    %assign/vec4 v0x594d8fc40460_0, 0;
    %load/vec4 v0x594d8fc40880_0;
    %assign/vec4 v0x594d8fc40960_0, 0;
    %load/vec4 v0x594d8fc40a40_0;
    %assign/vec4 v0x594d8fc40b20_0, 0;
    %load/vec4 v0x594d8fc40200_0;
    %assign/vec4 v0x594d8fc402c0_0, 0;
    %load/vec4 v0x594d8fc3fd30_0;
    %assign/vec4 v0x594d8fc3fe40_0, 0;
    %load/vec4 v0x594d8fc40080_0;
    %assign/vec4 v0x594d8fc40140_0, 0;
    %load/vec4 v0x594d8fc3ff00_0;
    %assign/vec4 v0x594d8fc3ffc0_0, 0;
    %load/vec4 v0x594d8fc3fa30_0;
    %assign/vec4 v0x594d8fc3fb10_0, 0;
    %load/vec4 v0x594d8fc3fbd0_0;
    %assign/vec4 v0x594d8fc3fc70_0, 0;
    %load/vec4 v0x594d8fc40600_0;
    %assign/vec4 v0x594d8fc406e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x594d8fc49190;
T_11 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc4b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4b340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4b0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc4a8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b8f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4a3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc4ad60_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x594d8fc4ad60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x594d8fc4ad60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4b640, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x594d8fc4ad60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4acc0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x594d8fc4ad60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4b580, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc4ae20_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x594d8fc4ae20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x594d8fc4ad60_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x594d8fc4ae20_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4ac20, 0, 4;
    %load/vec4 v0x594d8fc4ae20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc4ae20_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x594d8fc4ad60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc4ad60_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x594d8fc4b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4b340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4b0c0_0, 0;
    %load/vec4 v0x594d8fc4a830_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.15, 8;
    %load/vec4 v0x594d8fc4aa80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.15;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594d8fc4a580_0, 0;
T_11.13 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0x594d8fc4a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x594d8fc4a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 14;
    %pad/u 17;
    %muli 8, 0, 17;
    %pad/u 18;
    %load/vec4 v0x594d8fc4a300_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x594d8fc4ac20, 4;
    %assign/vec4 v0x594d8fc4a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4a580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x594d8fc4aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
T_11.20 ;
T_11.19 ;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x594d8fc4b640, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.24, 9;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x594d8fc4acc0, 4;
    %and;
T_11.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b8f0_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4a3e0_0, 0;
T_11.23 ;
T_11.17 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x594d8fc4ab50_0;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 14;
    %pad/u 17;
    %muli 8, 0, 17;
    %pad/u 18;
    %load/vec4 v0x594d8fc4a300_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4ac20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4acc0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4a580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594d8fc4b340_0, 0;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x594d8fc4b580, 4;
    %load/vec4 v0x594d8fc4a140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594d8fc4b8f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x594d8fc4b180_0, 0;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 14;
    %pad/u 17;
    %muli 8, 0, 17;
    %pad/u 18;
    %load/vec4 v0x594d8fc4b8f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x594d8fc4ac20, 4;
    %assign/vec4 v0x594d8fc4b260_0, 0;
    %load/vec4 v0x594d8fc4b8f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4b340_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4a3e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b8f0_0, 0;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x594d8fc4b8f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x594d8fc4b8f0_0, 0;
T_11.26 ;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594d8fc4b0c0_0, 0;
    %load/vec4 v0x594d8fc4a220_0;
    %load/vec4 v0x594d8fc4a140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594d8fc4a3e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x594d8fc4af00_0, 0;
    %load/vec4 v0x594d8fc4a3e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_11.29, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x594d8fc4b0c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_11.29;
    %jmp/0xz  T_11.27, 5;
    %load/vec4 v0x594d8fc4afe0_0;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 14;
    %pad/u 17;
    %muli 8, 0, 17;
    %pad/u 18;
    %load/vec4 v0x594d8fc4a3e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4ac20, 0, 4;
T_11.27 ;
    %load/vec4 v0x594d8fc4a3e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.30, 4;
    %load/vec4 v0x594d8fc4afe0_0;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 14;
    %pad/u 17;
    %muli 8, 0, 17;
    %pad/u 18;
    %pushi/vec4 7, 0, 4;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4ac20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4b640, 0, 4;
    %load/vec4 v0x594d8fc4a220_0;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4b580, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4acc0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4b0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4a3e0_0, 0;
    %load/vec4 v0x594d8fc4a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %load/vec4 v0x594d8fc4a140_0;
    %pad/u 14;
    %pad/u 17;
    %muli 8, 0, 17;
    %pad/u 18;
    %load/vec4 v0x594d8fc4a300_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x594d8fc4ac20, 4;
    %assign/vec4 v0x594d8fc4a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc4a580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v0x594d8fc4aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x594d8fc4b4a0_0, 0;
T_11.34 ;
T_11.33 ;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0x594d8fc4a3e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x594d8fc4a3e0_0, 0;
T_11.31 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x594d8fc4bb90;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc4c5f0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x594d8fc4c5f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x594d8fc4c5f0_0;
    %store/vec4a v0x594d8fc4c6d0, 4, 0;
    %load/vec4 v0x594d8fc4c5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc4c5f0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x594d8fc4bb90;
T_13 ;
    %wait E_0x594d8fc33690;
    %load/vec4 v0x594d8fc4c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x594d8fc4c850_0;
    %load/vec4 v0x594d8fc4c3e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594d8fc4c6d0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x594d8fc47110;
T_14 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc47ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc47f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc47b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594d8fc48150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc479d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc47890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc475c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc47700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594d8fc47d70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x594d8fc47e30_0;
    %assign/vec4 v0x594d8fc47f10_0, 0;
    %load/vec4 v0x594d8fc47a70_0;
    %assign/vec4 v0x594d8fc47b40_0, 0;
    %load/vec4 v0x594d8fc48090_0;
    %assign/vec4 v0x594d8fc48150_0, 0;
    %load/vec4 v0x594d8fc47930_0;
    %assign/vec4 v0x594d8fc479d0_0, 0;
    %load/vec4 v0x594d8fc477a0_0;
    %assign/vec4 v0x594d8fc47890_0, 0;
    %load/vec4 v0x594d8fc47500_0;
    %assign/vec4 v0x594d8fc475c0_0, 0;
    %load/vec4 v0x594d8fc47660_0;
    %assign/vec4 v0x594d8fc47700_0, 0;
    %load/vec4 v0x594d8fc47c80_0;
    %assign/vec4 v0x594d8fc47d70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x594d8fbd72e0;
T_15 ;
    %wait E_0x594d8fb00550;
    %load/vec4 v0x594d8fc502d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x594d8fc557b0_0;
    %store/vec4 v0x594d8fc52b60_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x594d8fc540e0_0;
    %store/vec4 v0x594d8fc52b60_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x594d8fc545e0_0;
    %store/vec4 v0x594d8fc52b60_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %load/vec4 v0x594d8fc50370_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %load/vec4 v0x594d8fc55850_0;
    %store/vec4 v0x594d8fc52d80_0, 0, 32;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x594d8fc540e0_0;
    %store/vec4 v0x594d8fc52d80_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x594d8fc545e0_0;
    %store/vec4 v0x594d8fc52d80_0, 0, 32;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x594d8fbd72e0;
T_16 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc57cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594d8fc53190_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x594d8fc530d0_0;
    %assign/vec4 v0x594d8fc53190_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x594d8fbd72e0;
T_17 ;
    %wait E_0x594d8fc143f0;
    %load/vec4 v0x594d8fc57cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x594d8fc55e70_0;
    %assign/vec4 v0x594d8fc57980_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x594d8fc530d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x594d8fc53330_0;
    %assign/vec4 v0x594d8fc57980_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x594d8fc56040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x594d8fc56300_0;
    %assign/vec4 v0x594d8fc57980_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x594d8fc560e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x594d8fc563e0_0;
    %assign/vec4 v0x594d8fc57980_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x594d8fc54720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x594d8fc57980_0;
    %assign/vec4 v0x594d8fc57980_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x594d8fc57e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x594d8fc57980_0;
    %assign/vec4 v0x594d8fc57980_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x594d8fc57980_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x594d8fc57980_0, 0;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x594d8fc2b190;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc585b0_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x594d8fc585b0_0;
    %inv;
    %store/vec4 v0x594d8fc585b0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x594d8fc2b190;
T_19 ;
    %vpi_call 2 1249 "$dumpfile", "hw_cached.vcd" {0 0 0};
    %vpi_call 2 1250 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x594d8fc2b190 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594d8fc589a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc586a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc58200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc58300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc583e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594d8fc584d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x594d8fc588c0_0, 0, 3;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc589a0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 1263 "$display", "TIMEOUT after %d cycles", v0x594d8fc586a0_0 {0 0 0};
    %vpi_call 2 1264 "$display", "Branches taken: %d", v0x594d8fc58200_0 {0 0 0};
    %vpi_call 2 1265 "$display", "Final PC: %d", v0x594d8fc57980_0 {0 0 0};
    %vpi_call 2 1266 "$display", "Final $t1 (r9): %d (0x%h)", &A<v0x594d8fc4f9f0, 9>, &A<v0x594d8fc4f9f0, 9> {0 0 0};
    %vpi_call 2 1267 "$display", "Final $t0 (r8): %d", &A<v0x594d8fc4f9f0, 8> {0 0 0};
    %vpi_call 2 1268 "$display", "\000" {0 0 0};
    %vpi_call 2 1269 "$display", "===== Cache Statistics =====" {0 0 0};
    %vpi_call 2 1270 "$display", "Total memory accesses: %d", v0x594d8fc58300_0 {0 0 0};
    %vpi_call 2 1271 "$display", "Cache hits:            %d", v0x594d8fc583e0_0 {0 0 0};
    %vpi_call 2 1272 "$display", "Cache misses:          %d", v0x594d8fc584d0_0 {0 0 0};
    %load/vec4 v0x594d8fc58300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0x594d8fc583e0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x594d8fc58300_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x594d8fc58820_0;
    %vpi_call 2 1275 "$display", "Hit rate:              %.2f%%", v0x594d8fc58820_0 {0 0 0};
T_19.0 ;
    %vpi_call 2 1277 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x594d8fc2b190;
T_20 ;
    %wait E_0x594d8fc33690;
    %load/vec4 v0x594d8fc58780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 2 1283 "$display", "Program completed at time %t", $time {0 0 0};
    %vpi_call 2 1284 "$display", "Total cycles: %d, Branches taken: %d", v0x594d8fc586a0_0, v0x594d8fc58200_0 {0 0 0};
    %vpi_call 2 1285 "$display", "Final $t0 (r8): %d, Final $t1 (r9): %d", &A<v0x594d8fc4f9f0, 8>, &A<v0x594d8fc4f9f0, 9> {0 0 0};
    %vpi_call 2 1286 "$display", "\000" {0 0 0};
    %vpi_call 2 1287 "$display", "===== Cache Statistics =====" {0 0 0};
    %vpi_call 2 1288 "$display", "Total memory accesses: %d", v0x594d8fc58300_0 {0 0 0};
    %vpi_call 2 1289 "$display", "Cache hits:            %d", v0x594d8fc583e0_0 {0 0 0};
    %vpi_call 2 1290 "$display", "Cache misses:          %d", v0x594d8fc584d0_0 {0 0 0};
    %load/vec4 v0x594d8fc58300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0x594d8fc583e0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x594d8fc58300_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x594d8fc58820_0;
    %vpi_call 2 1293 "$display", "Hit rate:              %.2f%%", v0x594d8fc58820_0 {0 0 0};
T_20.2 ;
    %delay 1000, 0;
    %vpi_call 2 1295 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x594d8fc589a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x594d8fc586a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc586a0_0, 0, 32;
    %load/vec4 v0x594d8fc53010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x594d8fc58200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc58200_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x594d8fc588c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v0x594d8fc4b4a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_20.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x594d8fc4b4a0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_20.12;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0x594d8fc58300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc58300_0, 0, 32;
    %load/vec4 v0x594d8fc583e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc583e0_0, 0, 32;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x594d8fc4b4a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_20.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x594d8fc4b4a0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_20.15;
    %jmp/0xz  T_20.13, 4;
    %load/vec4 v0x594d8fc58300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc58300_0, 0, 32;
    %load/vec4 v0x594d8fc584d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594d8fc584d0_0, 0, 32;
T_20.13 ;
T_20.11 ;
T_20.8 ;
    %load/vec4 v0x594d8fc4b4a0_0;
    %store/vec4 v0x594d8fc588c0_0, 0, 3;
T_20.4 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x594d8fbfc8f0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594d8fc58a40_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x594d8fbfc8f0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x594d8fc58a40_0;
    %inv;
    %store/vec4 v0x594d8fc58a40_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x594d8fbfc8f0;
T_23 ;
    %vpi_call 3 7 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 8 "$dumpvars" {0 0 0};
    %delay 200000, 0;
    %vpi_call 3 9 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cached_processor.v";
    "test_cache_debug.v";
