GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\GowinProjects\UART_by_DOTTO\src\UART_control.v'
Analyzing Verilog file 'D:\GowinProjects\UART_by_DOTTO\src\fifo_top\fifo_top.v'
Analyzing Verilog file 'D:\GowinProjects\UART_by_DOTTO\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\GowinProjects\UART_by_DOTTO\src\top.v'
Undeclared symbol 'u_framearrived', assumed default net type 'wire'("D:\GowinProjects\UART_by_DOTTO\src\top.v":66)
Undeclared symbol 'u_frameready', assumed default net type 'wire'("D:\GowinProjects\UART_by_DOTTO\src\top.v":67)
Analyzing Verilog file 'D:\GowinProjects\UART_by_DOTTO\src\uart.v'
Compiling module 'top'("D:\GowinProjects\UART_by_DOTTO\src\top.v":1)
Compiling module 'Gowin_rPLL'("D:\GowinProjects\UART_by_DOTTO\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'fifo_top'("D:\GowinProjects\UART_by_DOTTO\src\fifo_top\fifo_top.v":358)
Compiling module '**'("D:\GowinProjects\UART_by_DOTTO\src\fifo_top\fifo_top.v":0)
Compiling module 'uart_control'("D:\GowinProjects\UART_by_DOTTO\src\UART_control.v":5)
Compiling module 'uart'("D:\GowinProjects\UART_by_DOTTO\src\uart.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "fifo_top" instantiated to "fifo" is swept in optimizing("D:\GowinProjects\UART_by_DOTTO\src\top.v":46)
WARN  (NL0002) : The module "~fifo.fifo_top" instantiated to "fifo_inst" is swept in optimizing("D:\GowinProjects\UART_by_DOTTO\src\fifo_top\fifo_top.v":391)
[95%] Generate netlist file "D:\GowinProjects\UART_by_DOTTO\impl\gwsynthesis\UART_by_DOTTO.vg" completed
[100%] Generate report file "D:\GowinProjects\UART_by_DOTTO\impl\gwsynthesis\UART_by_DOTTO_syn.rpt.html" completed
GowinSynthesis finish
