// Seed: 3534719422
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5
);
  always id_5 = 1'h0;
  assign id_4 = 1'b0;
  logic id_6 = 1;
  assign id_1 = 1;
endmodule
`define pp_6 0
