{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664025831719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664025831720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 16:23:51 2022 " "Processing started: Sat Sep 24 16:23:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664025831720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664025831720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_sta SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664025831720 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664025831806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664025831895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664025831895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025831929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025831929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664025831979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664025832006 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664025832026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 CLK port " "Ignored filter at SDC1.sdc(1): CLK could not be matched with a port" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at SDC1.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 -waveform \{0 10\} \[get_ports CLK\] " "create_clock -period 20 -waveform \{0 10\} \[get_ports CLK\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664025832027 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 2 D0\|clk pin " "Ignored filter at SDC1.sdc(2): D0\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 2 D0\|q pin " "Ignored filter at SDC1.sdc(2): D0\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 2 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div2 -source \[get_pins D0\|clk\] -divide_by 2 \[get_pins D0\|q\] " "create_generated_clock -name CLK_div2 -source \[get_pins D0\|clk\] -divide_by 2 \[get_pins D0\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664025832028 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 2 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(2): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 D1\|clk pin " "Ignored filter at SDC1.sdc(3): D1\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 D1\|q pin " "Ignored filter at SDC1.sdc(3): D1\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div4 -source \[get_pins D1\|clk\] -divide_by 2 \[get_pins D1\|q\] " "create_generated_clock -name CLK_div4 -source \[get_pins D1\|clk\] -divide_by 2 \[get_pins D1\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664025832028 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 D2\|clk pin " "Ignored filter at SDC1.sdc(4): D2\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 D2\|q pin " "Ignored filter at SDC1.sdc(4): D2\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832029 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div8 -source \[get_pins D2\|clk\] -divide_by 2 \[get_pins D2\|q\] " "create_generated_clock -name CLK_div8 -source \[get_pins D2\|clk\] -divide_by 2 \[get_pins D2\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1664025832029 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1664025832029 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025832030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664025832031 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664025832031 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664025832031 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664025832032 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1664025832039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664025832040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.987 " "Worst-case setup slack is -2.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.987             -27.619 CLK_IN  " "   -2.987             -27.619 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -1.222 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\]  " "   -1.222              -1.222 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025832041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.203 " "Worst-case hold slack is -2.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203              -5.983 CLK_IN  " "   -2.203              -5.983 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\]  " "    1.668               0.000 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025832043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.908 " "Worst-case recovery slack is -7.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.908              -7.908 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\]  " "   -7.908              -7.908 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.016             -51.820 CLK_IN  " "   -7.016             -51.820 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025832045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.668 " "Worst-case removal slack is 5.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.668               0.000 CLK_IN  " "    5.668               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.637               0.000 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\]  " "    7.637               0.000 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025832047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK_IN  " "   -2.289              -2.289 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\]  " "    0.234               0.000 LPM_COUNTER1:COUNTER_1\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664025832048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664025832048 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1664025832068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664025832074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664025832074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664025832094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 16:23:52 2022 " "Processing ended: Sat Sep 24 16:23:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664025832094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664025832094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664025832094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664025832094 ""}
