###############
Generate Blocks
###############

* The StackOverflow question mentioned in this Verilog tutorial: http://stackoverflow.com/questions/18153405/parameterized-number-of-cycle-delays-in-verilog
* The generate example from the StackOverflow question: `Delay with Verilog generate <http://www.edaplayground.com/s/4/50>`_
* The generate conditional example from this Verilog tutorial: `Verilog generate conditional <http://www.edaplayground.com/s/example/385>`_

.. raw:: html

  <iframe width="1280" height="720" src="//www.youtube.com/embed/5CKfP4n9ge0?vq=hd720" frameborder="0" allowfullscreen></iframe>
