`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/07/02 15:26:34
// Design Name: 
// Module Name: PC
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

//ʱ���߼�����PC
module PC(
    input wire clk,
    input wire rst_n,
    input wire[1:0]PCsel,
    input wire [31:0]PC4, // PC <= PC + 4
    input wire [31:0]PC_offset,// PC <= PC + offset
    input wire [31:0]Rs1_offset,// PC <= (rs1) + offset
    input wire [31:0]PCC, //����jalrָ��
    output wire [31:0]PC_out
    );
    reg [31:0]PC;
    assign PC_out = PC;
    
    initial begin
        PC = 32'b0;
    end
    
    always@(posedge clk or negedge rst_n)begin
        if(rst_n == 0)//�͵�ƽ��λ
            PC <= 32'b0;
        else begin
            case(PCsel)
            2'b00: PC <= PC4;
            2'b01: PC <= PC_offset;
            2'b10: PC <= Rs1_offset;
            2'b11: PC <= PCC;
            endcase
        end
    end
endmodule