;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-420
	SUB #0, -8
	SUB #72, @200
	JMP @52, #200
	SUB @0, -0
	JMZ 0, #91
	JMN <-127, 100
	SUB 100, 260
	JMN 100, 10
	SUB #12, @203
	SUB -7, <-420
	SUB #12, @203
	SLT #10, 2
	SUB @127, 100
	SUB @127, 100
	SUB 12, @10
	SUB -207, <-120
	SUB @127, 100
	SUB -7, <-20
	SPL 0, 10
	JMN 0, <2
	MOV 0, 10
	MOV 0, 10
	MOV 0, 10
	SPL 0, 10
	SUB @-127, 100
	CMP @0, @2
	MOV -7, <-20
	CMP @-127, 100
	SUB @125, <153
	CMP @121, 106
	SLT 721, 0
	SUB #72, @200
	SUB #0, 9
	SUB @-127, 100
	SUB #72, @200
	CMP 270, 60
	MOV 0, 10
	SUB #0, 9
	SUB @13, 0
	JMN @12, #203
	MOV 7, <20
	CMP -207, <-120
	SUB -207, <-120
	CMP -207, <-120
	CMP -207, <-120
