<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln93_fu_98_p2" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:93" VARIABLE="icmp_ln93" MODULE="load_input_Pipeline_mem_rd" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_104_p2" SOURCE="" VARIABLE="add_ln93" MODULE="load_input_Pipeline_mem_rd" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln93_fu_96_p2" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:93" VARIABLE="icmp_ln93" MODULE="load_input" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_23_fu_102_p3" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:93" VARIABLE="empty_23" MODULE="load_input" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln106_fu_84_p2" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:106" VARIABLE="icmp_ln106" MODULE="compute_add_Pipeline_VITIS_LOOP_106_1" LOOP="VITIS_LOOP_106_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_90_p2" SOURCE="" VARIABLE="i_1" MODULE="compute_add_Pipeline_VITIS_LOOP_106_1" LOOP="VITIS_LOOP_106_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="accum_1_fu_104_p2" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:108" VARIABLE="accum_1" MODULE="compute_add_Pipeline_VITIS_LOOP_106_1" LOOP="VITIS_LOOP_106_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="size_c_U" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:139" VARIABLE="size_c" MODULE="krnl_vadd" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="out_r_c_U" SOURCE="/home/pablo1318/workspace/proyecto_kernels/src/krnl_vadd.cpp:139" VARIABLE="out_r_c" MODULE="krnl_vadd" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="krnl_vadd" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="krnl_vadd" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
