Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar 14 19:18:14 2025
| Host         : cparch13.ecn.purdue.edu running 64-bit Oracle Linux Server release 8.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (195)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 82 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (195)
--------------------------------------------------
 There are 195 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  198          inf        0.000                      0                  198           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SENSOR_3/sensor1/fcif\\.temperature_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tif\\.pwm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 2.897ns (41.847%)  route 4.026ns (58.153%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE                         0.000     0.000 r  SENSOR_3/sensor1/fcif\\.temperature_reg[2]/C
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.308     0.308 f  SENSOR_3/sensor1/fcif\\.temperature_reg[2]/Q
                         net (fo=16, routed)          1.204     1.512    SENSOR_3/sensor1/Q[2]
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.064     1.576 f  SENSOR_3/sensor1/tif\\.pwm[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.304     1.880    SENSOR_3/sensor1/tif\\.pwm[2]_INST_0_i_5_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.170     2.050 f  SENSOR_3/sensor1/tif\\.pwm[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.841     2.892    FAN_1/tif\\.pwm[2]
    SLICE_X45Y41         LUT4 (Prop_lut4_I1_O)        0.053     2.945 r  FAN_1/tif\\.pwm[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.677     4.621    tif\\.pwm_OBUF[2]
    AP26                 OBUF (Prop_obuf_I_O)         2.302     6.924 r  tif\\.pwm[2]_INST_0/O
                         net (fo=0)                   0.000     6.924    tif\\.pwm[2]
    AP26                                                              r  tif\\.pwm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_2/sensor1/fcif\\.temperature_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tif\\.pwm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 2.861ns (41.431%)  route 4.045ns (58.569%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE                         0.000     0.000 r  SENSOR_2/sensor1/fcif\\.temperature_reg[2]/C
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  SENSOR_2/sensor1/fcif\\.temperature_reg[2]/Q
                         net (fo=16, routed)          1.120     1.389    SENSOR_2/sensor1/Q[2]
    SLICE_X44Y37         LUT3 (Prop_lut3_I2_O)        0.063     1.452 f  SENSOR_2/sensor1/tif\\.pwm[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.511     1.962    SENSOR_2/sensor1/tif\\.pwm[1]_INST_0_i_4_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.170     2.132 f  SENSOR_2/sensor1/tif\\.pwm[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.812     2.945    FAN_1/tif\\.pwm[1]
    SLICE_X45Y41         LUT4 (Prop_lut4_I1_O)        0.053     2.998 r  FAN_1/tif\\.pwm[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.602     4.600    tif\\.pwm_OBUF[1]
    AN27                 OBUF (Prop_obuf_I_O)         2.306     6.906 r  tif\\.pwm[1]_INST_0/O
                         net (fo=0)                   0.000     6.906    tif\\.pwm[1]
    AN27                                                              r  tif\\.pwm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_1/sensor1/fcif\\.temperature_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tif\\.pwm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 2.728ns (44.514%)  route 3.400ns (55.486%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE                         0.000     0.000 r  SENSOR_1/sensor1/fcif\\.temperature_reg[0]/C
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  SENSOR_1/sensor1/fcif\\.temperature_reg[0]/Q
                         net (fo=12, routed)          0.896     1.165    SENSOR_1/sensor1/Q[0]
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.053     1.218 f  SENSOR_1/sensor1/tif\\.pwm[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.598     1.816    SENSOR_1/sensor1/tif\\.pwm[0]_INST_0_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.053     1.869 f  SENSOR_1/sensor1/tif\\.pwm[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.249     2.118    FAN_1/tif\\.pwm[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I1_O)        0.053     2.171 r  FAN_1/tif\\.pwm[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.657     3.828    tif\\.pwm_OBUF[0]
    AP27                 OBUF (Prop_obuf_I_O)         2.300     6.128 r  tif\\.pwm[0]_INST_0/O
                         net (fo=0)                   0.000     6.128    tif\\.pwm[0]
    AP27                                                              r  tif\\.pwm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_3/sensor1/init_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 0.728ns (19.663%)  route 2.976ns (80.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.731     3.704    SENSOR_3/sensor1/nRST
    SLICE_X32Y40         FDCE                                         f  SENSOR_3/sensor1/init_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_3/sensor1/init_counter_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 0.728ns (19.663%)  route 2.976ns (80.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.731     3.704    SENSOR_3/sensor1/nRST
    SLICE_X32Y40         FDPE                                         f  SENSOR_3/sensor1/init_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_3/sensor1/init_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 0.728ns (19.663%)  route 2.976ns (80.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.731     3.704    SENSOR_3/sensor1/nRST
    SLICE_X32Y40         FDCE                                         f  SENSOR_3/sensor1/init_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_3/sensor1/init_counter_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 0.728ns (19.663%)  route 2.976ns (80.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.731     3.704    SENSOR_3/sensor1/nRST
    SLICE_X32Y40         FDPE                                         f  SENSOR_3/sensor1/init_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_3/sensor1/fcif\\.temperature_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 0.728ns (19.915%)  route 2.929ns (80.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.685     3.658    SENSOR_3/sensor1/nRST
    SLICE_X38Y37         FDCE                                         f  SENSOR_3/sensor1/fcif\\.temperature_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_2/sensor1/init_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.641ns  (logic 0.728ns (20.005%)  route 2.913ns (79.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.668     3.641    SENSOR_2/sensor1/fcif\\.count_out_reg[3]_0
    SLICE_X40Y33         FDCE                                         f  SENSOR_2/sensor1/init_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            SENSOR_2/sensor1/init_counter_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.641ns  (logic 0.728ns (20.005%)  route 2.913ns (79.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  nRST_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.920    SENSOR_3/sensor1/nRST_IBUF
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.053     1.973 f  SENSOR_3/sensor1/fcif\\.rollover_flag_i_2__1/O
                         net (fo=82, routed)          1.668     3.641    SENSOR_2/sensor1/fcif\\.count_out_reg[3]_0
    SLICE_X40Y33         FDPE                                         f  SENSOR_2/sensor1/init_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SENSOR_3/sensor1/fcif\\.count_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SENSOR_3/sensor1/fcif\\.rollover_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.176%)  route 0.078ns (37.824%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE                         0.000     0.000 r  SENSOR_3/sensor1/fcif\\.count_out_reg[2]/C
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  SENSOR_3/sensor1/fcif\\.count_out_reg[2]/Q
                         net (fo=5, routed)           0.078     0.178    SENSOR_3/sensor1/fcif\\.count_out_reg[2]
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.028     0.206 r  SENSOR_3/sensor1/fcif\\.rollover_flag_i_1__1/O
                         net (fo=1, routed)           0.000     0.206    SENSOR_3/sensor1/fcif\\.rollover_flag_i_1__1_n_0
    SLICE_X44Y40         FDCE                                         r  SENSOR_3/sensor1/fcif\\.rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_1/sensor1/fcif\\.count_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SENSOR_1/sensor1/fcif\\.count_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.128ns (59.800%)  route 0.086ns (40.200%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE                         0.000     0.000 r  SENSOR_1/sensor1/fcif\\.count_out_reg[2]/C
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  SENSOR_1/sensor1/fcif\\.count_out_reg[2]/Q
                         net (fo=5, routed)           0.086     0.186    SENSOR_1/sensor1/fcif\\.count_out_reg[2]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.028     0.214 r  SENSOR_1/sensor1/fcif\\.count_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.214    SENSOR_1/sensor1/next_count[3]
    SLICE_X46Y41         FDCE                                         r  SENSOR_1/sensor1/fcif\\.count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_1/sensor1/fcif\\.count_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SENSOR_1/sensor1/fcif\\.rollover_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.128ns (59.800%)  route 0.086ns (40.200%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE                         0.000     0.000 r  SENSOR_1/sensor1/fcif\\.count_out_reg[1]/C
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  SENSOR_1/sensor1/fcif\\.count_out_reg[1]/Q
                         net (fo=5, routed)           0.086     0.186    SENSOR_1/sensor1/fcif\\.count_out_reg[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.028     0.214 r  SENSOR_1/sensor1/fcif\\.rollover_flag_i_1__0/O
                         net (fo=1, routed)           0.000     0.214    SENSOR_1/sensor1/fcif\\.rollover_flag_i_1__0_n_0
    SLICE_X46Y41         FDCE                                         r  SENSOR_1/sensor1/fcif\\.rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAN_1/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FAN_1/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.128ns (58.780%)  route 0.090ns (41.220%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  FAN_1/counter_reg[6]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FAN_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.090     0.190    FAN_1/counter_reg_n_0_[6]
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.028     0.218 r  FAN_1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.218    FAN_1/p_0_in[8]
    SLICE_X45Y41         FDCE                                         r  FAN_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FAN_1/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FAN_1/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.130ns (59.155%)  route 0.090ns (40.845%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  FAN_1/counter_reg[6]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FAN_1/counter_reg[6]/Q
                         net (fo=4, routed)           0.090     0.190    FAN_1/counter_reg_n_0_[6]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.030     0.220 r  FAN_1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.220    FAN_1/p_0_in[9]
    SLICE_X45Y41         FDCE                                         r  FAN_1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_1/sensor1/lfsr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SENSOR_1/sensor1/lfsr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.118ns (51.576%)  route 0.111ns (48.424%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE                         0.000     0.000 r  SENSOR_1/sensor1/lfsr_reg[0]/C
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  SENSOR_1/sensor1/lfsr_reg[0]/Q
                         net (fo=7, routed)           0.111     0.229    SENSOR_1/sensor1/lfsr[0]
    SLICE_X47Y38         FDPE                                         r  SENSOR_1/sensor1/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_2/sensor1/lfsr_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SENSOR_2/sensor1/lfsr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.100ns (43.650%)  route 0.129ns (56.350%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE                         0.000     0.000 r  SENSOR_2/sensor1/lfsr_reg[1]/C
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  SENSOR_2/sensor1/lfsr_reg[1]/Q
                         net (fo=9, routed)           0.129     0.229    SENSOR_2/sensor1/lfsr_reg_n_0_[1]
    SLICE_X40Y35         FDPE                                         r  SENSOR_2/sensor1/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_1/sensor1/fcif\\.count_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SENSOR_1/sensor1/fcif\\.count_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.146ns (63.661%)  route 0.083ns (36.339%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDCE                         0.000     0.000 r  SENSOR_1/sensor1/fcif\\.count_out_reg[3]/C
    SLICE_X46Y41         FDCE (Prop_fdce_C_Q)         0.118     0.118 f  SENSOR_1/sensor1/fcif\\.count_out_reg[3]/Q
                         net (fo=5, routed)           0.083     0.201    SENSOR_1/sensor1/fcif\\.count_out_reg[3]
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.028     0.229 r  SENSOR_1/sensor1/fcif\\.count_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.229    SENSOR_1/sensor1/next_count[2]
    SLICE_X47Y41         FDCE                                         r  SENSOR_1/sensor1/fcif\\.count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_3/sensor1/lfsr_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SENSOR_3/sensor1/fcif\\.temperature_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDPE                         0.000     0.000 r  SENSOR_3/sensor1/lfsr_reg[1]/C
    SLICE_X39Y38         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  SENSOR_3/sensor1/lfsr_reg[1]/Q
                         net (fo=9, routed)           0.114     0.214    SENSOR_3/sensor1/lfsr_reg_n_0_[1]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.028     0.242 r  SENSOR_3/sensor1/fcif\\.temperature[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.242    SENSOR_3/sensor1/fcif\\.temperature[2]_i_1__1_n_0
    SLICE_X38Y38         FDCE                                         r  SENSOR_3/sensor1/fcif\\.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENSOR_3/sensor1/lfsr_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SENSOR_3/sensor1/fcif\\.temperature_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDPE                         0.000     0.000 r  SENSOR_3/sensor1/lfsr_reg[1]/C
    SLICE_X39Y38         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  SENSOR_3/sensor1/lfsr_reg[1]/Q
                         net (fo=9, routed)           0.116     0.216    SENSOR_3/sensor1/lfsr_reg_n_0_[1]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.028     0.244 r  SENSOR_3/sensor1/fcif\\.temperature[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.244    SENSOR_3/sensor1/fcif\\.temperature[1]_i_1__1_n_0
    SLICE_X38Y38         FDCE                                         r  SENSOR_3/sensor1/fcif\\.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------





