# SETTINGS ./simusched ej7/lote7.tsk 4 1 2 SchedRR 10 10 5 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
CPU 2 -1 3
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
CPU 3 -1 3
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
CPU 4 -1 3
LOAD 5  3
BLOCK 5  1
CPU 5  0 0
# CONTEXT CPU 1 5
CPU 5  2 2
CPU 5 -1 3
BLOCK 6  0
UNBLOCK 6  1
# CONTEXT CPU 0 6
CPU 6  3 1
CPU 6  2 2
CPU 6 -1 3
LOAD 7  4
UNBLOCK 7  0
# CONTEXT CPU 0 7
CPU 7  3 1
CPU 7  2 2
# CONTEXT CPU 3 7
# CONTEXT CPU 0 8
CPU 8  3 1
CPU 8  2 2
CPU 8  4 3
CPU 9  1 0
CPU 9  3 1
# CONTEXT CPU 2 9
CPU 9  4 3
LOAD 10  5
BLOCK 10  1
BLOCK 10  3
# CONTEXT CPU 0 10
# CONTEXT CPU 1 10
# CONTEXT CPU 2 10
CPU 10  4 3
UNBLOCK 11  1
UNBLOCK 11  3
# CONTEXT CPU 0 11
CPU 11  5 1
# CONTEXT CPU 2 11
CPU 11  4 3
BLOCK 12  4
# CONTEXT CPU 0 12
CPU 12  5 1
CPU 12  0 2
# CONTEXT CPU 3 12
UNBLOCK 13  4
CPU 13  2 0
CPU 13  5 1
CPU 13  0 2
# CONTEXT CPU 3 13
CPU 14  2 0
CPU 14  5 1
CPU 14  0 2
# CONTEXT CPU 3 14
BLOCK 15  5
CPU 15  2 0
# CONTEXT CPU 1 15
CPU 15  0 2
CPU 15  1 3
UNBLOCK 16  5
CPU 16  2 0
CPU 16  3 1
CPU 16  0 2
CPU 16  1 3
BLOCK 17  3
CPU 17  2 0
# CONTEXT CPU 1 17
# CONTEXT CPU 2 17
CPU 17  1 3
UNBLOCK 18  3
CPU 18  2 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
CPU 18  1 3
BLOCK 19  1
CPU 19  2 0
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
UNBLOCK 20  1
CPU 20  2 0
CPU 20  4 1
CPU 20  5 2
# CONTEXT CPU 3 20
BLOCK 21  4
BLOCK 21  5
CPU 21  2 0
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
UNBLOCK 22  4
UNBLOCK 22  5
CPU 22  2 0
CPU 22  3 1
# CONTEXT CPU 2 22
CPU 22  0 3
BLOCK 23  3
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
CPU 23  0 3
UNBLOCK 24  3
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24  1 2
CPU 24  0 3
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25  1 2
CPU 25  0 3
CPU 26  4 0
CPU 26  5 1
CPU 26  1 2
CPU 26  0 3
BLOCK 27  5
CPU 27  4 0
# CONTEXT CPU 1 27
CPU 27  1 2
# CONTEXT CPU 3 27
UNBLOCK 28  5
CPU 28  4 0
# CONTEXT CPU 1 28
CPU 28  1 2
# CONTEXT CPU 3 28
CPU 29  4 0
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
CPU 30  4 0
CPU 30  2 1
# CONTEXT CPU 2 30
CPU 30  3 3
BLOCK 31  3
CPU 31  4 0
CPU 31  2 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
UNBLOCK 32  3
CPU 32  4 0
CPU 32  2 1
CPU 32  0 2
# CONTEXT CPU 3 32
CPU 33  4 0
CPU 33  2 1
CPU 33  0 2
# CONTEXT CPU 3 33
CPU 34  4 0
CPU 34  2 1
CPU 34  0 2
CPU 34  5 3
CPU 35  4 0
CPU 35  2 1
CPU 35  0 2
CPU 35  5 3
BLOCK 36  0
BLOCK 36  5
# CONTEXT CPU 0 36
CPU 36  2 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37  0
UNBLOCK 37  5
# CONTEXT CPU 0 37
CPU 37  2 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
# CONTEXT CPU 0 38
CPU 38  2 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39  1 0
CPU 39  2 1
CPU 39  3 2
CPU 39  4 3
BLOCK 40  3
CPU 40  1 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40  4 3
UNBLOCK 41  3
CPU 41  1 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41  4 3
CPU 42  1 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42  4 3
BLOCK 43  4
CPU 43  1 0
CPU 43  0 1
CPU 43  5 2
# CONTEXT CPU 3 43
BLOCK 44  1
BLOCK 44  5
UNBLOCK 44  4
# CONTEXT CPU 0 44
CPU 44  0 1
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
UNBLOCK 45  1
UNBLOCK 45  5
# CONTEXT CPU 0 45
CPU 45  0 1
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
# CONTEXT CPU 0 46
CPU 46  0 1
# CONTEXT CPU 2 46
CPU 46  2 3
EXIT 47  2 3
CPU 47  3 0
CPU 47  0 1
CPU 47  4 2
# CONTEXT CPU 3 47
BLOCK 48  3
BLOCK 48  0
BLOCK 48  4
# CONTEXT CPU 0 48
CPU 48 -1 1
CPU 48 -1 2
# CONTEXT CPU 3 48
UNBLOCK 49  0
UNBLOCK 49  3
UNBLOCK 49  4
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
# CONTEXT CPU 0 50
CPU 50  0 1
# CONTEXT CPU 2 50
CPU 50  1 3
BLOCK 51  1
CPU 51  5 0
CPU 51  0 1
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
EXIT 52  0 1
UNBLOCK 52  1
CPU 52  5 0
# CONTEXT CPU 1 52
CPU 52  3 2
# CONTEXT CPU 3 52
CPU 53  5 0
# CONTEXT CPU 1 53
CPU 53  3 2
# CONTEXT CPU 3 53
CPU 54  5 0
# CONTEXT CPU 1 54
CPU 54  3 2
CPU 54  4 3
CPU 55  5 0
CPU 55  1 1
CPU 55  3 2
CPU 55  4 3
CPU 56  5 0
CPU 56  1 1
CPU 56  3 2
CPU 56  4 3
CPU 57  5 0
CPU 57  1 1
CPU 57  3 2
CPU 57  4 3
BLOCK 58  1
BLOCK 58  4
CPU 58  5 0
CPU 58 -1 1
CPU 58  3 2
CPU 58 -1 3
UNBLOCK 59  1
UNBLOCK 59  4
CPU 59  5 0
# CONTEXT CPU 1 59
CPU 59  3 2
# CONTEXT CPU 3 59
CPU 60  5 0
CPU 60  1 1
CPU 60  3 2
CPU 60  4 3
BLOCK 61  5
BLOCK 61  1
CPU 61 -1 0
CPU 61 -1 1
CPU 61  3 2
CPU 61  4 3
BLOCK 62  3
EXIT 62  4 3
UNBLOCK 62  1
UNBLOCK 62  5
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63  3
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
CPU 63 -1 3
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
CPU 64  3 2
CPU 64 -1 3
BLOCK 65  3
CPU 65  1 0
CPU 65  5 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66  5
UNBLOCK 66  3
CPU 66  1 0
# CONTEXT CPU 1 66
CPU 66 -1 2
CPU 66 -1 3
EXIT 67  1 0
UNBLOCK 67  5
# CONTEXT CPU 0 67
# CONTEXT CPU 1 67
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
CPU 68 -1 2
CPU 68 -1 3
# CONTEXT CPU 0 69
CPU 69  3 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70  5 0
CPU 70  3 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71  5 0
CPU 71  3 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72  3
CPU 72  5 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73  5
UNBLOCK 73  3
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74  5
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
CPU 74 -1 2
CPU 74 -1 3
# CONTEXT CPU 0 75
# CONTEXT CPU 1 75
CPU 75 -1 2
CPU 75 -1 3
CPU 76  3 0
# CONTEXT CPU 1 76
CPU 76 -1 2
CPU 76 -1 3
BLOCK 77  3
CPU 77 -1 0
CPU 77  5 1
CPU 77 -1 2
CPU 77 -1 3
BLOCK 78  5
UNBLOCK 78  3
# CONTEXT CPU 0 78
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
UNBLOCK 79  5
CPU 79  3 0
# CONTEXT CPU 1 79
CPU 79 -1 2
CPU 79 -1 3
CPU 80  3 0
CPU 80  5 1
CPU 80 -1 2
CPU 80 -1 3
EXIT 81  3 0
CPU 81 -1 0
CPU 81  5 1
CPU 81 -1 2
CPU 81 -1 3
EXIT 82  5 1
CPU 82 -1 0
CPU 82 -1 1
CPU 82 -1 2
CPU 82 -1 3
