ARM GAS  /tmp/ccAwiZgF.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system_stm32h7xx.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SystemInit,"ax",%progbits
  17              		.align	1
  18              		.global	SystemInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	SystemInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/system_stm32h7xx.c"
   1:Core/Src/system_stm32h7xx.c **** /**
   2:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:Core/Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32h7xx.c ****   *
   7:Core/Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32h7xx.c ****   *   user application:
   9:Core/Src/system_stm32h7xx.c ****   *      - ExitRun0Mode(): Specifies the Power Supply source. This function is
  10:Core/Src/system_stm32h7xx.c ****   *                        called at startup just after reset and before the call
  11:Core/Src/system_stm32h7xx.c ****   *                        of SystemInit(). This call is made inside
  12:Core/Src/system_stm32h7xx.c ****   *                        the "startup_stm32h7xx.s" file.
  13:Core/Src/system_stm32h7xx.c ****   *
  14:Core/Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  15:Core/Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  16:Core/Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  17:Core/Src/system_stm32h7xx.c ****   *
  18:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  19:Core/Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  20:Core/Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  21:Core/Src/system_stm32h7xx.c ****   *
  22:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  23:Core/Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  24:Core/Src/system_stm32h7xx.c ****   *                                 during program execution.
  25:Core/Src/system_stm32h7xx.c ****   *
  26:Core/Src/system_stm32h7xx.c ****   *
  27:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  28:Core/Src/system_stm32h7xx.c ****   * @attention
  29:Core/Src/system_stm32h7xx.c ****   *
  30:Core/Src/system_stm32h7xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  31:Core/Src/system_stm32h7xx.c ****   * All rights reserved.
ARM GAS  /tmp/ccAwiZgF.s 			page 2


  32:Core/Src/system_stm32h7xx.c ****   *
  33:Core/Src/system_stm32h7xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  34:Core/Src/system_stm32h7xx.c ****   * in the root directory of this software component.
  35:Core/Src/system_stm32h7xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  36:Core/Src/system_stm32h7xx.c ****   *
  37:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  38:Core/Src/system_stm32h7xx.c ****   */
  39:Core/Src/system_stm32h7xx.c **** 
  40:Core/Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  41:Core/Src/system_stm32h7xx.c ****   * @{
  42:Core/Src/system_stm32h7xx.c ****   */
  43:Core/Src/system_stm32h7xx.c **** 
  44:Core/Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  45:Core/Src/system_stm32h7xx.c ****   * @{
  46:Core/Src/system_stm32h7xx.c ****   */
  47:Core/Src/system_stm32h7xx.c **** 
  48:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  49:Core/Src/system_stm32h7xx.c ****   * @{
  50:Core/Src/system_stm32h7xx.c ****   */
  51:Core/Src/system_stm32h7xx.c **** 
  52:Core/Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  53:Core/Src/system_stm32h7xx.c **** #include <math.h>
  54:Core/Src/system_stm32h7xx.c **** 
  55:Core/Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  56:Core/Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  57:Core/Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  58:Core/Src/system_stm32h7xx.c **** 
  59:Core/Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  60:Core/Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  61:Core/Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  62:Core/Src/system_stm32h7xx.c **** 
  63:Core/Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  64:Core/Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  65:Core/Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  66:Core/Src/system_stm32h7xx.c **** 
  67:Core/Src/system_stm32h7xx.c **** 
  68:Core/Src/system_stm32h7xx.c **** /**
  69:Core/Src/system_stm32h7xx.c ****   * @}
  70:Core/Src/system_stm32h7xx.c ****   */
  71:Core/Src/system_stm32h7xx.c **** 
  72:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  73:Core/Src/system_stm32h7xx.c ****   * @{
  74:Core/Src/system_stm32h7xx.c ****   */
  75:Core/Src/system_stm32h7xx.c **** 
  76:Core/Src/system_stm32h7xx.c **** /**
  77:Core/Src/system_stm32h7xx.c ****   * @}
  78:Core/Src/system_stm32h7xx.c ****   */
  79:Core/Src/system_stm32h7xx.c **** 
  80:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  81:Core/Src/system_stm32h7xx.c ****   * @{
  82:Core/Src/system_stm32h7xx.c ****   */
  83:Core/Src/system_stm32h7xx.c **** 
  84:Core/Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  85:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  86:Core/Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  87:Core/Src/system_stm32h7xx.c **** 
  88:Core/Src/system_stm32h7xx.c **** /* Note: Following vector table addresses must be defined in line with linker
ARM GAS  /tmp/ccAwiZgF.s 			page 3


  89:Core/Src/system_stm32h7xx.c ****          configuration. */
  90:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  91:Core/Src/system_stm32h7xx.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  92:Core/Src/system_stm32h7xx.c ****      remap of boot address selected */
  93:Core/Src/system_stm32h7xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  94:Core/Src/system_stm32h7xx.c **** 
  95:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  96:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
  97:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:Core/Src/system_stm32h7xx.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  99:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
 100:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
 101:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
 102:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 103:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 104:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 105:Core/Src/system_stm32h7xx.c **** #else
 106:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 107:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 108:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 109:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 110:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 111:Core/Src/system_stm32h7xx.c **** #else
 112:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 113:Core/Src/system_stm32h7xx.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 114:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
 115:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
 116:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 117:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 118:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 119:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 120:Core/Src/system_stm32h7xx.c **** #else
 121:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 122:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 123:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 124:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 125:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 126:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 127:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 128:Core/Src/system_stm32h7xx.c **** /******************************************************************************/
 129:Core/Src/system_stm32h7xx.c **** 
 130:Core/Src/system_stm32h7xx.c **** /**
 131:Core/Src/system_stm32h7xx.c ****   * @}
 132:Core/Src/system_stm32h7xx.c ****   */
 133:Core/Src/system_stm32h7xx.c **** 
 134:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 135:Core/Src/system_stm32h7xx.c ****   * @{
 136:Core/Src/system_stm32h7xx.c ****   */
 137:Core/Src/system_stm32h7xx.c **** 
 138:Core/Src/system_stm32h7xx.c **** /**
 139:Core/Src/system_stm32h7xx.c ****   * @}
 140:Core/Src/system_stm32h7xx.c ****   */
 141:Core/Src/system_stm32h7xx.c **** 
 142:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 143:Core/Src/system_stm32h7xx.c ****   * @{
 144:Core/Src/system_stm32h7xx.c ****   */
 145:Core/Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
ARM GAS  /tmp/ccAwiZgF.s 			page 4


 146:Core/Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 147:Core/Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 148:Core/Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 149:Core/Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 150:Core/Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 151:Core/Src/system_stm32h7xx.c ****                variable is updated automatically.
 152:Core/Src/system_stm32h7xx.c ****   */
 153:Core/Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 154:Core/Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 155:Core/Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 156:Core/Src/system_stm32h7xx.c **** 
 157:Core/Src/system_stm32h7xx.c **** /**
 158:Core/Src/system_stm32h7xx.c ****   * @}
 159:Core/Src/system_stm32h7xx.c ****   */
 160:Core/Src/system_stm32h7xx.c **** 
 161:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 162:Core/Src/system_stm32h7xx.c ****   * @{
 163:Core/Src/system_stm32h7xx.c ****   */
 164:Core/Src/system_stm32h7xx.c **** 
 165:Core/Src/system_stm32h7xx.c **** /**
 166:Core/Src/system_stm32h7xx.c ****   * @}
 167:Core/Src/system_stm32h7xx.c ****   */
 168:Core/Src/system_stm32h7xx.c **** 
 169:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 170:Core/Src/system_stm32h7xx.c ****   * @{
 171:Core/Src/system_stm32h7xx.c ****   */
 172:Core/Src/system_stm32h7xx.c **** 
 173:Core/Src/system_stm32h7xx.c **** /**
 174:Core/Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 175:Core/Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 176:Core/Src/system_stm32h7xx.c ****   *         configuration.
 177:Core/Src/system_stm32h7xx.c ****   * @param  None
 178:Core/Src/system_stm32h7xx.c ****   * @retval None
 179:Core/Src/system_stm32h7xx.c ****   */
 180:Core/Src/system_stm32h7xx.c **** void SystemInit (void)
 181:Core/Src/system_stm32h7xx.c **** {
  28              		.loc 1 181 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 182:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 183:Core/Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 184:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 185:Core/Src/system_stm32h7xx.c **** 
 186:Core/Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 187:Core/Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 188:Core/Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 188 5 view .LVU1
  34              		.loc 1 188 16 is_stmt 0 view .LVU2
  35 0000 324A     		ldr	r2, .L6
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37 0006 43F47003 		orr	r3, r3, #15728640
  38 000a C2F88830 		str	r3, [r2, #136]
 189:Core/Src/system_stm32h7xx.c ****   #endif
 190:Core/Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 191:Core/Src/system_stm32h7xx.c **** 
ARM GAS  /tmp/ccAwiZgF.s 			page 5


 192:Core/Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 193:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  39              		.loc 1 193 3 is_stmt 1 view .LVU3
  40              		.loc 1 193 32 is_stmt 0 view .LVU4
  41 000e 304B     		ldr	r3, .L6+4
  42 0010 1B68     		ldr	r3, [r3]
  43 0012 03F00F03 		and	r3, r3, #15
  44              		.loc 1 193 5 view .LVU5
  45 0016 062B     		cmp	r3, #6
  46 0018 06D8     		bhi	.L2
 194:Core/Src/system_stm32h7xx.c ****   {
 195:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 196:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  47              		.loc 1 196 5 is_stmt 1 view .LVU6
  48 001a 2D4A     		ldr	r2, .L6+4
  49 001c 1368     		ldr	r3, [r2]
  50 001e 23F00F03 		bic	r3, r3, #15
  51 0022 43F00703 		orr	r3, r3, #7
  52 0026 1360     		str	r3, [r2]
  53              	.L2:
 197:Core/Src/system_stm32h7xx.c ****   }
 198:Core/Src/system_stm32h7xx.c **** 
 199:Core/Src/system_stm32h7xx.c ****   /* Set HSION bit */
 200:Core/Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  54              		.loc 1 200 3 view .LVU7
  55              		.loc 1 200 11 is_stmt 0 view .LVU8
  56 0028 2A4B     		ldr	r3, .L6+8
  57 002a 1A68     		ldr	r2, [r3]
  58 002c 42F00102 		orr	r2, r2, #1
  59 0030 1A60     		str	r2, [r3]
 201:Core/Src/system_stm32h7xx.c **** 
 202:Core/Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 203:Core/Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  60              		.loc 1 203 3 is_stmt 1 view .LVU9
  61              		.loc 1 203 13 is_stmt 0 view .LVU10
  62 0032 0022     		movs	r2, #0
  63 0034 1A61     		str	r2, [r3, #16]
 204:Core/Src/system_stm32h7xx.c **** 
 205:Core/Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 206:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
  64              		.loc 1 206 3 is_stmt 1 view .LVU11
  65              		.loc 1 206 11 is_stmt 0 view .LVU12
  66 0036 1968     		ldr	r1, [r3]
  67 0038 274A     		ldr	r2, .L6+12
  68 003a 0A40     		ands	r2, r2, r1
  69 003c 1A60     		str	r2, [r3]
 207:Core/Src/system_stm32h7xx.c **** 
 208:Core/Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 209:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  70              		.loc 1 209 3 is_stmt 1 view .LVU13
  71              		.loc 1 209 32 is_stmt 0 view .LVU14
  72 003e 244B     		ldr	r3, .L6+4
  73 0040 1B68     		ldr	r3, [r3]
  74              		.loc 1 209 5 view .LVU15
  75 0042 13F0080F 		tst	r3, #8
  76 0046 06D0     		beq	.L3
 210:Core/Src/system_stm32h7xx.c ****   {
ARM GAS  /tmp/ccAwiZgF.s 			page 6


 211:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 212:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  77              		.loc 1 212 5 is_stmt 1 view .LVU16
  78 0048 214A     		ldr	r2, .L6+4
  79 004a 1368     		ldr	r3, [r2]
  80 004c 23F00F03 		bic	r3, r3, #15
  81 0050 43F00703 		orr	r3, r3, #7
  82 0054 1360     		str	r3, [r2]
  83              	.L3:
 213:Core/Src/system_stm32h7xx.c ****   }
 214:Core/Src/system_stm32h7xx.c **** 
 215:Core/Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 216:Core/Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 217:Core/Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  84              		.loc 1 217 3 view .LVU17
  85              		.loc 1 217 15 is_stmt 0 view .LVU18
  86 0056 1F4B     		ldr	r3, .L6+8
  87 0058 0022     		movs	r2, #0
  88 005a 9A61     		str	r2, [r3, #24]
 218:Core/Src/system_stm32h7xx.c **** 
 219:Core/Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 220:Core/Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
  89              		.loc 1 220 3 is_stmt 1 view .LVU19
  90              		.loc 1 220 15 is_stmt 0 view .LVU20
  91 005c DA61     		str	r2, [r3, #28]
 221:Core/Src/system_stm32h7xx.c **** 
 222:Core/Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 223:Core/Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
  92              		.loc 1 223 3 is_stmt 1 view .LVU21
  93              		.loc 1 223 15 is_stmt 0 view .LVU22
  94 005e 1A62     		str	r2, [r3, #32]
 224:Core/Src/system_stm32h7xx.c **** #else
 225:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 226:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 227:Core/Src/system_stm32h7xx.c **** 
 228:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 229:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 230:Core/Src/system_stm32h7xx.c **** 
 231:Core/Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 232:Core/Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
 233:Core/Src/system_stm32h7xx.c **** #endif
 234:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 235:Core/Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
  95              		.loc 1 235 3 is_stmt 1 view .LVU23
  96              		.loc 1 235 18 is_stmt 0 view .LVU24
  97 0060 1E49     		ldr	r1, .L6+16
  98 0062 9962     		str	r1, [r3, #40]
 236:Core/Src/system_stm32h7xx.c **** 
 237:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 238:Core/Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
  99              		.loc 1 238 3 is_stmt 1 view .LVU25
 100              		.loc 1 238 16 is_stmt 0 view .LVU26
 101 0064 1E49     		ldr	r1, .L6+20
 102 0066 D962     		str	r1, [r3, #44]
 239:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 240:Core/Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
 103              		.loc 1 240 3 is_stmt 1 view .LVU27
ARM GAS  /tmp/ccAwiZgF.s 			page 7


 104              		.loc 1 240 17 is_stmt 0 view .LVU28
 105 0068 1E49     		ldr	r1, .L6+24
 106 006a 1963     		str	r1, [r3, #48]
 241:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 242:Core/Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 107              		.loc 1 242 3 is_stmt 1 view .LVU29
 108              		.loc 1 242 18 is_stmt 0 view .LVU30
 109 006c 5A63     		str	r2, [r3, #52]
 243:Core/Src/system_stm32h7xx.c **** 
 244:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 245:Core/Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 110              		.loc 1 245 3 is_stmt 1 view .LVU31
 111              		.loc 1 245 17 is_stmt 0 view .LVU32
 112 006e 9963     		str	r1, [r3, #56]
 246:Core/Src/system_stm32h7xx.c **** 
 247:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 248:Core/Src/system_stm32h7xx.c **** 
 249:Core/Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 113              		.loc 1 249 3 is_stmt 1 view .LVU33
 114              		.loc 1 249 18 is_stmt 0 view .LVU34
 115 0070 DA63     		str	r2, [r3, #60]
 250:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 251:Core/Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 116              		.loc 1 251 3 is_stmt 1 view .LVU35
 117              		.loc 1 251 17 is_stmt 0 view .LVU36
 118 0072 1964     		str	r1, [r3, #64]
 252:Core/Src/system_stm32h7xx.c **** 
 253:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 254:Core/Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 119              		.loc 1 254 3 is_stmt 1 view .LVU37
 120              		.loc 1 254 18 is_stmt 0 view .LVU38
 121 0074 5A64     		str	r2, [r3, #68]
 255:Core/Src/system_stm32h7xx.c **** 
 256:Core/Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 257:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 122              		.loc 1 257 3 is_stmt 1 view .LVU39
 123              		.loc 1 257 11 is_stmt 0 view .LVU40
 124 0076 1968     		ldr	r1, [r3]
 125 0078 21F48021 		bic	r1, r1, #262144
 126 007c 1960     		str	r1, [r3]
 258:Core/Src/system_stm32h7xx.c **** 
 259:Core/Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 260:Core/Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 127              		.loc 1 260 3 is_stmt 1 view .LVU41
 128              		.loc 1 260 13 is_stmt 0 view .LVU42
 129 007e 1A66     		str	r2, [r3, #96]
 261:Core/Src/system_stm32h7xx.c **** 
 262:Core/Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 263:Core/Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 264:Core/Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 130              		.loc 1 264 3 is_stmt 1 view .LVU43
 131              		.loc 1 264 13 is_stmt 0 view .LVU44
 132 0080 194B     		ldr	r3, .L6+28
 133 0082 1A68     		ldr	r2, [r3]
 134              		.loc 1 264 22 view .LVU45
 135 0084 194B     		ldr	r3, .L6+32
 136 0086 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccAwiZgF.s 			page 8


 137              		.loc 1 264 5 view .LVU46
 138 0088 B3F1005F 		cmp	r3, #536870912
 139 008c 03D2     		bcs	.L4
 265:Core/Src/system_stm32h7xx.c ****   {
 266:Core/Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
 267:Core/Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 268:Core/Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 140              		.loc 1 268 5 is_stmt 1 view .LVU47
 141              		.loc 1 268 35 is_stmt 0 view .LVU48
 142 008e 184B     		ldr	r3, .L6+36
 143 0090 0122     		movs	r2, #1
 144 0092 C3F80821 		str	r2, [r3, #264]
 145              	.L4:
 269:Core/Src/system_stm32h7xx.c ****   }
 270:Core/Src/system_stm32h7xx.c **** #endif /* STM32H7_DEV_ID */
 271:Core/Src/system_stm32h7xx.c **** 
 272:Core/Src/system_stm32h7xx.c **** #if defined(DATA_IN_D2_SRAM)
 273:Core/Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) *
 274:Core/Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 275:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 276:Core/Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 277:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 278:Core/Src/system_stm32h7xx.c **** #else
 279:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 280:Core/Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 281:Core/Src/system_stm32h7xx.c **** 
 282:Core/Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 283:Core/Src/system_stm32h7xx.c ****   (void) tmpreg;
 284:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 285:Core/Src/system_stm32h7xx.c **** 
 286:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 287:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 288:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 289:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 290:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 291:Core/Src/system_stm32h7xx.c **** 
 292:Core/Src/system_stm32h7xx.c **** #else
 293:Core/Src/system_stm32h7xx.c ****   if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 146              		.loc 1 293 3 is_stmt 1 view .LVU49
 147              		.loc 1 293 6 is_stmt 0 view .LVU50
 148 0096 0F4B     		ldr	r3, .L6+8
 149 0098 D3F8D430 		ldr	r3, [r3, #212]
 150              		.loc 1 293 5 view .LVU51
 151 009c 13F4805F 		tst	r3, #4096
 152 00a0 10D1     		bne	.L5
 294:Core/Src/system_stm32h7xx.c ****   {
 295:Core/Src/system_stm32h7xx.c ****     /* Enable the FMC interface clock */
 296:Core/Src/system_stm32h7xx.c ****     SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 153              		.loc 1 296 5 is_stmt 1 view .LVU52
 154 00a2 0C4B     		ldr	r3, .L6+8
 155 00a4 D3F8D420 		ldr	r2, [r3, #212]
 156 00a8 42F48052 		orr	r2, r2, #4096
 157 00ac C3F8D420 		str	r2, [r3, #212]
 297:Core/Src/system_stm32h7xx.c **** 
 298:Core/Src/system_stm32h7xx.c ****     /*
 299:Core/Src/system_stm32h7xx.c ****      * Disable the FMC bank1 (enabled after reset).
 300:Core/Src/system_stm32h7xx.c ****      * This, prevents CPU speculation access on this bank which blocks the use of FMC during
ARM GAS  /tmp/ccAwiZgF.s 			page 9


 301:Core/Src/system_stm32h7xx.c ****      * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 302:Core/Src/system_stm32h7xx.c ****      */
 303:Core/Src/system_stm32h7xx.c ****     FMC_Bank1_R->BTCR[0] = 0x000030D2;
 158              		.loc 1 303 5 view .LVU53
 159              		.loc 1 303 26 is_stmt 0 view .LVU54
 160 00b0 104A     		ldr	r2, .L6+40
 161 00b2 43F2D201 		movw	r1, #12498
 162 00b6 1160     		str	r1, [r2]
 304:Core/Src/system_stm32h7xx.c **** 
 305:Core/Src/system_stm32h7xx.c ****     /* Disable the FMC interface clock */
 306:Core/Src/system_stm32h7xx.c ****     CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 163              		.loc 1 306 5 is_stmt 1 view .LVU55
 164 00b8 D3F8D420 		ldr	r2, [r3, #212]
 165 00bc 22F48052 		bic	r2, r2, #4096
 166 00c0 C3F8D420 		str	r2, [r3, #212]
 167              	.L5:
 307:Core/Src/system_stm32h7xx.c ****   }
 308:Core/Src/system_stm32h7xx.c **** 
 309:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 310:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 311:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 312:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 313:Core/Src/system_stm32h7xx.c ****   RCC->CFGR = 0;
 168              		.loc 1 313 3 view .LVU56
 169              		.loc 1 313 13 is_stmt 0 view .LVU57
 170 00c4 034B     		ldr	r3, .L6+8
 171 00c6 0022     		movs	r2, #0
 172 00c8 1A61     		str	r2, [r3, #16]
 314:Core/Src/system_stm32h7xx.c ****   /* Keep VTOR at default FLASH base (0x08000000) for internal flash execution */
 315:Core/Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 316:Core/Src/system_stm32h7xx.c **** }
 173              		.loc 1 316 1 view .LVU58
 174 00ca 7047     		bx	lr
 175              	.L7:
 176              		.align	2
 177              	.L6:
 178 00cc 00ED00E0 		.word	-536810240
 179 00d0 00200052 		.word	1375739904
 180 00d4 00440258 		.word	1476543488
 181 00d8 7FEDF6EA 		.word	-352916097
 182 00dc 00020202 		.word	33686016
 183 00e0 0000FF01 		.word	33488896
 184 00e4 80020101 		.word	16843392
 185 00e8 0010005C 		.word	1543507968
 186 00ec 0000FFFF 		.word	-65536
 187 00f0 00800051 		.word	1358987264
 188 00f4 00400052 		.word	1375748096
 189              		.cfi_endproc
 190              	.LFE144:
 192              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 193              		.align	1
 194              		.global	SystemCoreClockUpdate
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv5-d16
 200              	SystemCoreClockUpdate:
ARM GAS  /tmp/ccAwiZgF.s 			page 10


 201              	.LFB145:
 317:Core/Src/system_stm32h7xx.c **** 
 318:Core/Src/system_stm32h7xx.c **** /**
 319:Core/Src/system_stm32h7xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 320:Core/Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 321:Core/Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 322:Core/Src/system_stm32h7xx.c ****   *         other parameters.
 323:Core/Src/system_stm32h7xx.c ****   *
 324:Core/Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 325:Core/Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 326:Core/Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 327:Core/Src/system_stm32h7xx.c ****   *
 328:Core/Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 329:Core/Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 330:Core/Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 331:Core/Src/system_stm32h7xx.c ****   *
 332:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 333:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 334:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 335:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 336:Core/Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 337:Core/Src/system_stm32h7xx.c ****   *
 338:Core/Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 339:Core/Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 340:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 341:Core/Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 342:Core/Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 343:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 344:Core/Src/system_stm32h7xx.c ****   *
 345:Core/Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 346:Core/Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 347:Core/Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 348:Core/Src/system_stm32h7xx.c ****   *              have wrong result.
 349:Core/Src/system_stm32h7xx.c ****   *
 350:Core/Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 351:Core/Src/system_stm32h7xx.c ****   *           value for HSE crystal.
 352:Core/Src/system_stm32h7xx.c ****   * @param  None
 353:Core/Src/system_stm32h7xx.c ****   * @retval None
 354:Core/Src/system_stm32h7xx.c ****   */
 355:Core/Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 356:Core/Src/system_stm32h7xx.c **** {
 202              		.loc 1 356 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207 0000 10B4     		push	{r4}
 208              	.LCFI0:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 4, -4
 357:Core/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 211              		.loc 1 357 3 view .LVU60
 358:Core/Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
 212              		.loc 1 358 3 view .LVU61
 359:Core/Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 213              		.loc 1 359 3 view .LVU62
 360:Core/Src/system_stm32h7xx.c **** 
ARM GAS  /tmp/ccAwiZgF.s 			page 11


 361:Core/Src/system_stm32h7xx.c **** 
 362:Core/Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 363:Core/Src/system_stm32h7xx.c **** 
 364:Core/Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 214              		.loc 1 364 3 view .LVU63
 215              		.loc 1 364 14 is_stmt 0 view .LVU64
 216 0002 7A4B     		ldr	r3, .L22
 217 0004 1B69     		ldr	r3, [r3, #16]
 218              		.loc 1 364 21 view .LVU65
 219 0006 03F03803 		and	r3, r3, #56
 220              		.loc 1 364 3 view .LVU66
 221 000a 182B     		cmp	r3, #24
 222 000c 00F2E580 		bhi	.L9
 223 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 224              	.L11:
 225 0014 1B00     		.2byte	(.L14-.L11)/2
 226 0016 E300     		.2byte	(.L9-.L11)/2
 227 0018 E300     		.2byte	(.L9-.L11)/2
 228 001a E300     		.2byte	(.L9-.L11)/2
 229 001c E300     		.2byte	(.L9-.L11)/2
 230 001e E300     		.2byte	(.L9-.L11)/2
 231 0020 E300     		.2byte	(.L9-.L11)/2
 232 0022 E300     		.2byte	(.L9-.L11)/2
 233 0024 1900     		.2byte	(.L13-.L11)/2
 234 0026 E300     		.2byte	(.L9-.L11)/2
 235 0028 E300     		.2byte	(.L9-.L11)/2
 236 002a E300     		.2byte	(.L9-.L11)/2
 237 002c E300     		.2byte	(.L9-.L11)/2
 238 002e E300     		.2byte	(.L9-.L11)/2
 239 0030 E300     		.2byte	(.L9-.L11)/2
 240 0032 E300     		.2byte	(.L9-.L11)/2
 241 0034 EA00     		.2byte	(.L19-.L11)/2
 242 0036 E300     		.2byte	(.L9-.L11)/2
 243 0038 E300     		.2byte	(.L9-.L11)/2
 244 003a E300     		.2byte	(.L9-.L11)/2
 245 003c E300     		.2byte	(.L9-.L11)/2
 246 003e E300     		.2byte	(.L9-.L11)/2
 247 0040 E300     		.2byte	(.L9-.L11)/2
 248 0042 E300     		.2byte	(.L9-.L11)/2
 249 0044 3700     		.2byte	(.L10-.L11)/2
 250              		.p2align 1
 251              	.L13:
 252 0046 6A4A     		ldr	r2, .L22+4
 253 0048 05E0     		b	.L12
 254              	.L14:
 365:Core/Src/system_stm32h7xx.c ****   {
 366:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 367:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 255              		.loc 1 367 5 is_stmt 1 view .LVU67
 256              		.loc 1 367 57 is_stmt 0 view .LVU68
 257 004a 684B     		ldr	r3, .L22
 258 004c 1B68     		ldr	r3, [r3]
 259              		.loc 1 367 78 view .LVU69
 260 004e C3F3C103 		ubfx	r3, r3, #3, #2
 261              		.loc 1 367 25 view .LVU70
 262 0052 684A     		ldr	r2, .L22+8
 263 0054 DA40     		lsrs	r2, r2, r3
ARM GAS  /tmp/ccAwiZgF.s 			page 12


 264              	.LVL0:
 368:Core/Src/system_stm32h7xx.c ****     break;
 265              		.loc 1 368 5 is_stmt 1 view .LVU71
 266              	.L12:
 369:Core/Src/system_stm32h7xx.c **** 
 370:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 371:Core/Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 372:Core/Src/system_stm32h7xx.c ****     break;
 373:Core/Src/system_stm32h7xx.c **** 
 374:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 375:Core/Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 376:Core/Src/system_stm32h7xx.c ****     break;
 377:Core/Src/system_stm32h7xx.c **** 
 378:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 379:Core/Src/system_stm32h7xx.c **** 
 380:Core/Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 381:Core/Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 382:Core/Src/system_stm32h7xx.c ****     */
 383:Core/Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 384:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 385:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 386:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 387:Core/Src/system_stm32h7xx.c **** 
 388:Core/Src/system_stm32h7xx.c ****     if (pllm != 0U)
 389:Core/Src/system_stm32h7xx.c ****     {
 390:Core/Src/system_stm32h7xx.c ****       switch (pllsource)
 391:Core/Src/system_stm32h7xx.c ****       {
 392:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 393:Core/Src/system_stm32h7xx.c **** 
 394:Core/Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 395:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 396:Core/Src/system_stm32h7xx.c **** 
 397:Core/Src/system_stm32h7xx.c ****         break;
 398:Core/Src/system_stm32h7xx.c **** 
 399:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 400:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 401:Core/Src/system_stm32h7xx.c ****         break;
 402:Core/Src/system_stm32h7xx.c **** 
 403:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 404:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 405:Core/Src/system_stm32h7xx.c ****         break;
 406:Core/Src/system_stm32h7xx.c **** 
 407:Core/Src/system_stm32h7xx.c ****       default:
 408:Core/Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 409:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 410:Core/Src/system_stm32h7xx.c ****         break;
 411:Core/Src/system_stm32h7xx.c ****       }
 412:Core/Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 413:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 414:Core/Src/system_stm32h7xx.c ****     }
 415:Core/Src/system_stm32h7xx.c ****     else
 416:Core/Src/system_stm32h7xx.c ****     {
 417:Core/Src/system_stm32h7xx.c ****       common_system_clock = 0U;
 418:Core/Src/system_stm32h7xx.c ****     }
 419:Core/Src/system_stm32h7xx.c ****     break;
 420:Core/Src/system_stm32h7xx.c **** 
 421:Core/Src/system_stm32h7xx.c ****   default:
ARM GAS  /tmp/ccAwiZgF.s 			page 13


 422:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 423:Core/Src/system_stm32h7xx.c ****     break;
 424:Core/Src/system_stm32h7xx.c ****   }
 425:Core/Src/system_stm32h7xx.c **** 
 426:Core/Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 427:Core/Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 428:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 267              		.loc 1 428 3 view .LVU72
 268              		.loc 1 428 30 is_stmt 0 view .LVU73
 269 0056 6548     		ldr	r0, .L22
 270 0058 8369     		ldr	r3, [r0, #24]
 271              		.loc 1 428 59 view .LVU74
 272 005a C3F30323 		ubfx	r3, r3, #8, #4
 273              		.loc 1 428 25 view .LVU75
 274 005e 6649     		ldr	r1, .L22+12
 275 0060 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 276              	.LVL1:
 429:Core/Src/system_stm32h7xx.c **** 
 430:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 431:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 277              		.loc 1 431 3 is_stmt 1 view .LVU76
 278              		.loc 1 431 23 is_stmt 0 view .LVU77
 279 0062 DA40     		lsrs	r2, r2, r3
 280              	.LVL2:
 432:Core/Src/system_stm32h7xx.c **** 
 433:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 434:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 281              		.loc 1 434 3 is_stmt 1 view .LVU78
 282              		.loc 1 434 66 is_stmt 0 view .LVU79
 283 0064 8369     		ldr	r3, [r0, #24]
 284              	.LVL3:
 285              		.loc 1 434 93 view .LVU80
 286 0066 03F00F03 		and	r3, r3, #15
 287              		.loc 1 434 61 view .LVU81
 288 006a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 289              		.loc 1 434 118 view .LVU82
 290 006c 03F01F03 		and	r3, r3, #31
 291              		.loc 1 434 40 view .LVU83
 292 0070 22FA03F3 		lsr	r3, r2, r3
 293              		.loc 1 434 17 view .LVU84
 294 0074 6149     		ldr	r1, .L22+16
 295              		.loc 1 434 17 view .LVU85
 296 0076 0B60     		str	r3, [r1]
 435:Core/Src/system_stm32h7xx.c **** 
 436:Core/Src/system_stm32h7xx.c **** #else
 437:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 438:Core/Src/system_stm32h7xx.c **** 
 439:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 440:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 441:Core/Src/system_stm32h7xx.c **** 
 442:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 443:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 444:Core/Src/system_stm32h7xx.c **** 
 445:Core/Src/system_stm32h7xx.c **** #endif
 446:Core/Src/system_stm32h7xx.c **** 
 447:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 448:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
ARM GAS  /tmp/ccAwiZgF.s 			page 14


 449:Core/Src/system_stm32h7xx.c **** #else
 450:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 297              		.loc 1 450 3 is_stmt 1 view .LVU86
 298              		.loc 1 450 19 is_stmt 0 view .LVU87
 299 0078 614B     		ldr	r3, .L22+20
 300 007a 1A60     		str	r2, [r3]
 451:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 452:Core/Src/system_stm32h7xx.c **** }
 301              		.loc 1 452 1 view .LVU88
 302 007c 5DF8044B 		ldr	r4, [sp], #4
 303              	.LCFI1:
 304              		.cfi_remember_state
 305              		.cfi_restore 4
 306              		.cfi_def_cfa_offset 0
 307 0080 7047     		bx	lr
 308              	.LVL4:
 309              	.L10:
 310              	.LCFI2:
 311              		.cfi_restore_state
 383:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 312              		.loc 1 383 5 is_stmt 1 view .LVU89
 383:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 313              		.loc 1 383 21 is_stmt 0 view .LVU90
 314 0082 5A49     		ldr	r1, .L22
 315 0084 886A     		ldr	r0, [r1, #40]
 383:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 316              		.loc 1 383 15 view .LVU91
 317 0086 00F00300 		and	r0, r0, #3
 318              	.LVL5:
 384:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 319              		.loc 1 384 5 is_stmt 1 view .LVU92
 384:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 320              		.loc 1 384 17 is_stmt 0 view .LVU93
 321 008a 8C6A     		ldr	r4, [r1, #40]
 384:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 322              		.loc 1 384 10 view .LVU94
 323 008c C4F30512 		ubfx	r2, r4, #4, #6
 324              	.LVL6:
 385:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 325              		.loc 1 385 5 is_stmt 1 view .LVU95
 385:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 326              		.loc 1 385 22 is_stmt 0 view .LVU96
 327 0090 CB6A     		ldr	r3, [r1, #44]
 385:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 328              		.loc 1 385 15 view .LVU97
 329 0092 03F0010C 		and	ip, r3, #1
 330              	.LVL7:
 386:Core/Src/system_stm32h7xx.c **** 
 331              		.loc 1 386 5 is_stmt 1 view .LVU98
 386:Core/Src/system_stm32h7xx.c **** 
 332              		.loc 1 386 50 is_stmt 0 view .LVU99
 333 0096 4B6B     		ldr	r3, [r1, #52]
 386:Core/Src/system_stm32h7xx.c **** 
 334              		.loc 1 386 85 view .LVU100
 335 0098 C3F3CC03 		ubfx	r3, r3, #3, #13
 386:Core/Src/system_stm32h7xx.c **** 
 336              		.loc 1 386 23 view .LVU101
ARM GAS  /tmp/ccAwiZgF.s 			page 15


 337 009c 0CFB03F3 		mul	r3, ip, r3
 386:Core/Src/system_stm32h7xx.c **** 
 338              		.loc 1 386 12 view .LVU102
 339 00a0 07EE903A 		vmov	s15, r3	@ int
 340 00a4 F8EE677A 		vcvt.f32.u32	s15, s15
 341              	.LVL8:
 388:Core/Src/system_stm32h7xx.c ****     {
 342              		.loc 1 388 5 is_stmt 1 view .LVU103
 388:Core/Src/system_stm32h7xx.c ****     {
 343              		.loc 1 388 8 is_stmt 0 view .LVU104
 344 00a8 14F47C7F 		tst	r4, #1008
 345 00ac D3D0     		beq	.L12
 390:Core/Src/system_stm32h7xx.c ****       {
 346              		.loc 1 390 7 is_stmt 1 view .LVU105
 347 00ae 0128     		cmp	r0, #1
 348 00b0 59D0     		beq	.L15
 349 00b2 0228     		cmp	r0, #2
 350 00b4 74D0     		beq	.L16
 351 00b6 18B3     		cbz	r0, .L21
 408:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 352              		.loc 1 408 11 view .LVU106
 408:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 353              		.loc 1 408 41 is_stmt 0 view .LVU107
 354 00b8 4C48     		ldr	r0, .L22
 355              	.LVL9:
 408:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 356              		.loc 1 408 41 view .LVU108
 357 00ba 0168     		ldr	r1, [r0]
 408:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 358              		.loc 1 408 62 view .LVU109
 359 00bc C1F3C101 		ubfx	r1, r1, #3, #2
 408:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 360              		.loc 1 408 20 view .LVU110
 361 00c0 4C4B     		ldr	r3, .L22+8
 362 00c2 CB40     		lsrs	r3, r3, r1
 363              	.LVL10:
 409:Core/Src/system_stm32h7xx.c ****         break;
 364              		.loc 1 409 11 is_stmt 1 view .LVU111
 409:Core/Src/system_stm32h7xx.c ****         break;
 365              		.loc 1 409 21 is_stmt 0 view .LVU112
 366 00c4 07EE103A 		vmov	s14, r3	@ int
 367 00c8 F8EE476A 		vcvt.f32.u32	s13, s14
 409:Core/Src/system_stm32h7xx.c ****         break;
 368              		.loc 1 409 41 view .LVU113
 369 00cc 07EE102A 		vmov	s14, r2	@ int
 370 00d0 B8EE476A 		vcvt.f32.u32	s12, s14
 409:Core/Src/system_stm32h7xx.c ****         break;
 371              		.loc 1 409 39 view .LVU114
 372 00d4 86EE867A 		vdiv.f32	s14, s13, s12
 409:Core/Src/system_stm32h7xx.c ****         break;
 373              		.loc 1 409 82 view .LVU115
 374 00d8 036B     		ldr	r3, [r0, #48]
 375              	.LVL11:
 409:Core/Src/system_stm32h7xx.c ****         break;
 376              		.loc 1 409 68 view .LVU116
 377 00da C3F30803 		ubfx	r3, r3, #0, #9
 409:Core/Src/system_stm32h7xx.c ****         break;
ARM GAS  /tmp/ccAwiZgF.s 			page 16


 378              		.loc 1 409 59 view .LVU117
 379 00de 06EE903A 		vmov	s13, r3	@ int
 380 00e2 F8EE666A 		vcvt.f32.u32	s13, s13
 409:Core/Src/system_stm32h7xx.c ****         break;
 381              		.loc 1 409 121 view .LVU118
 382 00e6 9FED476A 		vldr.32	s12, .L22+24
 383 00ea 67EE867A 		vmul.f32	s15, s15, s12
 384              	.LVL12:
 409:Core/Src/system_stm32h7xx.c ****         break;
 385              		.loc 1 409 112 view .LVU119
 386 00ee 76EEA77A 		vadd.f32	s15, s13, s15
 409:Core/Src/system_stm32h7xx.c ****         break;
 387              		.loc 1 409 139 view .LVU120
 388 00f2 F7EE006A 		vmov.f32	s13, #1.0e+0
 389 00f6 77EEA67A 		vadd.f32	s15, s15, s13
 409:Core/Src/system_stm32h7xx.c ****         break;
 390              		.loc 1 409 18 view .LVU121
 391 00fa 27EE277A 		vmul.f32	s14, s14, s15
 392              	.LVL13:
 410:Core/Src/system_stm32h7xx.c ****       }
 393              		.loc 1 410 9 is_stmt 1 view .LVU122
 394 00fe 22E0     		b	.L18
 395              	.LVL14:
 396              	.L21:
 394:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 397              		.loc 1 394 9 view .LVU123
 394:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 398              		.loc 1 394 39 is_stmt 0 view .LVU124
 399 0100 0846     		mov	r0, r1
 400              	.LVL15:
 394:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 401              		.loc 1 394 39 view .LVU125
 402 0102 0968     		ldr	r1, [r1]
 394:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 403              		.loc 1 394 60 view .LVU126
 404 0104 C1F3C101 		ubfx	r1, r1, #3, #2
 394:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 405              		.loc 1 394 18 view .LVU127
 406 0108 3A4B     		ldr	r3, .L22+8
 407 010a CB40     		lsrs	r3, r3, r1
 408              	.LVL16:
 395:Core/Src/system_stm32h7xx.c **** 
 409              		.loc 1 395 9 is_stmt 1 view .LVU128
 395:Core/Src/system_stm32h7xx.c **** 
 410              		.loc 1 395 20 is_stmt 0 view .LVU129
 411 010c 07EE103A 		vmov	s14, r3	@ int
 412 0110 F8EE476A 		vcvt.f32.u32	s13, s14
 395:Core/Src/system_stm32h7xx.c **** 
 413              		.loc 1 395 40 view .LVU130
 414 0114 07EE102A 		vmov	s14, r2	@ int
 415 0118 B8EE476A 		vcvt.f32.u32	s12, s14
 395:Core/Src/system_stm32h7xx.c **** 
 416              		.loc 1 395 38 view .LVU131
 417 011c 86EE867A 		vdiv.f32	s14, s13, s12
 395:Core/Src/system_stm32h7xx.c **** 
 418              		.loc 1 395 81 view .LVU132
 419 0120 036B     		ldr	r3, [r0, #48]
ARM GAS  /tmp/ccAwiZgF.s 			page 17


 420              	.LVL17:
 395:Core/Src/system_stm32h7xx.c **** 
 421              		.loc 1 395 67 view .LVU133
 422 0122 C3F30803 		ubfx	r3, r3, #0, #9
 395:Core/Src/system_stm32h7xx.c **** 
 423              		.loc 1 395 58 view .LVU134
 424 0126 06EE903A 		vmov	s13, r3	@ int
 425 012a F8EE666A 		vcvt.f32.u32	s13, s13
 395:Core/Src/system_stm32h7xx.c **** 
 426              		.loc 1 395 120 view .LVU135
 427 012e 9FED356A 		vldr.32	s12, .L22+24
 428 0132 67EE867A 		vmul.f32	s15, s15, s12
 429              	.LVL18:
 395:Core/Src/system_stm32h7xx.c **** 
 430              		.loc 1 395 111 view .LVU136
 431 0136 76EEA77A 		vadd.f32	s15, s13, s15
 395:Core/Src/system_stm32h7xx.c **** 
 432              		.loc 1 395 138 view .LVU137
 433 013a F7EE006A 		vmov.f32	s13, #1.0e+0
 434 013e 77EEA67A 		vadd.f32	s15, s15, s13
 395:Core/Src/system_stm32h7xx.c **** 
 435              		.loc 1 395 16 view .LVU138
 436 0142 27EE277A 		vmul.f32	s14, s14, s15
 437              	.LVL19:
 397:Core/Src/system_stm32h7xx.c **** 
 438              		.loc 1 397 9 is_stmt 1 view .LVU139
 439              	.L18:
 412:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 440              		.loc 1 412 7 view .LVU140
 412:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 441              		.loc 1 412 20 is_stmt 0 view .LVU141
 442 0146 294B     		ldr	r3, .L22
 443 0148 1B6B     		ldr	r3, [r3, #48]
 412:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 444              		.loc 1 412 50 view .LVU142
 445 014a C3F34623 		ubfx	r3, r3, #9, #7
 412:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 446              		.loc 1 412 12 view .LVU143
 447 014e 0133     		adds	r3, r3, #1
 448              	.LVL20:
 413:Core/Src/system_stm32h7xx.c ****     }
 449              		.loc 1 413 7 is_stmt 1 view .LVU144
 413:Core/Src/system_stm32h7xx.c ****     }
 450              		.loc 1 413 57 is_stmt 0 view .LVU145
 451 0150 07EE903A 		vmov	s15, r3	@ int
 452 0154 F8EE677A 		vcvt.f32.u32	s15, s15
 413:Core/Src/system_stm32h7xx.c ****     }
 453              		.loc 1 413 40 view .LVU146
 454 0158 C7EE276A 		vdiv.f32	s13, s14, s15
 413:Core/Src/system_stm32h7xx.c ****     }
 455              		.loc 1 413 27 view .LVU147
 456 015c FCEEE67A 		vcvt.u32.f32	s15, s13
 457 0160 17EE902A 		vmov	r2, s15	@ int
 458              	.LVL21:
 413:Core/Src/system_stm32h7xx.c ****     }
 459              		.loc 1 413 27 view .LVU148
 460 0164 77E7     		b	.L12
ARM GAS  /tmp/ccAwiZgF.s 			page 18


 461              	.LVL22:
 462              	.L15:
 400:Core/Src/system_stm32h7xx.c ****         break;
 463              		.loc 1 400 11 is_stmt 1 view .LVU149
 400:Core/Src/system_stm32h7xx.c ****         break;
 464              		.loc 1 400 42 is_stmt 0 view .LVU150
 465 0166 07EE102A 		vmov	s14, r2	@ int
 466 016a F8EE476A 		vcvt.f32.u32	s13, s14
 400:Core/Src/system_stm32h7xx.c ****         break;
 467              		.loc 1 400 40 view .LVU151
 468 016e 9FED266A 		vldr.32	s12, .L22+28
 469 0172 86EE267A 		vdiv.f32	s14, s12, s13
 400:Core/Src/system_stm32h7xx.c ****         break;
 470              		.loc 1 400 83 view .LVU152
 471 0176 1D4B     		ldr	r3, .L22
 472 0178 1B6B     		ldr	r3, [r3, #48]
 400:Core/Src/system_stm32h7xx.c ****         break;
 473              		.loc 1 400 69 view .LVU153
 474 017a C3F30803 		ubfx	r3, r3, #0, #9
 400:Core/Src/system_stm32h7xx.c ****         break;
 475              		.loc 1 400 60 view .LVU154
 476 017e 06EE903A 		vmov	s13, r3	@ int
 477 0182 F8EE666A 		vcvt.f32.u32	s13, s13
 400:Core/Src/system_stm32h7xx.c ****         break;
 478              		.loc 1 400 122 view .LVU155
 479 0186 9FED1F6A 		vldr.32	s12, .L22+24
 480 018a 67EE867A 		vmul.f32	s15, s15, s12
 481              	.LVL23:
 400:Core/Src/system_stm32h7xx.c ****         break;
 482              		.loc 1 400 113 view .LVU156
 483 018e 76EEA77A 		vadd.f32	s15, s13, s15
 400:Core/Src/system_stm32h7xx.c ****         break;
 484              		.loc 1 400 140 view .LVU157
 485 0192 F7EE006A 		vmov.f32	s13, #1.0e+0
 486 0196 77EEA67A 		vadd.f32	s15, s15, s13
 400:Core/Src/system_stm32h7xx.c ****         break;
 487              		.loc 1 400 18 view .LVU158
 488 019a 27EE277A 		vmul.f32	s14, s14, s15
 489              	.LVL24:
 401:Core/Src/system_stm32h7xx.c **** 
 490              		.loc 1 401 9 is_stmt 1 view .LVU159
 491 019e D2E7     		b	.L18
 492              	.LVL25:
 493              	.L16:
 404:Core/Src/system_stm32h7xx.c ****         break;
 494              		.loc 1 404 11 view .LVU160
 404:Core/Src/system_stm32h7xx.c ****         break;
 495              		.loc 1 404 42 is_stmt 0 view .LVU161
 496 01a0 07EE102A 		vmov	s14, r2	@ int
 497 01a4 F8EE476A 		vcvt.f32.u32	s13, s14
 404:Core/Src/system_stm32h7xx.c ****         break;
 498              		.loc 1 404 40 view .LVU162
 499 01a8 9FED186A 		vldr.32	s12, .L22+32
 500 01ac 86EE267A 		vdiv.f32	s14, s12, s13
 404:Core/Src/system_stm32h7xx.c ****         break;
 501              		.loc 1 404 83 view .LVU163
 502 01b0 0E4B     		ldr	r3, .L22
ARM GAS  /tmp/ccAwiZgF.s 			page 19


 503 01b2 1B6B     		ldr	r3, [r3, #48]
 404:Core/Src/system_stm32h7xx.c ****         break;
 504              		.loc 1 404 69 view .LVU164
 505 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 404:Core/Src/system_stm32h7xx.c ****         break;
 506              		.loc 1 404 60 view .LVU165
 507 01b8 06EE903A 		vmov	s13, r3	@ int
 508 01bc F8EE666A 		vcvt.f32.u32	s13, s13
 404:Core/Src/system_stm32h7xx.c ****         break;
 509              		.loc 1 404 122 view .LVU166
 510 01c0 9FED106A 		vldr.32	s12, .L22+24
 511 01c4 67EE867A 		vmul.f32	s15, s15, s12
 512              	.LVL26:
 404:Core/Src/system_stm32h7xx.c ****         break;
 513              		.loc 1 404 113 view .LVU167
 514 01c8 76EEA77A 		vadd.f32	s15, s13, s15
 404:Core/Src/system_stm32h7xx.c ****         break;
 515              		.loc 1 404 140 view .LVU168
 516 01cc F7EE006A 		vmov.f32	s13, #1.0e+0
 517 01d0 77EEA67A 		vadd.f32	s15, s15, s13
 404:Core/Src/system_stm32h7xx.c ****         break;
 518              		.loc 1 404 18 view .LVU169
 519 01d4 27EE277A 		vmul.f32	s14, s14, s15
 520              	.LVL27:
 405:Core/Src/system_stm32h7xx.c **** 
 521              		.loc 1 405 9 is_stmt 1 view .LVU170
 522 01d8 B5E7     		b	.L18
 523              	.LVL28:
 524              	.L9:
 422:Core/Src/system_stm32h7xx.c ****     break;
 525              		.loc 1 422 5 view .LVU171
 422:Core/Src/system_stm32h7xx.c ****     break;
 526              		.loc 1 422 57 is_stmt 0 view .LVU172
 527 01da 044B     		ldr	r3, .L22
 528 01dc 1B68     		ldr	r3, [r3]
 422:Core/Src/system_stm32h7xx.c ****     break;
 529              		.loc 1 422 78 view .LVU173
 530 01de C3F3C103 		ubfx	r3, r3, #3, #2
 422:Core/Src/system_stm32h7xx.c ****     break;
 531              		.loc 1 422 25 view .LVU174
 532 01e2 044A     		ldr	r2, .L22+8
 533 01e4 DA40     		lsrs	r2, r2, r3
 534              	.LVL29:
 423:Core/Src/system_stm32h7xx.c ****   }
 535              		.loc 1 423 5 is_stmt 1 view .LVU175
 536 01e6 36E7     		b	.L12
 537              	.LVL30:
 538              	.L19:
 375:Core/Src/system_stm32h7xx.c ****     break;
 539              		.loc 1 375 25 is_stmt 0 view .LVU176
 540 01e8 094A     		ldr	r2, .L22+36
 541 01ea 34E7     		b	.L12
 542              	.L23:
 543              		.align	2
 544              	.L22:
 545 01ec 00440258 		.word	1476543488
 546 01f0 00093D00 		.word	4000000
ARM GAS  /tmp/ccAwiZgF.s 			page 20


 547 01f4 0090D003 		.word	64000000
 548 01f8 00000000 		.word	.LANCHOR0
 549 01fc 00000000 		.word	.LANCHOR1
 550 0200 00000000 		.word	.LANCHOR2
 551 0204 00000039 		.word	956301312
 552 0208 0024744A 		.word	1249125376
 553 020c 0024744B 		.word	1265902592
 554 0210 0024F400 		.word	16000000
 555              		.cfi_endproc
 556              	.LFE145:
 558              		.section	.text.ExitRun0Mode,"ax",%progbits
 559              		.align	1
 560              		.global	ExitRun0Mode
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 564              		.fpu fpv5-d16
 566              	ExitRun0Mode:
 567              	.LFB146:
 453:Core/Src/system_stm32h7xx.c **** 
 454:Core/Src/system_stm32h7xx.c **** /**
 455:Core/Src/system_stm32h7xx.c ****   * @brief  Exit Run* mode and Configure the system Power Supply
 456:Core/Src/system_stm32h7xx.c ****   *
 457:Core/Src/system_stm32h7xx.c ****   * @note   This function exits the Run* mode and configures the system power supply
 458:Core/Src/system_stm32h7xx.c ****   *         according to the definition to be used at compilation preprocessing level.
 459:Core/Src/system_stm32h7xx.c ****   *         The application shall set one of the following configuration option:
 460:Core/Src/system_stm32h7xx.c ****   *           - PWR_LDO_SUPPLY
 461:Core/Src/system_stm32h7xx.c ****   *           - PWR_DIRECT_SMPS_SUPPLY
 462:Core/Src/system_stm32h7xx.c ****   *           - PWR_EXTERNAL_SOURCE_SUPPLY
 463:Core/Src/system_stm32h7xx.c ****   *           - PWR_SMPS_1V8_SUPPLIES_LDO
 464:Core/Src/system_stm32h7xx.c ****   *           - PWR_SMPS_2V5_SUPPLIES_LDO
 465:Core/Src/system_stm32h7xx.c ****   *           - PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO
 466:Core/Src/system_stm32h7xx.c ****   *           - PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO
 467:Core/Src/system_stm32h7xx.c ****   *           - PWR_SMPS_1V8_SUPPLIES_EXT
 468:Core/Src/system_stm32h7xx.c ****   *           - PWR_SMPS_2V5_SUPPLIES_EXT
 469:Core/Src/system_stm32h7xx.c ****   *
 470:Core/Src/system_stm32h7xx.c ****   * @note   The function modifies the PWR->CR3 register to enable or disable specific
 471:Core/Src/system_stm32h7xx.c ****   *         power supply modes and waits until the voltage level flag is set, indicating
 472:Core/Src/system_stm32h7xx.c ****   *         that the power supply configuration is stable.
 473:Core/Src/system_stm32h7xx.c ****   *
 474:Core/Src/system_stm32h7xx.c ****   * @param  None
 475:Core/Src/system_stm32h7xx.c ****   * @retval None
 476:Core/Src/system_stm32h7xx.c ****   */
 477:Core/Src/system_stm32h7xx.c **** void ExitRun0Mode(void)
 478:Core/Src/system_stm32h7xx.c **** {
 568              		.loc 1 478 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572              		@ link register save eliminated.
 479:Core/Src/system_stm32h7xx.c **** #if defined(USE_PWR_LDO_SUPPLY)
 480:Core/Src/system_stm32h7xx.c ****   #if defined(SMPS)
 481:Core/Src/system_stm32h7xx.c ****     /* Exit Run* mode by disabling SMPS and enabling LDO */
 482:Core/Src/system_stm32h7xx.c ****     PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 483:Core/Src/system_stm32h7xx.c ****   #else
 484:Core/Src/system_stm32h7xx.c ****     /* Enable LDO mode */
 485:Core/Src/system_stm32h7xx.c ****     PWR->CR3 |= PWR_CR3_LDOEN;
ARM GAS  /tmp/ccAwiZgF.s 			page 21


 573              		.loc 1 485 5 view .LVU178
 574              		.loc 1 485 14 is_stmt 0 view .LVU179
 575 0000 054A     		ldr	r2, .L26
 576 0002 D368     		ldr	r3, [r2, #12]
 577 0004 43F00203 		orr	r3, r3, #2
 578 0008 D360     		str	r3, [r2, #12]
 486:Core/Src/system_stm32h7xx.c ****   #endif /* SMPS */
 487:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 488:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 579              		.loc 1 488 3 is_stmt 1 view .LVU180
 580              	.L25:
 489:Core/Src/system_stm32h7xx.c ****   {}
 581              		.loc 1 489 4 discriminator 1 view .LVU181
 488:Core/Src/system_stm32h7xx.c ****   {}
 582              		.loc 1 488 9 discriminator 1 view .LVU182
 488:Core/Src/system_stm32h7xx.c ****   {}
 583              		.loc 1 488 14 is_stmt 0 discriminator 1 view .LVU183
 584 000a 034B     		ldr	r3, .L26
 585 000c 5B68     		ldr	r3, [r3, #4]
 488:Core/Src/system_stm32h7xx.c ****   {}
 586              		.loc 1 488 9 discriminator 1 view .LVU184
 587 000e 13F4005F 		tst	r3, #8192
 588 0012 FAD0     		beq	.L25
 490:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_EXTERNAL_SOURCE_SUPPLY)
 491:Core/Src/system_stm32h7xx.c ****   #if defined(SMPS)
 492:Core/Src/system_stm32h7xx.c ****     /* Exit Run* mode */
 493:Core/Src/system_stm32h7xx.c ****     PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_SMPSEN | PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;
 494:Core/Src/system_stm32h7xx.c ****   #else
 495:Core/Src/system_stm32h7xx.c ****     PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;
 496:Core/Src/system_stm32h7xx.c ****   #endif /* SMPS */
 497:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 498:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 499:Core/Src/system_stm32h7xx.c ****   {}
 500:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
 501:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 502:Core/Src/system_stm32h7xx.c ****   PWR->CR3 &= ~(PWR_CR3_LDOEN);
 503:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 504:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 505:Core/Src/system_stm32h7xx.c ****   {}
 506:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_LDO) && defined(SMPS)
 507:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 508:Core/Src/system_stm32h7xx.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 509:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 510:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 511:Core/Src/system_stm32h7xx.c ****   {}
 512:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_LDO) && defined(SMPS)
 513:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 514:Core/Src/system_stm32h7xx.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 515:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 516:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 517:Core/Src/system_stm32h7xx.c ****   {}
 518:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
 519:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 520:Core/Src/system_stm32h7xx.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 521:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 522:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 523:Core/Src/system_stm32h7xx.c ****   {}
ARM GAS  /tmp/ccAwiZgF.s 			page 22


 524:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
 525:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 526:Core/Src/system_stm32h7xx.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 527:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 528:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 529:Core/Src/system_stm32h7xx.c ****   {}
 530:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT) && defined(SMPS)
 531:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 532:Core/Src/system_stm32h7xx.c ****   PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPS
 533:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 534:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 535:Core/Src/system_stm32h7xx.c ****   {}
 536:Core/Src/system_stm32h7xx.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT) && defined(SMPS)
 537:Core/Src/system_stm32h7xx.c ****   /* Exit Run* mode */
 538:Core/Src/system_stm32h7xx.c ****   PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPS
 539:Core/Src/system_stm32h7xx.c ****   /* Wait till voltage level flag is set */
 540:Core/Src/system_stm32h7xx.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 541:Core/Src/system_stm32h7xx.c ****   {}
 542:Core/Src/system_stm32h7xx.c **** #else
 543:Core/Src/system_stm32h7xx.c ****   /* No system power supply configuration is selected at exit Run* mode */
 544:Core/Src/system_stm32h7xx.c **** #endif /* USE_PWR_LDO_SUPPLY */
 545:Core/Src/system_stm32h7xx.c **** }
 589              		.loc 1 545 1 view .LVU185
 590 0014 7047     		bx	lr
 591              	.L27:
 592 0016 00BF     		.align	2
 593              	.L26:
 594 0018 00480258 		.word	1476544512
 595              		.cfi_endproc
 596              	.LFE146:
 598              		.global	D1CorePrescTable
 599              		.global	SystemD2Clock
 600              		.global	SystemCoreClock
 601              		.section	.data.SystemCoreClock,"aw"
 602              		.align	2
 603              		.set	.LANCHOR2,. + 0
 606              	SystemCoreClock:
 607 0000 0090D003 		.word	64000000
 608              		.section	.data.SystemD2Clock,"aw"
 609              		.align	2
 610              		.set	.LANCHOR1,. + 0
 613              	SystemD2Clock:
 614 0000 0090D003 		.word	64000000
 615              		.section	.rodata.D1CorePrescTable,"a"
 616              		.align	2
 617              		.set	.LANCHOR0,. + 0
 620              	D1CorePrescTable:
 621 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 621      01020304 
 621      01020304 
 621      06
 622 000d 070809   		.ascii	"\007\010\011"
 623              		.text
 624              	.Letext0:
 625              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 626              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 627              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
ARM GAS  /tmp/ccAwiZgF.s 			page 23


 628              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 629              		.file 6 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccAwiZgF.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32h7xx.c
     /tmp/ccAwiZgF.s:17     .text.SystemInit:0000000000000000 $t
     /tmp/ccAwiZgF.s:25     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccAwiZgF.s:178    .text.SystemInit:00000000000000cc $d
     /tmp/ccAwiZgF.s:193    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccAwiZgF.s:200    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccAwiZgF.s:225    .text.SystemCoreClockUpdate:0000000000000014 $d
     /tmp/ccAwiZgF.s:250    .text.SystemCoreClockUpdate:0000000000000046 $t
     /tmp/ccAwiZgF.s:545    .text.SystemCoreClockUpdate:00000000000001ec $d
     /tmp/ccAwiZgF.s:559    .text.ExitRun0Mode:0000000000000000 $t
     /tmp/ccAwiZgF.s:566    .text.ExitRun0Mode:0000000000000000 ExitRun0Mode
     /tmp/ccAwiZgF.s:594    .text.ExitRun0Mode:0000000000000018 $d
     /tmp/ccAwiZgF.s:620    .rodata.D1CorePrescTable:0000000000000000 D1CorePrescTable
     /tmp/ccAwiZgF.s:613    .data.SystemD2Clock:0000000000000000 SystemD2Clock
     /tmp/ccAwiZgF.s:606    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccAwiZgF.s:602    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccAwiZgF.s:609    .data.SystemD2Clock:0000000000000000 $d
     /tmp/ccAwiZgF.s:616    .rodata.D1CorePrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
