`define MODULE_NAME SDRAM_controller_top_SIP
`define SDRAM_DATA_WIDTH 16
`define SDRAM_BANK_WIDTH 1
`define SDRAM_ADDR_ROW_WIDTH 13
`define SDRAM_ADDR_COLUMN_WIDTH 8
`define SDRAM_REFRESH_PERIOD 64000000
`define SDRAM_REFRESH_FREQ 8196
`define SDRAM_CLK_PERIOD 10
`define SDRAM_CL 2
`define SDRAM_tRP 4
`define SDRAM_tRFC 8
`define SDRAM_tMRD 4
`define SDRAM_tRCD 4
`define SDRAM_tWR 4
