

================================================================
== Synthesis Summary Report of 'Filter_vertical_HW'
================================================================
+ General Information: 
    * Date:           Wed Oct 25 22:28:20 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        ese532_hw7
    * Solution:       P2 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |        Modules       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |        & Loops       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ Filter_vertical_HW  |  Timing|   0.00|   233209|  1.555e+06|         -|   233210|     -|        no|  2 (~0%)|  2 (~0%)|  1742 (1%)|  2135 (3%)|    -|
    | o VITIS_LOOP_100_2   |       -|  -4.87|   233208|  1.555e+06|       492|        -|   474|        no|        -|        -|          -|          -|    -|
    |  o VITIS_LOOP_101_3  |       -|  -4.87|       81|    540.027|        76|        1|     6|       yes|        -|        -|          -|          -|    -|
    |  o VITIS_LOOP_102_4  |       -|  -4.87|      406|  2.707e+03|       144|        1|   264|       yes|        -|        -|          -|          -|    -|
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+

