// Seed: 4089456026
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    output tri id_5,
    input tri0 id_6
);
  assign id_5 = 1;
  assign id_5 = id_1;
  assign module_1.id_2 = 0;
  supply1 id_8 = -1 ? -1 + id_1 : -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd63
) (
    output tri0 id_0,
    output wand id_1,
    output supply0 id_2
    , id_8,
    input tri1 id_3,
    input tri0 id_4,
    input wor _id_5,
    output tri id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_0,
      id_3,
      id_1,
      id_3
  );
  wire [id_5 : -1] id_10;
  wire id_11, id_12;
  assign id_2 = 1;
endmodule
