Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 10:43:28 2020
| Host         : LAPTOP-EGPC0TEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file virtual_oscilloscope_timing_summary_routed.rpt -pb virtual_oscilloscope_timing_summary_routed.pb -rpx virtual_oscilloscope_timing_summary_routed.rpx -warn_on_violation
| Design       : virtual_oscilloscope
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[0] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[1] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[2] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[3] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[4] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[5] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[6] (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: ADC_Data[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: key_mode (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Driver_ADC0/Clk_Division_ADC/Clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_generator/FSM_onehot_State_Current_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_generator/FSM_onehot_State_Current_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 383 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.984     -225.690                     97                  508        0.033        0.000                      0                  508        0.539        0.000                       0                   348  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 6.736}        13.472          74.227          
    CLKFBIN               {0.000 6.736}        13.472          74.227          
    PixelClkIO            {0.000 6.736}        13.472          74.227          
    SerialClkIO           {0.000 1.347}        2.694           371.134         
    rgb2dvi/U0/SerialClk  {0.000 1.347}        2.694           371.134         
  clk_out2_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.640        0.000                      0                  271        0.122        0.000                      0                  271        3.736        0.000                       0                   241  
    CLKFBIN                                                                                                                                                            12.223        0.000                       0                     2  
    PixelClkIO                                                                                                                                                         11.317        0.000                       0                    10  
    SerialClkIO                                                                                                                                                         0.539        0.000                       0                    10  
  clk_out2_clk_wiz_0        5.848        0.000                      0                  104        0.252        0.000                      0                  104        4.500        0.000                       0                    81  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -3.197     -197.126                     89                   89        0.087        0.000                      0                   89  
clk_out1_clk_wiz_0  PixelClkIO                8.658        0.000                      0                   38        0.033        0.000                      0                   38  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -3.984      -28.565                      8                    8        0.115        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.786        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.191ns (25.670%)  route 3.449ns (74.330%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 12.131 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.678    -0.741    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.322 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=6, routed)           0.810     0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X36Y25         LUT5 (Prop_lut5_I4_O)        0.322     0.811 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.816     1.626    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I0_O)        0.326     1.952 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           1.136     3.089    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.213 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.686     3.899    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X36Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.568    12.131    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.570    12.701    
                         clock uncertainty           -0.081    12.620    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)       -0.081    12.539    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.055ns (24.184%)  route 3.307ns (75.816%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 12.055 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.681    -0.738    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           1.177     0.895    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.154     1.049 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.830     1.879    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.327     2.206 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           0.593     2.798    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X33Y27         LUT4 (Prop_lut4_I0_O)        0.118     2.916 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.708     3.625    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X31Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.492    12.055    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.570    12.625    
                         clock uncertainty           -0.081    12.544    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.269    12.275    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.828ns (18.576%)  route 3.629ns (81.424%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12.135 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          1.531     1.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=3, routed)           0.594     1.970    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124     2.094 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3/O
                         net (fo=9, routed)           1.505     3.599    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.723 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.723    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.572    12.135    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.570    12.705    
                         clock uncertainty           -0.081    12.624    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.031    12.655    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.828ns (18.587%)  route 3.627ns (81.413%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12.135 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          1.531     1.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=3, routed)           0.594     1.970    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124     2.094 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3/O
                         net (fo=9, routed)           1.502     3.596    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.720 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000     3.720    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.572    12.135    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.570    12.705    
                         clock uncertainty           -0.081    12.624    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.029    12.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 12.134 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          1.531     1.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=3, routed)           0.594     1.970    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124     2.094 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3/O
                         net (fo=9, routed)           1.557     3.651    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3_n_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.775 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000     3.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.571    12.134    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.584    12.718    
                         clock uncertainty           -0.081    12.637    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.079    12.716    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.061ns (24.204%)  route 3.323ns (75.796%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.130 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.681    -0.738    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           1.177     0.895    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.154     1.049 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.828     1.877    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X33Y25         LUT4 (Prop_lut4_I1_O)        0.327     2.204 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_3/O
                         net (fo=6, routed)           1.318     3.522    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_3_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.124     3.646 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     3.646    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_1[1]
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.567    12.130    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                         clock pessimism              0.570    12.700    
                         clock uncertainty           -0.081    12.619    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)        0.031    12.650    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.052ns  (required time - arrival time)
  Source:                 Driver_HDMI0/VSync_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_HDMI0/Set_Y_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.349ns (34.491%)  route 2.562ns (65.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 12.131 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.680    -0.739    Driver_HDMI0/clk_out1
    SLICE_X34Y23         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Driver_HDMI0/VSync_Cnt_reg[3]/Q
                         net (fo=7, routed)           1.151     0.930    Driver_HDMI0/VSync_Cnt_reg[3]
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.054 r  Driver_HDMI0/Set_Y0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.054    Driver_HDMI0/Set_Y0_carry_i_4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.604 r  Driver_HDMI0/Set_Y0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.604    Driver_HDMI0/Set_Y0_carry_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.761 r  Driver_HDMI0/Set_Y0_carry__0/CO[1]
                         net (fo=12, routed)          1.411     3.172    Driver_HDMI0/Set_Y0_carry__0_n_2
    SLICE_X35Y20         FDRE                                         r  Driver_HDMI0/Set_Y_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.568    12.131    Driver_HDMI0/clk_out1
    SLICE_X35Y20         FDRE                                         r  Driver_HDMI0/Set_Y_reg[11]/C
                         clock pessimism              0.584    12.715    
                         clock uncertainty           -0.081    12.634    
    SLICE_X35Y20         FDRE (Setup_fdre_C_CE)      -0.410    12.224    Driver_HDMI0/Set_Y_reg[11]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  9.052    

Slack (MET) :             9.081ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.828ns (19.235%)  route 3.477ns (80.765%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.133 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.684    -0.735    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          1.531     1.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.124     1.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=3, routed)           0.594     1.970    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124     2.094 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3/O
                         net (fo=9, routed)           1.352     3.446    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_3_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.124     3.570 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000     3.570    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X36Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.570    12.133    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.570    12.703    
                         clock uncertainty           -0.081    12.622    
    SLICE_X36Y31         FDSE (Setup_fdse_C_D)        0.029    12.651    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  9.081    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 Driver_HDMI0/VSync_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_HDMI0/VSync_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 2.289ns (52.350%)  route 2.084ns (47.650%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 12.125 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.680    -0.739    Driver_HDMI0/clk_out1
    SLICE_X34Y23         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Driver_HDMI0/VSync_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.840     0.619    Driver_HDMI0/VSync_Cnt_reg[3]
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.743 r  Driver_HDMI0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.743    Driver_HDMI0/i__carry_i_3_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.293 f  Driver_HDMI0/VSync_Cnt1_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.234     2.528    Driver_HDMI0/VSync_Cnt10_out
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.652 r  Driver_HDMI0/VSync_Cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     2.652    Driver_HDMI0/VSync_Cnt[0]_i_5_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.185 r  Driver_HDMI0/VSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.185    Driver_HDMI0/VSync_Cnt_reg[0]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.302 r  Driver_HDMI0/VSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.311    Driver_HDMI0/VSync_Cnt_reg[4]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.634 r  Driver_HDMI0/VSync_Cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.634    Driver_HDMI0/VSync_Cnt_reg[8]_i_1_n_6
    SLICE_X34Y25         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.562    12.125    Driver_HDMI0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[9]/C
                         clock pessimism              0.570    12.695    
                         clock uncertainty           -0.081    12.614    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.109    12.723    Driver_HDMI0/VSync_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  9.089    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 Driver_HDMI0/VSync_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_HDMI0/VSync_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 2.281ns (52.262%)  route 2.084ns (47.738%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 12.125 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.680    -0.739    Driver_HDMI0/clk_out1
    SLICE_X34Y23         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Driver_HDMI0/VSync_Cnt_reg[3]/Q
                         net (fo=7, routed)           0.840     0.619    Driver_HDMI0/VSync_Cnt_reg[3]
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.743 r  Driver_HDMI0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.743    Driver_HDMI0/i__carry_i_3_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.293 f  Driver_HDMI0/VSync_Cnt1_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.234     2.528    Driver_HDMI0/VSync_Cnt10_out
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.652 r  Driver_HDMI0/VSync_Cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     2.652    Driver_HDMI0/VSync_Cnt[0]_i_5_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.185 r  Driver_HDMI0/VSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.185    Driver_HDMI0/VSync_Cnt_reg[0]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.302 r  Driver_HDMI0/VSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.311    Driver_HDMI0/VSync_Cnt_reg[4]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.626 r  Driver_HDMI0/VSync_Cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.626    Driver_HDMI0/VSync_Cnt_reg[8]_i_1_n_4
    SLICE_X34Y25         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.562    12.125    Driver_HDMI0/clk_out1
    SLICE_X34Y25         FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[11]/C
                         clock pessimism              0.570    12.695    
                         clock uncertainty           -0.081    12.614    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.109    12.723    Driver_HDMI0/VSync_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  9.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.480    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.839    -0.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.481    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.048    -0.261 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.131    -0.397    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.589    -0.537    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.373 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.317    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.859    -0.770    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.537    
    SLICE_X38Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.477    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.028%)  route 0.143ns (42.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.257    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.049    -0.208 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0_n_0
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X38Y30         FDSE (Hold_fdse_C_D)         0.131    -0.397    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_HSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.581    -0.545    Driver_HDMI0/clk_out1
    SLICE_X33Y23         FDRE                                         r  Driver_HDMI0/RGB_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Driver_HDMI0/RGB_HSync_reg/Q
                         net (fo=2, routed)           0.134    -0.271    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X32Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.249    -0.532    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070    -0.462    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.300%)  route 0.163ns (46.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.163    -0.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X34Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.852    -0.777    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.249    -0.528    
    SLICE_X34Y29         FDSE (Hold_fdse_C_D)         0.121    -0.407    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.902%)  route 0.121ns (46.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583    -0.543    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y22         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.282    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X32Y22         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.850    -0.779    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y22         FDRE                                         r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.543    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.047    -0.496    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.736 }
Period(ns):         13.472
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB18_X0Y4      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y4      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y8      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y5      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y6      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y1      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y3      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y0      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y7      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.472      10.896     RAMB36_X0Y9      Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.472      39.161     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.472      199.888    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.736       3.736      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.736       3.736      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X35Y21     Driver_HDMI0/Set_X_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X34Y21     Driver_HDMI0/Set_X_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X33Y21     Driver_HDMI0/Set_X_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X34Y21     Driver_HDMI0/Set_X_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X35Y21     Driver_HDMI0/Set_X_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X37Y29     rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X38Y30     rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.736       6.236      SLICE_X38Y29     rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.736       3.736      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.736       3.736      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X34Y20     Driver_HDMI0/Set_X_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X35Y21     Driver_HDMI0/Set_X_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X34Y21     Driver_HDMI0/Set_X_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X33Y21     Driver_HDMI0/Set_X_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X33Y20     Driver_HDMI0/Set_X_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X34Y21     Driver_HDMI0/Set_X_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X33Y22     Driver_HDMI0/Set_X_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.736       6.236      SLICE_X34Y22     Driver_HDMI0/Set_X_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.736 }
Period(ns):         13.472
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.472      12.223     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.472      12.223     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.472      39.161     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.472      146.528    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.736 }
Period(ns):         13.472
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.472      11.317     BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.472      11.805     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.472      12.223     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.472      146.528    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.539      BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.420ns (42.587%)  route 1.914ns (57.413%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.531    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.492     8.583    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[0]/C
                         clock pessimism              0.586     9.169    
                         clock uncertainty           -0.077     9.092    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.713     8.379    Driver_ADC0/Clk_Division_ADC/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.420ns (42.587%)  route 1.914ns (57.413%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.531    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.492     8.583    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[1]/C
                         clock pessimism              0.586     9.169    
                         clock uncertainty           -0.077     9.092    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.713     8.379    Driver_ADC0/Clk_Division_ADC/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.420ns (42.587%)  route 1.914ns (57.413%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.531    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.492     8.583    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[2]/C
                         clock pessimism              0.586     9.169    
                         clock uncertainty           -0.077     9.092    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.713     8.379    Driver_ADC0/Clk_Division_ADC/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.420ns (42.587%)  route 1.914ns (57.413%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.531    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.492     8.583    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y29         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[3]/C
                         clock pessimism              0.586     9.169    
                         clock uncertainty           -0.077     9.092    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.713     8.379    Driver_ADC0/Clk_Division_ADC/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.420ns (42.633%)  route 1.911ns (57.367%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.837     2.527    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.498     8.589    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]/C
                         clock pessimism              0.586     9.175    
                         clock uncertainty           -0.077     9.098    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.713     8.385    Driver_ADC0/Clk_Division_ADC/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.420ns (42.633%)  route 1.911ns (57.367%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.837     2.527    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.498     8.589    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[29]/C
                         clock pessimism              0.586     9.175    
                         clock uncertainty           -0.077     9.098    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.713     8.385    Driver_ADC0/Clk_Division_ADC/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.420ns (42.633%)  route 1.911ns (57.367%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.837     2.527    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.498     8.589    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.586     9.175    
                         clock uncertainty           -0.077     9.098    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.713     8.385    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.420ns (42.633%)  route 1.911ns (57.367%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.837     2.527    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.498     8.589    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[31]/C
                         clock pessimism              0.586     9.175    
                         clock uncertainty           -0.077     9.098    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.713     8.385    Driver_ADC0/Clk_Division_ADC/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.420ns (43.956%)  route 1.810ns (56.044%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.737     2.427    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.497     8.588    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]/C
                         clock pessimism              0.586     9.174    
                         clock uncertainty           -0.077     9.097    
    SLICE_X28Y34         FDRE (Setup_fdre_C_R)       -0.713     8.384    Driver_ADC0/Clk_Division_ADC/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.420ns (43.956%)  route 1.810ns (56.044%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.615    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.286 f  Driver_ADC0/Clk_Division_ADC/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     0.788    Driver_ADC0/Clk_Division_ADC/Count_reg[15]
    SLICE_X29Y32         LUT3 (Prop_lut3_I2_O)        0.124     0.912 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.912    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_i_3_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.462 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    Driver_ADC0/Clk_Division_ADC/Count0_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.690 r  Driver_ADC0/Clk_Division_ADC/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.737     2.427    Driver_ADC0/Clk_Division_ADC/Count0
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.497     8.588    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[21]/C
                         clock pessimism              0.586     9.174    
                         clock uncertainty           -0.077     9.097    
    SLICE_X28Y34         FDRE (Setup_fdre_C_R)       -0.713     8.384    Driver_ADC0/Clk_Division_ADC/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Driver_ADC0/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.553    -0.573    Driver_ADC0/clk_out2
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Driver_ADC0/enb_reg/Q
                         net (fo=1, routed)           0.158    -0.274    Driver_ADC0/enb_reg_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.000    -0.229    Driver_ADC0/enb_i_1_n_0
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.819    -0.810    Driver_ADC0/clk_out2
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/C
                         clock pessimism              0.237    -0.573    
    SLICE_X25Y26         FDRE (Hold_fdre_C_D)         0.092    -0.481    Driver_ADC0/enb_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.559    -0.567    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y31         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.278    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.168 r  Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.168    Driver_ADC0/Clk_Division_ADC/Count_reg[8]_i_1_n_5
    SLICE_X28Y31         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.826    -0.803    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y31         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.134    -0.433    Driver_ADC0/Clk_Division_ADC/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.560    -0.566    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.277    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    Driver_ADC0/Clk_Division_ADC/Count_reg[12]_i_1_n_5
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.827    -0.802    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y32         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.134    -0.432    Driver_ADC0/Clk_Division_ADC/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.561    -0.565    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.275    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    Driver_ADC0/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X28Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.828    -0.801    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y33         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.134    -0.431    Driver_ADC0/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.558    -0.568    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y30         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.278    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.168 r  Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.168    Driver_ADC0/Clk_Division_ADC/Count_reg[4]_i_1_n_5
    SLICE_X28Y30         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.825    -0.804    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y30         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[6]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.134    -0.434    Driver_ADC0/Clk_Division_ADC/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.562    -0.564    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.274    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    Driver_ADC0/Clk_Division_ADC/Count_reg[20]_i_1_n_5
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.829    -0.800    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y34         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[22]/C
                         clock pessimism              0.236    -0.564    
    SLICE_X28Y34         FDRE (Hold_fdre_C_D)         0.134    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.562    -0.564    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.274    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    Driver_ADC0/Clk_Division_ADC/Count_reg[24]_i_1_n_5
    SLICE_X28Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.830    -0.799    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y35         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[26]/C
                         clock pessimism              0.235    -0.564    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.134    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.562    -0.564    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.274    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    Driver_ADC0/Clk_Division_ADC/Count_reg[28]_i_1_n_5
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.830    -0.799    Driver_ADC0/Clk_Division_ADC/clk_out2
    SLICE_X28Y36         FDRE                                         r  Driver_ADC0/Clk_Division_ADC/Count_reg[30]/C
                         clock pessimism              0.235    -0.564    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.134    -0.430    Driver_ADC0/Clk_Division_ADC/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.591    -0.535    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X34Y10         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.222    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]
    SLICE_X34Y10         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[8]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.113 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[8]_i_1_n_4
    SLICE_X34Y10         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.861    -0.768    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X34Y10         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.134    -0.401    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.591    -0.535    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X34Y11         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.222    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt[12]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.113 r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[12]_i_1_n_4
    SLICE_X34Y11         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.861    -0.768    Driver_ADC0/Freq_Cal0/clk_out2
    SLICE_X34Y11         FDRE                                         r  Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.134    -0.401    Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y8      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y15     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y15     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y8      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y8      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y8      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y9      Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y29     Driver_ADC0/Clk_Division_ADC/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Driver_ADC0/Clk_Division_ADC/Count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     Driver_ADC0/Freq_Cal0/Measure_Delta_Cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y34     Driver_ADC0/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y31     Driver_ADC0/Clk_Division_ADC/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y31     Driver_ADC0/Clk_Division_ADC/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y32     Driver_ADC0/Clk_Division_ADC/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y32     Driver_ADC0/Clk_Division_ADC/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y32     Driver_ADC0/Clk_Division_ADC/Count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y32     Driver_ADC0/Clk_Division_ADC/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     Driver_ADC0/Clk_Division_ADC/Count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack       -3.197ns,  Total Violation     -197.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.197ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.547ns  (logic 0.580ns (22.773%)  route 1.967ns (77.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 658.772 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 659.184 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.603   659.184    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456   659.640 r  Driver_ADC0/enb_reg_replica_1/Q
                         net (fo=19, routed)          1.332   660.972    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_reg_n_0_repN_1_alias
    SLICE_X31Y6          LUT5 (Prop_lut5_I1_O)        0.124   661.096 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.635   661.731    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.543   658.772    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.178    
                         clock uncertainty           -0.201   658.977    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.534    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.534    
                         arrival time                        -661.731    
  -------------------------------------------------------------------
                         slack                                 -3.197    

Slack (VIOLATED) :        -3.076ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.424ns  (logic 0.580ns (23.927%)  route 1.844ns (76.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 658.770 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 659.184 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.603   659.184    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456   659.640 r  Driver_ADC0/enb_reg_replica_1/Q
                         net (fo=19, routed)          1.214   660.854    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_reg_n_0_repN_1_alias
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.124   660.978 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__1/i_/O
                         net (fo=1, routed)           0.630   661.608    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.541   658.770    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406   659.176    
                         clock uncertainty           -0.201   658.975    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.532    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        658.532    
                         arrival time                        -661.608    
  -------------------------------------------------------------------
                         slack                                 -3.076    

Slack (VIOLATED) :        -3.037ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.363%)  route 1.801ns (75.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 658.766 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 659.184 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.603   659.184    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456   659.640 r  Driver_ADC0/enb_reg_replica_1/Q
                         net (fo=19, routed)          1.171   660.811    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_reg_n_0_repN_1_alias
    SLICE_X30Y17         LUT5 (Prop_lut5_I1_O)        0.124   660.935 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.629   661.565    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.537   658.766    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.172    
                         clock uncertainty           -0.201   658.971    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.528    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.528    
                         arrival time                        -661.565    
  -------------------------------------------------------------------
                         slack                                 -3.037    

Slack (VIOLATED) :        -3.034ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.376ns  (logic 0.580ns (24.416%)  route 1.796ns (75.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 658.767 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 659.187 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.606   659.187    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456   659.643 r  Driver_ADC0/enb_reg_replica/Q
                         net (fo=7, routed)           1.122   660.765    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_reg_n_0_repN_alias
    SLICE_X31Y37         LUT5 (Prop_lut5_I2_O)        0.124   660.889 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.673   661.563    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.538   658.767    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.173    
                         clock uncertainty           -0.201   658.972    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.529    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.529    
                         arrival time                        -661.563    
  -------------------------------------------------------------------
                         slack                                 -3.034    

Slack (VIOLATED) :        -3.005ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.341ns  (logic 0.580ns (24.778%)  route 1.761ns (75.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 658.761 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 659.187 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.606   659.187    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456   659.643 r  Driver_ADC0/enb_reg_replica/Q
                         net (fo=7, routed)           1.137   660.780    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_reg_n_0_repN_alias
    SLICE_X30Y32         LUT5 (Prop_lut5_I0_O)        0.124   660.904 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.624   661.528    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.532   658.761    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.167    
                         clock uncertainty           -0.201   658.966    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.523    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.523    
                         arrival time                        -661.528    
  -------------------------------------------------------------------
                         slack                                 -3.005    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.114%)  route 1.730ns (74.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 658.761 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 659.184 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.603   659.184    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456   659.640 r  Driver_ADC0/enb_reg_replica_1/Q
                         net (fo=19, routed)          1.090   660.731    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_reg_n_0_repN_1_alias
    SLICE_X30Y23         LUT5 (Prop_lut5_I0_O)        0.124   660.855 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.639   661.494    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.532   658.761    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.167    
                         clock uncertainty           -0.201   658.966    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.523    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.523    
                         arrival time                        -661.494    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.964ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.315ns  (logic 0.580ns (25.058%)  route 1.735ns (74.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 658.773 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 659.184 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.603   659.184    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456   659.640 r  Driver_ADC0/enb_reg_replica_1/Q
                         net (fo=19, routed)          1.101   660.741    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_reg_n_0_repN_1_alias
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124   660.865 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.634   661.499    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.544   658.773    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.179    
                         clock uncertainty           -0.201   658.978    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.535    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.535    
                         arrival time                        -661.499    
  -------------------------------------------------------------------
                         slack                                 -2.964    

Slack (VIOLATED) :        -2.940ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.284ns  (logic 0.580ns (25.391%)  route 1.704ns (74.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 658.770 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 659.187 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.606   659.187    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456   659.643 r  Driver_ADC0/enb_reg_replica/Q
                         net (fo=7, routed)           1.058   660.702    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_reg_n_0_repN_alias
    SLICE_X30Y41         LUT5 (Prop_lut5_I0_O)        0.124   660.826 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.646   661.471    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.541   658.770    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.176    
                         clock uncertainty           -0.201   658.975    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.532    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.532    
                         arrival time                        -661.471    
  -------------------------------------------------------------------
                         slack                                 -2.940    

Slack (VIOLATED) :        -2.855ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.515%)  route 1.607ns (73.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 658.755 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 659.184 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.603   659.184    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456   659.640 r  Driver_ADC0/enb_reg_replica_1/Q
                         net (fo=19, routed)          0.983   660.623    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_reg_n_0_repN_1_alias
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.124   660.747 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.624   661.372    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.526   658.755    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.161    
                         clock uncertainty           -0.201   658.960    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.517    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.517    
                         arrival time                        -661.372    
  -------------------------------------------------------------------
                         slack                                 -2.855    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 Driver_ADC0/enb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out1_clk_wiz_0 rise@660.139ns - clk_out2_clk_wiz_0 rise@660.000ns)
  Data Path Delay:        2.049ns  (logic 0.580ns (28.304%)  route 1.469ns (71.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 658.772 - 660.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 659.187 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    660.000   660.000 r  
    H4                                                0.000   660.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   661.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   662.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864   655.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684   657.485    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   657.581 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.606   659.187    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456   659.643 r  Driver_ADC0/enb_reg_replica/Q
                         net (fo=7, routed)           1.128   660.771    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_reg_n_0_repN_alias
    SLICE_X31Y47         LUT5 (Prop_lut5_I2_O)        0.124   660.895 r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.341   661.236    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.139   660.139 r  
    H4                                                0.000   660.139 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   660.139    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   661.500 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   662.662    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128   655.533 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605   657.138    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   657.229 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.543   658.772    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406   659.178    
                         clock uncertainty           -0.201   658.977    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   658.534    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        658.534    
                         arrival time                        -661.236    
  -------------------------------------------------------------------
                         slack                                 -2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_wangge/rgbout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.330%)  route 0.520ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.583    -0.543    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_wangge/rgbout_reg[15]/Q
                         net (fo=18, routed)          0.520     0.118    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.232    
                         clock uncertainty            0.201    -0.030    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.061     0.031    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_wangge/rgbout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.516%)  route 0.514ns (78.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.583    -0.543    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_wangge/rgbout_reg[15]/Q
                         net (fo=18, routed)          0.514     0.112    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X38Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.549    -0.232    
                         clock uncertainty            0.201    -0.030    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.052     0.022    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Driver_ADC0/enb_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.148ns (21.831%)  route 0.530ns (78.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.553    -0.573    Driver_ADC0/clk_out2
    SLICE_X24Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  Driver_ADC0/enb_reg_replica_2/Q
                         net (fo=3, routed)           0.530     0.105    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_reg_n_0_repN_2_alias
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.875    -0.754    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.549    -0.204    
                         clock uncertainty            0.201    -0.003    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_REGCEB)
                                                      0.016     0.013    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_wangge/rgbout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.007%)  route 0.530ns (78.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.583    -0.543    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_wangge/rgbout_reg[15]/Q
                         net (fo=18, routed)          0.530     0.128    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848    -0.781    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.549    -0.232    
                         clock uncertainty            0.201    -0.030    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.066     0.036    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Driver_ADC0/enb_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.128ns (18.601%)  route 0.560ns (81.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.553    -0.573    Driver_ADC0/clk_out2
    SLICE_X27Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  Driver_ADC0/enb_reg_replica_3/Q
                         net (fo=1, routed)           0.560     0.115    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_reg_n_0_repN_3_alias
    RAMB36_X0Y9          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.877    -0.752    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.549    -0.202    
                         clock uncertainty            0.201    -0.001    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.016     0.015    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Driver_ADC0/enb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.281%)  route 0.590ns (80.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.555    -0.571    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Driver_ADC0/enb_reg_replica/Q
                         net (fo=7, routed)           0.590     0.160    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_reg_n_0_repN_alias
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.868    -0.761    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.549    -0.211    
                         clock uncertainty            0.201    -0.010    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.059    Driver_ADC0/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.123%)  route 0.441ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.552    -0.574    Driver_ADC0/clk_out2
    SLICE_X24Y25         FDCE                                         r  Driver_ADC0/cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_flag_reg/Q
                         net (fo=33, routed)          0.441     0.030    Driver_ADC0/cnt_flag
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.818    -0.811    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[16]/C
                         clock pessimism              0.549    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X26Y25         FDCE (Hold_fdce_C_CE)       -0.016    -0.076    Driver_ADC0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.123%)  route 0.441ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.552    -0.574    Driver_ADC0/clk_out2
    SLICE_X24Y25         FDCE                                         r  Driver_ADC0/cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_flag_reg/Q
                         net (fo=33, routed)          0.441     0.030    Driver_ADC0/cnt_flag
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.818    -0.811    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/C
                         clock pessimism              0.549    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X26Y25         FDCE (Hold_fdce_C_CE)       -0.016    -0.076    Driver_ADC0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.123%)  route 0.441ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.552    -0.574    Driver_ADC0/clk_out2
    SLICE_X24Y25         FDCE                                         r  Driver_ADC0/cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_flag_reg/Q
                         net (fo=33, routed)          0.441     0.030    Driver_ADC0/cnt_flag
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.818    -0.811    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[18]/C
                         clock pessimism              0.549    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X26Y25         FDCE (Hold_fdce_C_CE)       -0.016    -0.076    Driver_ADC0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/cnt_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.123%)  route 0.441ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.552    -0.574    Driver_ADC0/clk_out2
    SLICE_X24Y25         FDCE                                         r  Driver_ADC0/cnt_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_flag_reg/Q
                         net (fo=33, routed)          0.441     0.030    Driver_ADC0/cnt_flag
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.818    -0.811    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[19]/C
                         clock pessimism              0.549    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X26Y25         FDCE (Hold_fdce_C_CE)       -0.016    -0.076    Driver_ADC0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        8.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.478ns (7.257%)  route 6.109ns (92.743%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 15.273 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.109     5.864    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    15.763    
                         clock uncertainty           -0.221    15.542    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.522    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.478ns (7.416%)  route 5.968ns (92.584%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 15.273 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.968     5.723    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    15.763    
                         clock uncertainty           -0.221    15.542    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.522    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.478ns (7.593%)  route 5.817ns (92.407%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 15.275 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.817     5.572    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    15.275    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    15.765    
                         clock uncertainty           -0.221    15.544    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.524    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.478ns (7.780%)  route 5.666ns (92.220%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 15.275 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.666     5.421    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    15.275    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    15.765    
                         clock uncertainty           -0.221    15.544    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.524    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.478ns (7.923%)  route 5.555ns (92.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 15.276 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.555     5.311    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    15.276    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    15.766    
                         clock uncertainty           -0.221    15.545    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.525    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.254ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 0.478ns (7.975%)  route 5.515ns (92.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 15.276 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.515     5.271    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    15.276    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    15.766    
                         clock uncertainty           -0.221    15.545    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.525    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  9.254    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.478ns (8.156%)  route 5.382ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 15.280 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.382     5.138    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.280    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    15.770    
                         clock uncertainty           -0.221    15.549    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.529    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.478ns (8.211%)  route 5.343ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 15.280 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.343     5.098    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.280    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490    15.770    
                         clock uncertainty           -0.221    15.549    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    14.529    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.456ns (8.650%)  route 4.815ns (91.350%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 15.280 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.692    -0.727    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.815     4.545    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.280    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    15.770    
                         clock uncertainty           -0.221    15.549    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    14.924    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.472ns  (PixelClkIO rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.518ns (9.964%)  route 4.681ns (90.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 15.276 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.212 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.681     4.469    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.452    12.015    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.098 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.727 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    15.276    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490    15.766    
                         clock uncertainty           -0.221    15.545    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.920    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                 10.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.385ns (10.845%)  route 3.165ns (89.155%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.569    -1.340    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.385    -0.955 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.165     2.210    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.221     2.378    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.201     2.177    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.164ns (7.941%)  route 1.901ns (92.059%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.901     1.524    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.221     1.343    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.362    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.164ns (7.927%)  route 1.905ns (92.073%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.905     1.526    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.221     1.343    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.362    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.141ns (6.811%)  route 1.929ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.929     1.528    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.221     1.343    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.362    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.164ns (7.912%)  route 1.909ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.909     1.533    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.221     1.345    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.364    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.148ns (7.296%)  route 1.880ns (92.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.148    -0.395 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.880     1.485    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.221     1.341    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.306    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.148ns (7.252%)  route 1.893ns (92.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.893     1.495    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.221     1.341    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.307    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.164ns (7.815%)  route 1.935ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.935     1.553    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.221     1.341    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.360    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.418ns (10.836%)  route 3.439ns (89.164%))
  Logic Levels:           0  
  Clock Path Skew:        3.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.568    -1.341    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.418    -0.923 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.439     2.516    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.221     2.383    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.320    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.148ns (7.206%)  route 1.906ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.906     1.512    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.221     1.343    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.309    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -3.984ns,  Total Violation      -28.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.984ns  (required time - arrival time)
  Source:                 Driver_ADC0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.709ns  (logic 0.952ns (25.668%)  route 2.757ns (74.332%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 308.579 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 309.045 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.603   309.045    Driver_ADC0/clk_out1
    SLICE_X27Y24         FDCE                                         r  Driver_ADC0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDCE (Prop_fdce_C_Q)         0.456   309.501 r  Driver_ADC0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.668   310.170    Driver_ADC0/cnt_reg[10]
    SLICE_X27Y24         LUT5 (Prop_lut5_I0_O)        0.124   310.294 r  Driver_ADC0/ena_i_6/O
                         net (fo=1, routed)           0.324   310.618    Driver_ADC0/ena_i_6_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I4_O)        0.124   310.742 r  Driver_ADC0/ena_i_5/O
                         net (fo=1, routed)           0.503   311.245    Driver_ADC0/ena_i_5_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124   311.369 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.489   311.858    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.124   311.982 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.772   312.754    Driver_ADC0/enb_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.488   308.579    Driver_ADC0/clk_out2
    SLICE_X24Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_2/C
                         clock pessimism              0.406   308.985    
                         clock uncertainty           -0.201   308.784    
    SLICE_X24Y26         FDRE (Setup_fdre_C_D)       -0.013   308.771    Driver_ADC0/enb_reg_replica_2
  -------------------------------------------------------------------
                         required time                        308.771    
                         arrival time                        -312.754    
  -------------------------------------------------------------------
                         slack                                 -3.984    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            u_wangge/rgbout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.621ns  (logic 0.952ns (26.293%)  route 2.669ns (73.707%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 308.656 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 309.123 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.681   309.123    Driver_HDMI0/clk_out1
    SLICE_X33Y22         FDRE                                         r  Driver_HDMI0/Set_X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456   309.579 r  Driver_HDMI0/Set_X_reg[4]/Q
                         net (fo=5, routed)           0.838   310.418    Driver_HDMI0/Set_X[4]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124   310.542 r  Driver_HDMI0/rgbout[23]_i_12/O
                         net (fo=1, routed)           0.774   311.315    Driver_HDMI0/rgbout[23]_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124   311.439 r  Driver_HDMI0/rgbout[23]_i_4/O
                         net (fo=1, routed)           0.575   312.014    Driver_HDMI0/rgbout[23]_i_4_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124   312.138 r  Driver_HDMI0/rgbout[23]_i_1/O
                         net (fo=2, routed)           0.482   312.620    u_generator/rgbout_reg[15]_0
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.124   312.744 r  u_generator/rgbout[15]_i_1/O
                         net (fo=1, routed)           0.000   312.744    u_wangge/rgbout_reg[15]_0
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.565   308.656    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/C
                         clock pessimism              0.406   309.062    
                         clock uncertainty           -0.201   308.861    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031   308.892    u_wangge/rgbout_reg[15]
  -------------------------------------------------------------------
                         required time                        308.892    
                         arrival time                        -312.744    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 Driver_ADC0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.482ns  (logic 0.952ns (27.344%)  route 2.530ns (72.656%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 308.577 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 309.045 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.603   309.045    Driver_ADC0/clk_out1
    SLICE_X27Y24         FDCE                                         r  Driver_ADC0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDCE (Prop_fdce_C_Q)         0.456   309.501 r  Driver_ADC0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.668   310.170    Driver_ADC0/cnt_reg[10]
    SLICE_X27Y24         LUT5 (Prop_lut5_I0_O)        0.124   310.294 r  Driver_ADC0/ena_i_6/O
                         net (fo=1, routed)           0.324   310.618    Driver_ADC0/ena_i_6_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I4_O)        0.124   310.742 r  Driver_ADC0/ena_i_5/O
                         net (fo=1, routed)           0.503   311.245    Driver_ADC0/ena_i_5_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124   311.369 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.489   311.858    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.124   311.982 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.545   312.527    Driver_ADC0/enb_i_1_n_0
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.486   308.577    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
                         clock pessimism              0.406   308.983    
                         clock uncertainty           -0.201   308.782    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)       -0.058   308.724    Driver_ADC0/enb_reg_replica_1
  -------------------------------------------------------------------
                         required time                        308.724    
                         arrival time                        -312.527    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 Driver_ADC0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.294ns  (logic 0.952ns (28.899%)  route 2.342ns (71.101%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 308.580 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 309.045 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.603   309.045    Driver_ADC0/clk_out1
    SLICE_X27Y24         FDCE                                         r  Driver_ADC0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDCE (Prop_fdce_C_Q)         0.456   309.501 r  Driver_ADC0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.668   310.170    Driver_ADC0/cnt_reg[10]
    SLICE_X27Y24         LUT5 (Prop_lut5_I0_O)        0.124   310.294 r  Driver_ADC0/ena_i_6/O
                         net (fo=1, routed)           0.324   310.618    Driver_ADC0/ena_i_6_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I4_O)        0.124   310.742 r  Driver_ADC0/ena_i_5/O
                         net (fo=1, routed)           0.503   311.245    Driver_ADC0/ena_i_5_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124   311.369 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.489   311.858    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.124   311.982 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.358   312.339    Driver_ADC0/enb_i_1_n_0
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.489   308.580    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
                         clock pessimism              0.406   308.986    
                         clock uncertainty           -0.201   308.785    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)       -0.067   308.718    Driver_ADC0/enb_reg_replica
  -------------------------------------------------------------------
                         required time                        308.718    
                         arrival time                        -312.340    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.588ns  (required time - arrival time)
  Source:                 Driver_ADC0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.283ns  (logic 0.952ns (28.995%)  route 2.331ns (71.005%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 308.579 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 309.045 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.603   309.045    Driver_ADC0/clk_out1
    SLICE_X27Y24         FDCE                                         r  Driver_ADC0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDCE (Prop_fdce_C_Q)         0.456   309.501 r  Driver_ADC0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.668   310.170    Driver_ADC0/cnt_reg[10]
    SLICE_X27Y24         LUT5 (Prop_lut5_I0_O)        0.124   310.294 r  Driver_ADC0/ena_i_6/O
                         net (fo=1, routed)           0.324   310.618    Driver_ADC0/ena_i_6_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I4_O)        0.124   310.742 r  Driver_ADC0/ena_i_5/O
                         net (fo=1, routed)           0.503   311.245    Driver_ADC0/ena_i_5_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124   311.369 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.489   311.858    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.124   311.982 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.347   312.329    Driver_ADC0/enb_i_1_n_0
    SLICE_X27Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.488   308.579    Driver_ADC0/clk_out2
    SLICE_X27Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_3/C
                         clock pessimism              0.406   308.985    
                         clock uncertainty           -0.201   308.784    
    SLICE_X27Y26         FDRE (Setup_fdre_C_D)       -0.043   308.741    Driver_ADC0/enb_reg_replica_3
  -------------------------------------------------------------------
                         required time                        308.741    
                         arrival time                        -312.329    
  -------------------------------------------------------------------
                         slack                                 -3.588    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 Driver_ADC0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/ena_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.067ns  (logic 0.952ns (31.038%)  route 2.115ns (68.962%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 308.577 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 309.045 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.603   309.045    Driver_ADC0/clk_out1
    SLICE_X27Y24         FDCE                                         r  Driver_ADC0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDCE (Prop_fdce_C_Q)         0.456   309.501 f  Driver_ADC0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.668   310.170    Driver_ADC0/cnt_reg[10]
    SLICE_X27Y24         LUT5 (Prop_lut5_I0_O)        0.124   310.294 f  Driver_ADC0/ena_i_6/O
                         net (fo=1, routed)           0.324   310.618    Driver_ADC0/ena_i_6_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I4_O)        0.124   310.742 f  Driver_ADC0/ena_i_5/O
                         net (fo=1, routed)           0.503   311.245    Driver_ADC0/ena_i_5_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124   311.369 f  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.620   311.988    Driver_ADC0/ena_i_3_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I2_O)        0.124   312.112 r  Driver_ADC0/ena_i_1/O
                         net (fo=1, routed)           0.000   312.112    Driver_ADC0/ena_i_1_n_0
    SLICE_X27Y25         FDPE                                         r  Driver_ADC0/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.486   308.577    Driver_ADC0/clk_out2
    SLICE_X27Y25         FDPE                                         r  Driver_ADC0/ena_reg/C
                         clock pessimism              0.406   308.983    
                         clock uncertainty           -0.201   308.782    
    SLICE_X27Y25         FDPE (Setup_fdpe_C_D)        0.031   308.813    Driver_ADC0/ena_reg
  -------------------------------------------------------------------
                         required time                        308.813    
                         arrival time                        -312.112    
  -------------------------------------------------------------------
                         slack                                 -3.300    

Slack (VIOLATED) :        -3.249ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            u_wangge/rgbout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        3.015ns  (logic 0.828ns (27.462%)  route 2.187ns (72.538%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 308.656 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 309.123 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.681   309.123    Driver_HDMI0/clk_out1
    SLICE_X33Y22         FDRE                                         r  Driver_HDMI0/Set_X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456   309.579 r  Driver_HDMI0/Set_X_reg[4]/Q
                         net (fo=5, routed)           0.838   310.418    Driver_HDMI0/Set_X[4]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124   310.542 r  Driver_HDMI0/rgbout[23]_i_12/O
                         net (fo=1, routed)           0.774   311.315    Driver_HDMI0/rgbout[23]_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124   311.439 r  Driver_HDMI0/rgbout[23]_i_4/O
                         net (fo=1, routed)           0.575   312.014    Driver_HDMI0/rgbout[23]_i_4_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124   312.138 r  Driver_HDMI0/rgbout[23]_i_1/O
                         net (fo=2, routed)           0.000   312.138    u_wangge/rgbout_reg[23]_0
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.565   308.656    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[23]/C
                         clock pessimism              0.406   309.062    
                         clock uncertainty           -0.201   308.861    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029   308.890    u_wangge/rgbout_reg[23]
  -------------------------------------------------------------------
                         required time                        308.890    
                         arrival time                        -312.138    
  -------------------------------------------------------------------
                         slack                                 -3.249    

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 Driver_ADC0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.139ns  (clk_out2_clk_wiz_0 rise@310.000ns - clk_out1_clk_wiz_0 rise@309.861ns)
  Data Path Delay:        2.937ns  (logic 0.952ns (32.419%)  route 1.985ns (67.581%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 308.579 - 310.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 309.045 - 309.861 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    309.861   309.861 r  
    H4                                                0.000   309.861 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   309.861    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   311.292 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.525    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   305.661 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   307.346    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.442 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.603   309.045    Driver_ADC0/clk_out1
    SLICE_X27Y24         FDCE                                         r  Driver_ADC0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDCE (Prop_fdce_C_Q)         0.456   309.501 r  Driver_ADC0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.668   310.170    Driver_ADC0/cnt_reg[10]
    SLICE_X27Y24         LUT5 (Prop_lut5_I0_O)        0.124   310.294 r  Driver_ADC0/ena_i_6/O
                         net (fo=1, routed)           0.324   310.618    Driver_ADC0/ena_i_6_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I4_O)        0.124   310.742 r  Driver_ADC0/ena_i_5/O
                         net (fo=1, routed)           0.503   311.245    Driver_ADC0/ena_i_5_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124   311.369 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.489   311.858    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.124   311.982 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.000   311.982    Driver_ADC0/enb_i_1_n_0
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    H4                                                0.000   310.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   310.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   311.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   305.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   307.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   307.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          1.488   308.579    Driver_ADC0/clk_out2
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/C
                         clock pessimism              0.406   308.985    
                         clock uncertainty           -0.201   308.784    
    SLICE_X25Y26         FDRE (Setup_fdre_C_D)        0.032   308.816    Driver_ADC0/enb_reg
  -------------------------------------------------------------------
                         required time                        308.816    
                         arrival time                        -311.982    
  -------------------------------------------------------------------
                         slack                                 -3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_HDMI0/Set_X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            u_wangge/rgbout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.299ns (41.455%)  route 0.422ns (58.545%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583    -0.543    Driver_HDMI0/clk_out1
    SLICE_X34Y22         FDRE                                         r  Driver_HDMI0/Set_X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  Driver_HDMI0/Set_X_reg[9]/Q
                         net (fo=5, routed)           0.094    -0.285    Driver_HDMI0/Set_X[9]
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  Driver_HDMI0/rgbout[23]_i_9/O
                         net (fo=1, routed)           0.137    -0.103    Driver_HDMI0/rgbout[23]_i_9_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.058 r  Driver_HDMI0/rgbout[23]_i_4/O
                         net (fo=1, routed)           0.191     0.133    Driver_HDMI0/rgbout[23]_i_4_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.178 r  Driver_HDMI0/rgbout[23]_i_1/O
                         net (fo=2, routed)           0.000     0.178    u_wangge/rgbout_reg[23]_0
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.850    -0.779    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[23]/C
                         clock pessimism              0.549    -0.230    
                         clock uncertainty            0.201    -0.028    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091     0.063    u_wangge/rgbout_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.254ns (33.281%)  route 0.509ns (66.719%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.552    -0.574    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.339    -0.071    Driver_ADC0/cnt_reg[17]
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.170     0.144    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.000     0.189    Driver_ADC0/enb_i_1_n_0
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.819    -0.810    Driver_ADC0/clk_out2
    SLICE_X25Y26         FDRE                                         r  Driver_ADC0/enb_reg/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.201    -0.059    
    SLICE_X25Y26         FDRE (Hold_fdre_C_D)         0.092     0.033    Driver_ADC0/enb_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/ena_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.254ns (31.752%)  route 0.546ns (68.248%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.555    -0.571    Driver_ADC0/clk_out1
    SLICE_X26Y27         FDCE                                         r  Driver_ADC0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  Driver_ADC0/cnt_reg[24]/Q
                         net (fo=2, routed)           0.235    -0.172    Driver_ADC0/cnt_reg[24]
    SLICE_X27Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 f  Driver_ADC0/ena_i_2/O
                         net (fo=2, routed)           0.311     0.184    Driver_ADC0/ena_i_2_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.229 r  Driver_ADC0/ena_i_1/O
                         net (fo=1, routed)           0.000     0.229    Driver_ADC0/ena_i_1_n_0
    SLICE_X27Y25         FDPE                                         r  Driver_ADC0/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.818    -0.811    Driver_ADC0/clk_out2
    SLICE_X27Y25         FDPE                                         r  Driver_ADC0/ena_reg/C
                         clock pessimism              0.549    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X27Y25         FDPE (Hold_fdpe_C_D)         0.092     0.032    Driver_ADC0/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.254ns (28.605%)  route 0.634ns (71.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.552    -0.574    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.339    -0.071    Driver_ADC0/cnt_reg[17]
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.170     0.144    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.125     0.314    Driver_ADC0/enb_i_1_n_0
    SLICE_X27Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.819    -0.810    Driver_ADC0/clk_out2
    SLICE_X27Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_3/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.201    -0.059    
    SLICE_X27Y26         FDRE (Hold_fdre_C_D)         0.076     0.017    Driver_ADC0/enb_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.254ns (28.258%)  route 0.645ns (71.742%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.552    -0.574    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.339    -0.071    Driver_ADC0/cnt_reg[17]
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.170     0.144    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.136     0.324    Driver_ADC0/enb_i_1_n_0
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.821    -0.808    Driver_ADC0/clk_out2
    SLICE_X27Y27         FDRE                                         r  Driver_ADC0/enb_reg_replica/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.070     0.013    Driver_ADC0/enb_reg_replica
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_HDMI0/Set_X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            u_wangge/rgbout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.344ns (36.914%)  route 0.588ns (63.086%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583    -0.543    Driver_HDMI0/clk_out1
    SLICE_X34Y22         FDRE                                         r  Driver_HDMI0/Set_X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  Driver_HDMI0/Set_X_reg[9]/Q
                         net (fo=5, routed)           0.094    -0.285    Driver_HDMI0/Set_X[9]
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  Driver_HDMI0/rgbout[23]_i_9/O
                         net (fo=1, routed)           0.137    -0.103    Driver_HDMI0/rgbout[23]_i_9_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.058 r  Driver_HDMI0/rgbout[23]_i_4/O
                         net (fo=1, routed)           0.191     0.133    Driver_HDMI0/rgbout[23]_i_4_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.178 r  Driver_HDMI0/rgbout[23]_i_1/O
                         net (fo=2, routed)           0.166     0.344    u_generator/rgbout_reg[15]_0
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.389 r  u_generator/rgbout[15]_i_1/O
                         net (fo=1, routed)           0.000     0.389    u_wangge/rgbout_reg[15]_0
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.850    -0.779    u_wangge/clk_out2
    SLICE_X35Y22         FDRE                                         r  u_wangge/rgbout_reg[15]/C
                         clock pessimism              0.549    -0.230    
                         clock uncertainty            0.201    -0.028    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.092     0.064    u_wangge/rgbout_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.479%)  route 0.705ns (73.521%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.552    -0.574    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.339    -0.071    Driver_ADC0/cnt_reg[17]
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.170     0.144    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.196     0.385    Driver_ADC0/enb_i_1_n_0
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.818    -0.811    Driver_ADC0/clk_out2
    SLICE_X25Y25         FDRE                                         r  Driver_ADC0/enb_reg_replica_1/C
                         clock pessimism              0.549    -0.262    
                         clock uncertainty            0.201    -0.060    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.072     0.012    Driver_ADC0/enb_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Driver_ADC0/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            Driver_ADC0/enb_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.254ns (24.203%)  route 0.795ns (75.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.552    -0.574    Driver_ADC0/clk_out1
    SLICE_X26Y25         FDCE                                         r  Driver_ADC0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Driver_ADC0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.339    -0.071    Driver_ADC0/cnt_reg[17]
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  Driver_ADC0/ena_i_3/O
                         net (fo=2, routed)           0.170     0.144    Driver_ADC0/ena_i_3_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Driver_ADC0/enb_i_1/O
                         net (fo=5, routed)           0.286     0.475    Driver_ADC0/enb_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=79, routed)          0.819    -0.810    Driver_ADC0/clk_out2
    SLICE_X24Y26         FDRE                                         r  Driver_ADC0/enb_reg_replica_2/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.201    -0.059    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.064     0.005    Driver_ADC0/enb_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.083 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.520    12.083    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588    12.671    
                         clock uncertainty           -0.081    12.590    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    12.056    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.083 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.520    12.083    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588    12.671    
                         clock uncertainty           -0.081    12.590    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    12.056    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.083 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.520    12.083    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588    12.671    
                         clock uncertainty           -0.081    12.590    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    12.056    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.472ns  (clk_out1_clk_wiz_0 rise@13.472ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.083 - 13.472 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.472    13.472 r  
    H4                                                0.000    13.472 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    13.472    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.833 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.995    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     8.867 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    10.472    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.563 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         1.520    12.083    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588    12.671    
                         clock uncertainty           -0.081    12.590    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    12.056    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                 11.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.736ns period=13.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





