// Seed: 1677629679
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri0 id_3
    , id_9,
    input wor id_4,
    input supply0 id_5,
    input wor id_6,
    output tri1 id_7
);
  assign id_7 = 1;
  logic [7:0] id_10;
  assign id_10[1] = id_3;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1
  );
  nor primCall (id_1, id_6, id_4, id_5, id_0, id_3, id_10);
  wire id_11;
  id_12(
      .id_0(~1), .id_1(id_0)
  );
endmodule
