// Seed: 1517126367
module module_0 ();
  supply1 id_2;
  always @(posedge 1 or posedge id_2) begin : LABEL_0
    id_2 = 1;
  end
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    output wire id_8,
    input supply0 id_9,
    output wor id_10
);
  wire id_12;
  assign id_3 = 1;
  initial begin : LABEL_0
    #1 id_8 = 1;
    id_8 = 1;
  end
  tri0 id_13 = id_5;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
  id_16(
      1, id_0
  );
  tri0 id_17 = 1;
  wire id_18;
endmodule
