
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186140                       # Simulator instruction rate (inst/s)
host_op_rate                                   239777                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 249616                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381796                       # Number of bytes of host memory used
host_seconds                                 42617.44                       # Real time elapsed on the host
sim_insts                                  7932828031                       # Number of instructions simulated
sim_ops                                   10218680568                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       188032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       187904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       303104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1195648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       418944                       # Number of bytes written to this memory
system.physmem.bytes_written::total            418944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1469                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1468                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2368                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9341                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3273                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3273                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17675546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17663514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28492643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8314365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8314365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8326397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       469262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               112394334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       469262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3320933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39381935                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39381935                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39381935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17675546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17663514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28492643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8314365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8314365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8326397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       469262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151776269                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548190                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847745     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126123      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753798                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409559                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183858                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143705                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485834                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359162                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123582                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178169                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501677     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423075     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212052      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867182      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688380      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93338      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12646      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261821                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2509     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193560                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476126                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114445                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12189                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808965     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809487                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678454                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145361                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1871657                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1674362                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       151055                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1264663                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231460                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          110016                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4584                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19849306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10642361                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1871657                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1341476                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2372024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         497050                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        433920                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1202361                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       147900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23000430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.517416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.755830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20628406     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          365349      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179638      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          359755      1.56%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          112249      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          334752      1.46%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           51812      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84476      0.37%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          883993      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23000430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073367                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417172                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19677611                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       610525                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2367077                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1960                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        343256                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       173762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1925                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      11878904                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4565                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        343256                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19697995                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         380384                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       167014                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2346631                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        65143                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      11860655                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9146                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15515447                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     53713781                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     53713781                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12533556                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2981817                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1559                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          793                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           153101                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2164999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       340380                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3105                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        77356                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11797578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11029107                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7372                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2163412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4460738                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23000430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.479517                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.091300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18167388     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1501660      6.53%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1640136      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       941803      4.09%     96.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       481414      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       120972      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       140895      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3416      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2746      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23000430                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18175     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7395     23.36%     80.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6082     19.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8632997     78.27%     78.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        84708      0.77%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1973595     17.89%     96.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       337039      3.06%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11029107                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.432332                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31652                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     45097668                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13962586                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10745632                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11060759                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8569                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       446163                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8957                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        343256                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         309407                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7832                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11799147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2164999                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       340380                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          791                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        58224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       159866                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     10889318                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1945475                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       139789                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2282474                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1656284                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            336999                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.426852                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10748342                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10745632                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6509646                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14081991                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.421220                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.462267                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8563748                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9618755                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2180764                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       149922                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22657174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.424535                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294960                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19087918     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1394206      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903195      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       282764      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       475451      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91002      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        57789      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        52473      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       312376      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22657174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8563748                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9618755                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2050240                       # Number of memory references committed
system.switch_cpus1.commit.loads              1718817                       # Number of loads committed
system.switch_cpus1.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1477667                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8399088                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       312376                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34144291                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           23942593                       # The number of ROB writes
system.switch_cpus1.timesIdled                 447106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2510300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8563748                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9618755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8563748                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.978921                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.978921                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.335692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.335692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        50653509                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       13977727                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12651209                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1544                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1870919                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1674024                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       150677                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1264465                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1231522                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          109798                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4538                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19838185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10637110                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1870919                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1341320                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2371433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         495534                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        446378                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1201552                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       147646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23000034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.755090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20628601     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          365241      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          180007      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          360181      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          112280      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          334936      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           51727      0.22%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           83555      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          883506      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23000034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073339                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.416966                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19667517                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       621877                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2366502                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2020                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        342117                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       173381                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1922                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      11871462                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4537                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        342117                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19687799                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         391119                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       167808                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2346137                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65047                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      11853220                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9406                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15506231                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     53678160                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     53678160                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12534674                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2971551                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1559                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          793                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           153143                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2164178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       340087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3171                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        77291                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          11789995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11025711                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7240                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2155423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4436365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23000034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.479378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.091070                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18168205     78.99%     78.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1500811      6.53%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1640464      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       941693      4.09%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       481227      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       120653      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       140883      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3362      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2736      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23000034                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18221     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7397     23.33%     80.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6089     19.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8630194     78.27%     78.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        84682      0.77%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1973178     17.90%     96.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       336889      3.06%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11025711                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.432199                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              31707                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002876                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     45090403                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     13947011                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     10743371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11057418                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8971                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       445067                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8663                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        342117                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         320419                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7759                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     11791568                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2164178                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       340087                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          790                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       101354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        58097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       159451                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     10886655                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1945389                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139056                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2282239                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1656532                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            336850                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.426748                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              10746089                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             10743371                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6508185                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14074966                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.421131                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.462394                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8564692                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9619699                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2172309                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1547                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       149552                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22657917                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.424562                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19089040     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1393687      6.15%     90.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       903203      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       282737      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       475669      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        90646      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        57857      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        52277      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       312801      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22657917                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8564692                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9619699                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2050535                       # Number of memory references committed
system.switch_cpus2.commit.loads              1719111                       # Number of loads committed
system.switch_cpus2.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1477813                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8399886                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       312801                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34137098                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           23926377                       # The number of ROB writes
system.switch_cpus2.timesIdled                 446739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2510696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8564692                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9619699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8564692                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.978593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.978593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.335729                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.335729                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        50642609                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       13974771                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12646129                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1546                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1970904                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1612204                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194769                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       809847                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          773861                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          201967                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8657                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19112798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11187230                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1970904                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       975828                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2342154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         567425                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        572545                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1177356                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       195851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22396014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20053860     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          127346      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          199306      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          318800      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          131672      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          147412      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          157896      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          102731      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1156991      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22396014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077258                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.438530                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18935251                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       751851                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2334700                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5985                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        368223                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       322651                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13657536                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1602                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        368223                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18965428                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         202586                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       463724                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2310877                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        85172                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13647881                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         2617                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         23488                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        31813                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         4762                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     18949215                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     63481627                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     63481627                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16126633                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2822577                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3491                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1931                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           256002                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1301132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       698365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20914                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       160818                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13627341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12877262                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16626                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1753213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3950867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          356                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22396014                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.574980                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.267733                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16966454     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2179244      9.73%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1190942      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813895      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       759670      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       217043      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       170798      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57978      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        39990      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22396014                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3057     12.75%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9243     38.56%     51.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11672     48.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10787927     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       203770      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1559      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1190102      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       693904      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12877262                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.504778                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              23972                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48191136                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15384201                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12666947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12901234                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        37745                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       236702                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        21609                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          821                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        368223                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         141056                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11992                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13630871                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1301132                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       698365                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1931                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          148                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       112453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       224618                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12691457                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1118952                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       185805                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1812530                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1785586                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            693578                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.497495                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12667171                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12666947                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7407323                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19350737                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.496534                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382793                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9472919                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11611253                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2019657                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198558                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22027791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527118                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.379564                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17311439     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2285062     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       890070      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       478742      2.17%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       357739      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       199880      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       124481      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110441      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       269937      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22027791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9472919                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11611253                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1741183                       # Number of memory references committed
system.switch_cpus3.commit.loads              1064427                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1666684                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10462623                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235867                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       269937                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35388699                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27630077                       # The number of ROB writes
system.switch_cpus3.timesIdled                 310913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3114716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9472919                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11611253                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9472919                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.693017                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.693017                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.371331                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.371331                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        57226664                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17561447                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12737347                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3146                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2278363                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1897429                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       209412                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       900339                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          834377                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          244996                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9761                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19844262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12501460                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2278363                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1079373                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2605445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         582205                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1030577                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1233930                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       200162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23851168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.644057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.014993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21245723     89.08%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          158904      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          202271      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          321485      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          134040      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          172050      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          201962      0.85%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           92444      0.39%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1322289      5.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23851168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089310                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490047                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19727625                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1158623                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2593044                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1265                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        370604                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       346003                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15276945                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1664                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        370604                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19747947                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          63841                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1039051                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2573977                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        55742                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15182884                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8086                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21207939                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     70608219                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     70608219                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17726914                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3481025                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3737                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1978                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           196765                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1421160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       742783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8314                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       168583                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14824306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14216796                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14579                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1813252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3691650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23851168                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.596063                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.318104                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17825907     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2750040     11.53%     86.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1121199      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       631014      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       851615      3.57%     97.19% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       263431      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       258919      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       138157      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10886      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23851168                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          98440     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13060     10.51%     89.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12734     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11977041     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       194239      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1758      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1303680      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       740078      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14216796                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.557287                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             124234                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008739                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52423573                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16641399                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13844990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14341030                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10606                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       268812                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10409                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        370604                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          48739                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6301                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14828062                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1421160                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       742783                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1979                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       124610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       241347                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13968328                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1282048                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       248468                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2022028                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1974668                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            739980                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547547                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13845073                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13844990                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8293896                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22287340                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.542712                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372135                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10313517                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12708732                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2119386                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3549                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       210980                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23480564                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541245                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.360815                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18099959     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2726692     11.61%     88.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       991329      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       492984      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       450787      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       189713      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       187403      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        89277      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       252420      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23480564                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10313517                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12708732                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1884722                       # Number of memory references committed
system.switch_cpus4.commit.loads              1152348                       # Number of loads committed
system.switch_cpus4.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1842084                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11442005                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       262430                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       252420                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38056184                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           30026851                       # The number of ROB writes
system.switch_cpus4.timesIdled                 303436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1659562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10313517                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12708732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10313517                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.473524                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.473524                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.404282                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.404282                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        62854195                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19347568                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14130891                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3546                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2278708                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1897501                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       209222                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       899661                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          833985                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          244947                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9774                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19845453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12502324                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2278708                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1078932                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2605695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         581652                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1030589                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1233796                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       199970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23852264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.644058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.015047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21246569     89.08%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          159201      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          202334      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          321542      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          133887      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          172072      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          201560      0.85%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           92313      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1322786      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23852264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089324                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490081                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19728699                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1158744                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2593312                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1255                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        370247                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       346267                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15277646                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        370247                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19749025                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          63766                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1039142                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2574209                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        55869                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15183522                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8031                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21209387                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     70608605                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     70608605                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17731654                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3477725                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3725                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1965                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           197363                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1421001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       743015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8314                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       168647                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14826199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14219233                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        14555                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1811283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3686876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23852264                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.596138                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.318202                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17826191     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2749964     11.53%     86.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1122171      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       630645      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       851625      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       263521      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       259052      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       138185      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10910      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23852264                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          98547     79.26%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13043     10.49%     89.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12742     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11979321     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       194292      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1759      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1303576      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       740285      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14219233                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.557382                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             124332                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008744                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52429617                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16641309                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13847818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14343565                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10529                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       268311                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10402                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        370247                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          48684                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6325                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14829943                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1421001                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       743015                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1966                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       124175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       116928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       241103                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13971013                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1282084                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       248220                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2022271                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1975423                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            740187                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.547652                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13847894                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13847818                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8295611                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22286667                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.542823                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372223                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10316304                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12712247                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2117738                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3549                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       210785                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23482017                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541361                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.360939                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18099856     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2727794     11.62%     88.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       991128      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       493340      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       450772      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       189870      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       187532      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        89253      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       252472      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23482017                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10316304                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12712247                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1885298                       # Number of memory references committed
system.switch_cpus5.commit.loads              1152687                       # Number of loads committed
system.switch_cpus5.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1842595                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11445196                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       262516                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       252472                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38059452                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           30030237                       # The number of ROB writes
system.switch_cpus5.timesIdled                 303341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1658466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10316304                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12712247                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10316304                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.472856                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.472856                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.404391                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.404391                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        62864906                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19351972                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14132064                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3546                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2279796                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1898379                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       209230                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       898754                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          834259                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          244985                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9795                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19858563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12506809                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2279796                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1079244                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2606332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         581788                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1016254                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1234385                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       200026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23851800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.644308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.015477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21245468     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          159323      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          202023      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          321535      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133973      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          172351      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          201154      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           92415      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1323558      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23851800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089366                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490257                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19742274                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1143859                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2594051                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1237                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370372                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       346461                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15283892                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370372                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19762525                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          63778                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1024572                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2575049                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        55498                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15190500                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8066                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21218704                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70639677                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70639677                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17742564                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3476133                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3735                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1974                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           195731                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1421763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       743447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8241                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       168642                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14832244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14224915                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14707                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1808967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3686536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23851800                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596387                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318323                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17822052     74.72%     74.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2752758     11.54%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1122375      4.71%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       631098      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       851781      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       263490      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       259105      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       138219      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10922      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23851800                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          98583     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13099     10.53%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12747     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11983861     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       194461      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1760      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1304119      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       740714      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14224915                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557605                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             124429                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52440765                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16645045                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13854326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14349344                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10523                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       268377                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10390                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370372                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48797                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6242                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14835996                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1421763                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       743447                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1975                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5431                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       124178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       241039                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13977309                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1282721                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       247605                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2023341                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1976445                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            740620                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547899                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13854406                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13854326                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8298389                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22290100                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.543078                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372290                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10322671                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12720038                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2116013                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       210800                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23481428                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541706                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361361                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18096430     77.07%     77.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2729186     11.62%     88.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       991651      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       492823      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       451775      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       189975      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       187551      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        89496      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       252541      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23481428                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10322671                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12720038                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1886437                       # Number of memory references committed
system.switch_cpus6.commit.loads              1153384                       # Number of loads committed
system.switch_cpus6.commit.membars               1772                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1843702                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11452221                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       262672                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       252541                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38064860                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           30042496                       # The number of ROB writes
system.switch_cpus6.timesIdled                 303373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1658930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10322671                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12720038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10322671                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.471330                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.471330                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.404640                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.404640                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62894084                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19360347                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14137666                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2069986                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1694252                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204704                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       871538                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          815433                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          214044                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9296                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19969944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11568524                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2069986                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1029477                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2415872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         557655                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        534884                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1223205                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23271024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20855152     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          112155      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179927      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          241973      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          249203      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          210378      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          118188      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          176020      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1128028      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23271024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081142                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453477                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19766241                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       740636                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2411251                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2829                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        350062                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       339892                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14198715                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        350062                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19820491                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         141622                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       473666                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2360446                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       124732                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14192772                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18189                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        53639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19806314                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66023122                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66023122                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17165957                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2640329                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3521                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1832                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           372487                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1332040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       718994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8487                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       211859                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14175368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13465230                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1995                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1565178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3741180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23271024                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578626                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268155                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17539326     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2385999     10.25%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1199729      5.16%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       879611      3.78%     94.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       696009      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       284179      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179805      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        93749      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12617      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23271024                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2485     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8253     36.59%     47.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11819     52.40%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11324829     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       200208      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1221913      9.07%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       716592      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13465230                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527826                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22557                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50226035                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15744137                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13258640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13487787                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        26794                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       216664                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9421                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        350062                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         112323                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11946                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14178922                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1332040                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       718994                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1833                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233881                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13275142                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1148131                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       190087                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1864665                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1886190                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            716534                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520375                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13258769                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13258640                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7612323                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20515237                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519728                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371057                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10007313                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12314353                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1864562                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       207028                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22920962                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.537253                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380560                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17841338     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2530242     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       943804      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       451128      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       396868      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       219252      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       180445      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86363      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       271522      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22920962                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10007313                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12314353                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1824949                       # Number of memory references committed
system.switch_cpus7.commit.loads              1115376                       # Number of loads committed
system.switch_cpus7.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1775856                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11095060                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       253625                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       271522                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36828290                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28707920                       # The number of ROB writes
system.switch_cpus7.timesIdled                 304813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2239706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10007313                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12314353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10007313                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.549209                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.549209                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392279                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392279                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59752090                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18471139                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13158919                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3396                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403393                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700197                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527648                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813633                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34520976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389970004                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424490980                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34520976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389970004                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424490980                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34520976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389970004                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424490980                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       958916                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462049.767773                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482376.113636                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       958916                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462049.767773                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482376.113636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       958916                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462049.767773                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482376.113636                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31935183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328861182                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360796365                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31935183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328861182                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360796365                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31935183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328861182                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360796365                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 887088.416667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390108.163701                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410462.303754                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 887088.416667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390108.163701                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410462.303754                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 887088.416667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390108.163701                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410462.303754                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1497                       # number of replacements
system.l21.tagsinuse                      4095.851850                       # Cycle average of tags in use
system.l21.total_refs                          180814                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5593                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.328625                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.847450                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.690698                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   686.644121                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3331.669581                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005784                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.167638                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.813396                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3954                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3955                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             690                       # number of Writeback hits
system.l21.Writeback_hits::total                  690                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3960                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3961                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3960                       # number of overall hits
system.l21.overall_hits::total                   3961                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1470                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1498                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1470                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1498                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1470                       # number of overall misses
system.l21.overall_misses::total                 1498                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     18916821                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    626916472                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      645833293                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     18916821                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    626916472                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       645833293                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     18916821                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    626916472                       # number of overall miss cycles
system.l21.overall_miss_latency::total      645833293                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5424                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5453                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          690                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              690                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5430                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5459                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5430                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5459                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.271018                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274711                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.270718                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274409                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.270718                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274409                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 675600.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 426473.790476                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 431130.369159                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 675600.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 426473.790476                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 431130.369159                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 675600.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 426473.790476                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 431130.369159                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 249                       # number of writebacks
system.l21.writebacks::total                      249                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1470                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1498                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1470                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1498                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1470                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1498                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16893671                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    520778189                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    537671860                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16893671                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    520778189                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    537671860                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16893671                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    520778189                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    537671860                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271018                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274711                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.270718                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274409                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.270718                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274409                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 603345.392857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 354270.876871                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 358926.475300                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 603345.392857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 354270.876871                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 358926.475300                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 603345.392857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 354270.876871                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 358926.475300                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1496                       # number of replacements
system.l22.tagsinuse                      4095.873805                       # Cycle average of tags in use
system.l22.total_refs                          180808                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5592                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.333333                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.845798                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.692348                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   685.115413                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3333.220245                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005784                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167265                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.813774                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3947                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3948                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             691                       # number of Writeback hits
system.l22.Writeback_hits::total                  691                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3953                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3954                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3953                       # number of overall hits
system.l22.overall_hits::total                   3954                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1468                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1496                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1468                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1496                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1468                       # number of overall misses
system.l22.overall_misses::total                 1496                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     21275145                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    633591641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      654866786                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     21275145                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    633591641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       654866786                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     21275145                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    633591641                       # number of overall miss cycles
system.l22.overall_miss_latency::total      654866786                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5415                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5444                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          691                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              691                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5421                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5450                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5421                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5450                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.271099                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.274798                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.270799                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.274495                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.270799                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.274495                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 759826.607143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 431601.935286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 437745.177807                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 759826.607143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 431601.935286                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 437745.177807                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 759826.607143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 431601.935286                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 437745.177807                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 251                       # number of writebacks
system.l22.writebacks::total                      251                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1468                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1496                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1468                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1496                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1468                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1496                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19264745                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    528189241                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    547453986                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19264745                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    528189241                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    547453986                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19264745                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    528189241                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    547453986                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.271099                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.274798                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.270799                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.274495                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.270799                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.274495                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 688026.607143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 359801.935286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 365945.177807                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 688026.607143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 359801.935286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 365945.177807                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 688026.607143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 359801.935286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 365945.177807                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2404                       # number of replacements
system.l23.tagsinuse                      4095.573350                       # Cycle average of tags in use
system.l23.total_refs                          324743                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6500                       # Sample count of references to valid blocks.
system.l23.avg_refs                         49.960462                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           36.985879                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.392807                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   921.142713                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3109.051950                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009030                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006932                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.224888                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.759046                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4580                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4581                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1439                       # number of Writeback hits
system.l23.Writeback_hits::total                 1439                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4594                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4595                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4594                       # number of overall hits
system.l23.overall_hits::total                   4595                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2367                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2403                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2368                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2404                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2368                       # number of overall misses
system.l23.overall_misses::total                 2404                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33507949                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1236282489                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1269790438                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       476449                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       476449                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33507949                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1236758938                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1270266887                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33507949                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1236758938                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1270266887                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         6947                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               6984                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1439                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1439                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         6962                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6999                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         6962                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6999                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340723                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.344072                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.066667                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340132                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.343478                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340132                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.343478                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 930776.361111                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 522299.319392                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 528418.825635                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       476449                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       476449                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 930776.361111                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 522279.956926                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 528397.207571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 930776.361111                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 522279.956926                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 528397.207571                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 517                       # number of writebacks
system.l23.writebacks::total                      517                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2367                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2403                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2368                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2404                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2368                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2404                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30921415                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1066235258                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1097156673                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       404649                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       404649                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30921415                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1066639907                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1097561322                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30921415                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1066639907                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1097561322                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340723                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.344072                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340132                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.343478                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340132                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.343478                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 858928.194444                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 450458.495142                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 456577.891386                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       404649                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       404649                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 858928.194444                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 450439.149916                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 456556.290349                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 858928.194444                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 450439.149916                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 456556.290349                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           728                       # number of replacements
system.l24.tagsinuse                      4095.533278                       # Cycle average of tags in use
system.l24.total_refs                          253937                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4821                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.673097                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.533278                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    30.962067                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   344.328045                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3597.709888                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029915                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007559                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.084064                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.878347                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3073                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3075                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1002                       # number of Writeback hits
system.l24.Writeback_hits::total                 1002                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3088                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3090                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3088                       # number of overall hits
system.l24.overall_hits::total                   3090                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          691                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  728                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          691                       # number of demand (read+write) misses
system.l24.demand_misses::total                   728                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          691                       # number of overall misses
system.l24.overall_misses::total                  728                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     43062248                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    318576357                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      361638605                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     43062248                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    318576357                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       361638605                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     43062248                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    318576357                       # number of overall miss cycles
system.l24.overall_miss_latency::total      361638605                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3764                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3803                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1002                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1002                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3779                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3818                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3779                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3818                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.183581                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.191428                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.182853                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.190676                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.182853                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.190676                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 461036.696093                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 496756.325549                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 461036.696093                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 496756.325549                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 461036.696093                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 496756.325549                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 434                       # number of writebacks
system.l24.writebacks::total                      434                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          691                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             728                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          691                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              728                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          691                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             728                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    268941256                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    309346904                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    268941256                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    309346904                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    268941256                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    309346904                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.183581                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.191428                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.182853                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.190676                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.182853                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.190676                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 389205.869754                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 424927.065934                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 389205.869754                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 424927.065934                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 389205.869754                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 424927.065934                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           728                       # number of replacements
system.l25.tagsinuse                      4095.533490                       # Cycle average of tags in use
system.l25.total_refs                          253940                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4822                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.662796                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          122.533490                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    30.965193                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   344.344435                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3597.690371                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029915                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007560                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.084068                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.878342                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3067                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3069                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             997                       # number of Writeback hits
system.l25.Writeback_hits::total                  997                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3081                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3083                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3081                       # number of overall hits
system.l25.overall_hits::total                   3083                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          691                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  728                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          691                       # number of demand (read+write) misses
system.l25.demand_misses::total                   728                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          691                       # number of overall misses
system.l25.overall_misses::total                  728                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     45240833                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    317954820                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      363195653                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     45240833                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    317954820                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       363195653                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     45240833                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    317954820                       # number of overall miss cycles
system.l25.overall_miss_latency::total      363195653                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3758                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3797                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          997                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              997                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3772                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3811                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3772                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3811                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.183874                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.191730                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.183192                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.191026                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.183192                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.191026                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 460137.221418                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 498895.127747                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 460137.221418                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 498895.127747                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 460137.221418                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 498895.127747                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 434                       # number of writebacks
system.l25.writebacks::total                      434                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          691                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             728                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          691                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              728                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          691                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             728                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    268334755                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    310918988                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    268334755                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    310918988                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    268334755                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    310918988                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.183874                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.191730                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.183192                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.191026                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.183192                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.191026                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 388328.154848                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 427086.521978                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 388328.154848                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 427086.521978                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 388328.154848                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 427086.521978                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           727                       # number of replacements
system.l26.tagsinuse                      4095.526951                       # Cycle average of tags in use
system.l26.total_refs                          253960                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4821                       # Sample count of references to valid blocks.
system.l26.avg_refs                         52.677868                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          122.526951                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.875885                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   343.631511                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3599.492603                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029914                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007294                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.083894                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.878782                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999885                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3081                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3083                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1003                       # number of Writeback hits
system.l26.Writeback_hits::total                 1003                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3095                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3097                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3095                       # number of overall hits
system.l26.overall_hits::total                   3097                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          692                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  727                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          692                       # number of demand (read+write) misses
system.l26.demand_misses::total                   727                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          692                       # number of overall misses
system.l26.overall_misses::total                  727                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     41506857                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    313542912                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      355049769                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     41506857                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    313542912                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       355049769                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     41506857                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    313542912                       # number of overall miss cycles
system.l26.overall_miss_latency::total      355049769                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3773                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3810                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1003                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1003                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           14                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3787                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3824                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3787                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3824                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.183408                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.190814                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.182730                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.190115                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.182730                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.190115                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1185910.200000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 453096.693642                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 488376.573590                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1185910.200000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 453096.693642                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 488376.573590                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1185910.200000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 453096.693642                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 488376.573590                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 435                       # number of writebacks
system.l26.writebacks::total                      435                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          692                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             727                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          692                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              727                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          692                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             727                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     38993026                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    263823360                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302816386                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     38993026                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    263823360                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302816386                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     38993026                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    263823360                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302816386                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.183408                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.190814                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.182730                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.190115                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.182730                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.190115                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1114086.457143                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 381247.630058                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 416528.729023                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1114086.457143                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 381247.630058                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 416528.729023                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1114086.457143                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 381247.630058                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 416528.729023                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           882                       # number of replacements
system.l27.tagsinuse                      4095.403847                       # Cycle average of tags in use
system.l27.total_refs                          266217                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4978                       # Sample count of references to valid blocks.
system.l27.avg_refs                         53.478706                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.362272                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    31.500666                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   386.563957                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3598.976951                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007691                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.094376                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.878656                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3194                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3196                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l27.Writeback_hits::total                  985                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3209                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3211                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3209                       # number of overall hits
system.l27.overall_hits::total                   3211                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          844                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  883                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          844                       # number of demand (read+write) misses
system.l27.demand_misses::total                   883                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          844                       # number of overall misses
system.l27.overall_misses::total                  883                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     34379609                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    377970395                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      412350004                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     34379609                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    377970395                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       412350004                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     34379609                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    377970395                       # number of overall miss cycles
system.l27.overall_miss_latency::total      412350004                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4038                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4079                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4053                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4094                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4053                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4094                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.209014                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.216475                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.208241                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.215681                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.208241                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.215681                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 881528.435897                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447832.221564                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 466987.546999                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 881528.435897                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447832.221564                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 466987.546999                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 881528.435897                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447832.221564                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 466987.546999                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 477                       # number of writebacks
system.l27.writebacks::total                      477                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          843                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             882                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          843                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              882                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          843                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             882                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     31578423                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    316606794                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    348185217                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     31578423                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    316606794                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    348185217                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     31578423                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    316606794                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    348185217                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.208767                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.216229                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.207994                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.215437                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.207994                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.215437                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 809703.153846                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375571.523132                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 394767.819728                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 809703.153846                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375571.523132                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 394767.819728                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 809703.153846                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375571.523132                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 394767.819728                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147756                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147756                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43477513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43477513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43477513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43477513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43477513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43477513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 887296.183673                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 887296.183673                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 887296.183673                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 887296.183673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 887296.183673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 887296.183673                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34999177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34999177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34999177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34999177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34999177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34999177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 921030.973684                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 921030.973684                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 921030.973684                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375372370                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375372370                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382382896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382382896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382382896                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382382896                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183767.009903                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183767.009903                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183091.215493                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183091.215493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183091.215493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183091.215493                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604642221                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604642221                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605614215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605614215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605614215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605614215                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149923.684850                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149923.684850                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149608.254694                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149608.254694                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149608.254694                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149608.254694                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.690571                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921347354                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1657099.557554                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.520531                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.170041                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039296                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843221                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882517                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1202322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1202322                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1202322                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1202322                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1202322                       # number of overall hits
system.cpu1.icache.overall_hits::total        1202322                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.cpu1.icache.overall_misses::total           39                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     22722937                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22722937                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     22722937                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22722937                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     22722937                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22722937                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1202361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1202361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1202361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1202361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1202361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1202361                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 582639.410256                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 582639.410256                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 582639.410256                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 582639.410256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 582639.410256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 582639.410256                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     19231468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19231468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     19231468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19231468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     19231468                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19231468                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 663154.068966                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 663154.068966                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 663154.068966                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5429                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205470240                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5685                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36142.522427                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   193.516854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    62.483146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.755925                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.244075                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1781036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1781036                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       329836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          776                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          776                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          772                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          772                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2110872                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2110872                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2110872                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2110872                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18578                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18578                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           26                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18604                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18604                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18604                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18604                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4180710571                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4180710571                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2228477                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2228477                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4182939048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4182939048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4182939048                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4182939048                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1799614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1799614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2129476                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2129476                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2129476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2129476                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010323                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000079                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008736                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225035.556626                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225035.556626                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85710.653846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85710.653846                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 224840.843260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 224840.843260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 224840.843260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 224840.843260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu1.dcache.writebacks::total              690                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13154                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13174                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13174                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5424                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5424                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5430                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5430                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    898045271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    898045271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       385380                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       385380                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    898430651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    898430651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    898430651                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    898430651                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002550                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002550                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165568.818400                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 165568.818400                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64230                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64230                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 165456.841805                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 165456.841805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 165456.841805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 165456.841805                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.692275                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921346548                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1657098.107914                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.522153                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.170123                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039298                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843221                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882520                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1201516                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1201516                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1201516                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1201516                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1201516                       # number of overall hits
system.cpu2.icache.overall_hits::total        1201516                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24440627                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24440627                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24440627                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24440627                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24440627                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24440627                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1201552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1201552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1201552                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1201552                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1201552                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1201552                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 678906.305556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 678906.305556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 678906.305556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 678906.305556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 678906.305556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 678906.305556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     21600485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21600485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     21600485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21600485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     21600485                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21600485                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 744844.310345                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 744844.310345                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 744844.310345                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5421                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205469707                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5677                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36193.360402                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   194.026552                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    61.973448                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.757916                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.242084                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1780499                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1780499                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       329836                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          779                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          779                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          773                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          773                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2110335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2110335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2110335                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2110335                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18617                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18617                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           26                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18643                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18643                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18643                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18643                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4212354381                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4212354381                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2098382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2098382                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4214452763                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4214452763                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4214452763                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4214452763                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1799116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1799116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2128978                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2128978                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2128978                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2128978                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010348                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010348                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000079                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008757                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008757                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008757                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008757                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226263.865338                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226263.865338                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        80707                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        80707                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226060.868047                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226060.868047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226060.868047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226060.868047                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          691                       # number of writebacks
system.cpu2.dcache.writebacks::total              691                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13202                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5415                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5415                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5421                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5421                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5421                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5421                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    904337553                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    904337553                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    904722153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    904722153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    904722153                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    904722153                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 167006.011634                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 167006.011634                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 166892.114555                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               521.592027                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1006952628                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1910726.049336                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.592027                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050628                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.835885                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1177303                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1177303                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1177303                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1177303                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1177303                       # number of overall hits
system.cpu3.icache.overall_hits::total        1177303                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     49326561                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     49326561                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     49326561                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     49326561                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     49326561                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     49326561                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1177356                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1177356                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1177356                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1177356                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1177356                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1177356                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 930689.830189                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 930689.830189                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 930689.830189                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 930689.830189                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 930689.830189                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 930689.830189                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33889931                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33889931                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33889931                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33889931                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33889931                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33889931                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 915944.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 915944.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 915944.081081                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 915944.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 915944.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 915944.081081                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6962                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               167353879                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7218                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              23185.630230                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.138502                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.861498                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.887260                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.112740                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       814708                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         814708                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673491                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1875                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1875                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1573                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1573                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1488199                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1488199                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1488199                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1488199                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17991                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17991                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           88                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18079                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18079                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18079                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18079                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4242027803                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4242027803                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     10744163                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     10744163                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4252771966                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4252771966                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4252771966                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4252771966                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       832699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       832699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673579                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673579                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1573                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1573                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1506278                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1506278                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1506278                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1506278                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021606                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021606                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012002                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012002                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012002                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012002                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235786.104330                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235786.104330                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 122092.761364                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 122092.761364                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 235232.699043                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 235232.699043                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 235232.699043                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 235232.699043                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1439                       # number of writebacks
system.cpu3.dcache.writebacks::total             1439                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11044                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11044                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           73                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11117                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11117                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11117                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11117                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6947                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6947                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6962                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6962                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6962                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6962                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1557300143                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1557300143                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1386354                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1386354                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1558686497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1558686497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1558686497                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1558686497                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008343                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008343                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004622                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004622                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 224168.726501                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 224168.726501                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 92423.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 92423.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 223884.874605                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 223884.874605                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 223884.874605                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 223884.874605                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               487.779272                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1004333314                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2033063.388664                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.779272                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052531                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.781698                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1233874                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1233874                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1233874                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1233874                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1233874                       # number of overall hits
system.cpu4.icache.overall_hits::total        1233874                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     69642293                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     69642293                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     69642293                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     69642293                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     69642293                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     69642293                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1233930                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1233930                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1233930                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1233930                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1233930                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1233930                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1243612.375000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1243612.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1243612.375000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     43499572                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     43499572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     43499572                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1115373.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3779                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148950195                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4035                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36914.546468                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.457231                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.542769                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.857255                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.142745                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       981676                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         981676                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       728719                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        728719                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1946                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1946                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1773                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1773                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1710395                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1710395                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1710395                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1710395                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9610                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9610                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           70                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9680                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9680                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9680                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9680                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1356715600                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1356715600                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5706943                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5706943                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1362422543                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1362422543                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1362422543                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1362422543                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       991286                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       991286                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       728789                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       728789                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1720075                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1720075                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1720075                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1720075                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009694                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000096                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005628                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005628                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005628                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005628                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 141177.481790                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 141177.481790                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81527.757143                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81527.757143                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 140746.130475                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 140746.130475                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 140746.130475                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 140746.130475                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu4.dcache.writebacks::total             1002                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5846                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5846                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           55                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5901                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5901                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5901                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5901                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3764                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3764                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3779                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3779                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3779                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3779                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    524546951                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    524546951                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1062107                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1062107                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    525609058                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    525609058                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    525609058                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    525609058                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002197                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002197                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002197                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002197                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 139358.913656                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 139358.913656                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70807.133333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70807.133333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 139086.810797                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 139086.810797                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 139086.810797                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 139086.810797                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               487.782692                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1004333181                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2033063.119433                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.782692                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052536                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.781703                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1233741                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1233741                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1233741                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1233741                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1233741                       # number of overall hits
system.cpu5.icache.overall_hits::total        1233741                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     70888287                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     70888287                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     70888287                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     70888287                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     70888287                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     70888287                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1233796                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1233796                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1233796                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1233796                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1233796                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1233796                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1288877.945455                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1288877.945455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1288877.945455                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     45679266                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     45679266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     45679266                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1171263.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3772                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148950490                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4028                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36978.771102                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.460759                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.539241                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.857269                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.142731                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       981743                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         981743                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       728960                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        728960                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1933                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1933                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1773                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1773                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1710703                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1710703                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1710703                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1710703                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9599                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9599                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           65                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9664                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9664                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9664                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9664                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1356642257                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1356642257                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      4938067                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      4938067                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1361580324                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1361580324                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1361580324                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1361580324                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       991342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       991342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       729025                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       729025                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1773                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1720367                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1720367                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1720367                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1720367                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009683                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009683                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000089                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005617                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005617                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005617                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005617                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 141331.623815                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 141331.623815                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 75970.261538                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 75970.261538                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 140892.003725                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 140892.003725                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 140892.003725                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 140892.003725                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          997                       # number of writebacks
system.cpu5.dcache.writebacks::total              997                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5841                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5841                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           51                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5892                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5892                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5892                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5892                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3758                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3758                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3772                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3772                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3772                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3772                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    523530071                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    523530071                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       942990                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       942990                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    524473061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    524473061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    524473061                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    524473061                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002193                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002193                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002193                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002193                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 139310.822512                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 139310.822512                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67356.428571                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67356.428571                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 139043.759544                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 139043.759544                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 139043.759544                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 139043.759544                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.693328                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004333773                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2041328.806911                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.693328                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050791                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779957                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1234333                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1234333                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1234333                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1234333                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1234333                       # number of overall hits
system.cpu6.icache.overall_hits::total        1234333                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63030535                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63030535                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63030535                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63030535                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63030535                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63030535                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1234385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1234385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1234385                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1234385                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1234385                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1234385                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1212125.673077                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1212125.673077                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1212125.673077                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1212125.673077                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1212125.673077                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1212125.673077                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     41928229                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     41928229                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     41928229                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     41928229                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     41928229                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     41928229                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1133195.378378                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1133195.378378                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1133195.378378                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1133195.378378                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1133195.378378                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1133195.378378                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3787                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148951361                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4043                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36841.790997                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.463354                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.536646                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       982159                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         982159                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       729407                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        729407                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1939                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1939                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1775                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1711566                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1711566                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1711566                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1711566                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9644                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9644                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           57                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9701                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9701                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9701                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9701                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1344466088                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1344466088                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      4529024                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4529024                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1348995112                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1348995112                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1348995112                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1348995112                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       991803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       991803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       729464                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       729464                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1721267                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1721267                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1721267                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1721267                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009724                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009724                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000078                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000078                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005636                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005636                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005636                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005636                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139409.590212                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139409.590212                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79456.561404                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79456.561404                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139057.325224                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139057.325224                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139057.325224                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139057.325224                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1003                       # number of writebacks
system.cpu6.dcache.writebacks::total             1003                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5871                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5871                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           43                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5914                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5914                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5914                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5914                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3773                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3773                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3787                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3787                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    520055389                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    520055389                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       960367                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       960367                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    521015756                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    521015756                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    521015756                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    521015756                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002200                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002200                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 137836.042672                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 137836.042672                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68597.642857                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68597.642857                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 137580.078162                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 137580.078162                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 137580.078162                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 137580.078162                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               508.138524                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001231249                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940370.637597                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.138524                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053107                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.814325                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1223153                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1223153                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1223153                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1223153                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1223153                       # number of overall hits
system.cpu7.icache.overall_hits::total        1223153                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     43735001                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     43735001                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     43735001                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     43735001                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     43735001                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     43735001                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1223205                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1223205                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1223205                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1223205                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1223205                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1223205                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 841057.711538                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 841057.711538                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 841057.711538                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 841057.711538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 841057.711538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 841057.711538                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     34837562                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     34837562                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     34837562                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     34837562                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     34837562                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     34837562                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 849696.634146                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 849696.634146                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 849696.634146                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 849696.634146                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 849696.634146                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 849696.634146                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4053                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152644508                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4309                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35424.578324                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.992336                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.007664                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.863251                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.136749                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       840381                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         840381                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       706225                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        706225                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1811                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1698                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1546606                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1546606                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1546606                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1546606                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12928                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12928                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13014                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13014                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13014                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13014                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2346433243                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2346433243                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7147057                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7147057                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2353580300                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2353580300                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2353580300                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2353580300                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       853309                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       853309                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       706311                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       706311                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1559620                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1559620                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1559620                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1559620                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015150                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015150                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008344                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008344                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008344                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008344                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 181500.096148                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 181500.096148                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83105.313953                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83105.313953                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 180849.877055                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 180849.877055                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 180849.877055                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 180849.877055                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu7.dcache.writebacks::total              985                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8890                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8890                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8961                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8961                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4038                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4038                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4053                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4053                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4053                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4053                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    592952160                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    592952160                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       971958                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       971958                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    593924118                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    593924118                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    593924118                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    593924118                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002599                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002599                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146843.031204                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146843.031204                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64797.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64797.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146539.382679                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146539.382679                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146539.382679                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146539.382679                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
