library ieee;
use ieee.std_logic_1164;
 entity mux_1 is 
 port(a,b,s:in std_logic;
 y:out std_logic);
 
 architecture behavioral of mux_1 is
 begin 
 process(a,b,s)
 begin
 y<=a when s='0' else b;
 end process;
 end behavioral;
 