{"vcs1":{"timestamp_begin":1754274316.555976769, "rt":10.00, "ut":10.54, "st":0.54}}
{"vcselab":{"timestamp_begin":1754274326.755955723, "rt":0.46, "ut":0.33, "st":0.14}}
{"link":{"timestamp_begin":1754274327.356211533, "rt":0.69, "ut":0.45, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754274314.792224054}
{"VCS_COMP_START_TIME": 1754274314.792224054}
{"VCS_COMP_END_TIME": 1754274328.401788278}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 483876}}
{"vcselab": {"peak_mem": 183136}}
