INFO: [VRFC 10-163] Analyzing VHDL file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/bd/design_acc/ip/design_acc_rst_ps7_0_100M_0/sim/design_acc_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_acc_rst_ps7_0_100M_0'
