RESPONSE_ADDRESS	ENABLE_SCL
[1]RESPONSE	[1]next_state_rx
[1]RESPONSE	[1]next_state_tx
[1]DATA0_8	[1]next_state_rx
[1]DATA0_8	[1]next_state_tx
[1]next_state_rx	state_rx
[1]DATA0_1	[1]next_state_rx
[1]DATA0_1	[1]next_state_tx
[1]DATA1_1	[1]next_state_rx
[1]DATA1_1	[1]next_state_tx
[1]DATA0_2	[1]next_state_rx
[1]DATA0_2	[1]next_state_tx
[1]count_timeout	[1]next_state_tx
[1]DATA1_5	[1]next_state_rx
[1]DATA1_5	[1]next_state_tx
RESPONSE_DATA1_1	ENABLE_SCL
[1]IDLE	[1]next_state_rx
[1]IDLE	state_rx
[1]IDLE	state_tx
[1]IDLE	[1]next_state_tx
[1]CONTROLIN_7	[1]next_state_rx
[1]CONTROLIN_7	[1]next_state_tx
RESPONSE_CIN	ENABLE_SCL
[1]CONTROLIN_5	[1]next_state_rx
[1]CONTROLIN_5	[1]next_state_tx
[1]CONTROLIN_2	[1]next_state_rx
[1]CONTROLIN_2	[1]next_state_tx
[1]CONTROLIN_3	[1]next_state_rx
[1]CONTROLIN_3	[1]next_state_tx
[1]state_rx	[1]next_state_rx
[1]CONTROLIN_1	[1]next_state_rx
[1]CONTROLIN_1	[1]next_state_tx
[1]DATA0_4	[1]next_state_rx
[1]DATA0_4	[1]next_state_tx
[1]DATA0_5	[1]next_state_rx
[1]DATA0_5	[1]next_state_tx
[1]DATA0_6	[1]next_state_rx
[1]DATA0_6	[1]next_state_tx
[1]DATA0_7	[1]next_state_rx
[1]DATA0_7	[1]next_state_tx
[1]DATA1_8	[1]next_state_rx
[1]DATA1_8	[1]next_state_tx
[1]CONTROLIN_8	[1]next_state_rx
[1]CONTROLIN_8	[1]next_state_tx
[1]DATA0_3	[1]next_state_rx
[1]DATA0_3	[1]next_state_tx
[1]state_tx	[1]next_state_tx
[1]count_send_data	[1]next_state_tx
[1]PRESETn	state_rx
[1]PRESETn	state_tx
[1]count_tx	[1]next_state_tx
[1]count_rx	[1]next_state_rx
[1]BR_CLK_O_RX	[1]next_state_rx
[1]DELAY_BYTES	[1]next_state_rx
[1]DELAY_BYTES	[1]next_state_tx
[1]DATA1_4	[1]next_state_rx
[1]DATA1_4	[1]next_state_tx
[1]SDA_OUT_RX	[1]next_state_rx
[1]CONTROLIN_4	[1]next_state_rx
[1]CONTROLIN_4	[1]next_state_tx
[1]fifo_tx_f_full	[1]next_state_tx
[1]CONTROLIN_6	[1]next_state_rx
[1]CONTROLIN_6	[1]next_state_tx
[1]DATA1_6	[1]next_state_rx
[1]DATA1_6	[1]next_state_tx
[1]RESPONSE_ADDRESS	[1]next_state_rx
[1]RESPONSE_ADDRESS	[1]next_state_tx
[1]DATA1_7	[1]next_state_rx
[1]DATA1_7	[1]next_state_tx
state_rx	ENABLE_SCL
[1]next_state_tx	state_tx
[1]count_receive_data	[1]next_state_rx
[1]DATA1_3	[1]next_state_rx
[1]DATA1_3	[1]next_state_tx
[1]fifo_tx_f_empty	[1]next_state_tx
[1]TIMEOUT_TX	[1]next_state_tx
[1]STOP	[1]next_state_rx
[1]STOP	[1]next_state_tx
RESPONSE_DATA0_1	ENABLE_SCL
[1]fifo_rx_data_in	[1]next_state_rx
[1]RESPONSE_DATA0_1	[1]next_state_rx
[1]RESPONSE_DATA0_1	[1]next_state_tx
[1]DATA_CONFIG_REG	[1]next_state_rx
[1]DATA_CONFIG_REG	[1]next_state_tx
[1]DATA1_2	[1]next_state_rx
[1]DATA1_2	[1]next_state_tx
[1]RESPONSE_DATA1_1	[1]next_state_rx
[1]RESPONSE_DATA1_1	[1]next_state_tx
[1]ADDRESS_2	[1]next_state_rx
[1]ADDRESS_2	[1]next_state_tx
[1]ADDRESS_3	[1]next_state_rx
[1]ADDRESS_3	[1]next_state_tx
[1]ADDRESS_1	[1]next_state_rx
[1]ADDRESS_1	[1]next_state_tx
[1]ADDRESS_6	[1]next_state_rx
[1]ADDRESS_6	[1]next_state_tx
[1]ADDRESS_7	[1]next_state_rx
[1]ADDRESS_7	[1]next_state_tx
[1]ADDRESS_4	[1]next_state_rx
[1]ADDRESS_4	[1]next_state_tx
[1]ADDRESS_5	[1]next_state_rx
[1]ADDRESS_5	[1]next_state_tx
[1]START	[1]next_state_rx
[1]START	[1]next_state_tx
[1]ADDRESS_8	[1]next_state_rx
[1]ADDRESS_8	[1]next_state_tx
[1]NACK	[1]next_state_rx
[1]NACK	[1]next_state_tx
[1]RESPONSE_CIN	[1]next_state_rx
[1]RESPONSE_CIN	[1]next_state_tx
state_tx	ENABLE_SCL