v2.0 raw
# (":fac", 17)
# (":prologue", 49)
# (":recurse", 29)
85 # @00 LoadLo(Constant(5))
09 # @01 StoreReg(B)
8f # @02 LoadLo(Constant(15))
5e # @03 Add(SP)
0e # @04 StoreReg(SP)
84 # @05 LoadLo(Constant(4))
5f # @06 Add(PC)
7e # @07 StoreMem(SP)
81 # @08 LoadLo(Label(":fac")) LoadLo(Constant(1))
91 # @09 LoadHi(Label(":fac")) LoadHi(Constant(1))
0f # @0a StoreReg(PC)
81 # @0b LoadLo(Constant(1))
5e # @0c Add(SP)
0e # @0d StoreReg(SP)
8f # @0e LoadLo(Constant(15))
9f # @0f LoadHi(Constant(15))
0f # @10 StoreReg(PC)
# # int fac(int n #b# ) {
# #     int product; # c
# #     if (n == 0) {
# #       product = 1;
# #     } else {
# #       product = n;
# #       product *= fac(n-1); //:recurse
# #     }
# #     :prologue
# #     return sum;
# # }
# ":fac"
8f # @11 LoadLo(Constant(15))
5e # @12 Add(SP)
0e # @13 StoreReg(SP)
02 # @14 LoadReg(C)
7e # @15 StoreMem(SP)
01 # @16 LoadReg(B)
a5 # @17 Jnz(Label(":recurse")) Jnz(Constant(5))
81 # @18 LoadLo(Constant(1))
0a # @19 StoreReg(C)
81 # @1a LoadLo(Label(":prologue")) LoadLo(Constant(1))
93 # @1b LoadHi(Label(":prologue")) LoadHi(Constant(3))
0f # @1c StoreReg(PC)
# ":recurse"
01 # @1d LoadReg(B)
0a # @1e StoreReg(C)
8f # @1f LoadLo(Constant(15))
59 # @20 Add(B)
09 # @21 StoreReg(B)
8f # @22 LoadLo(Constant(15))
5e # @23 Add(SP)
0e # @24 StoreReg(SP)
84 # @25 LoadLo(Constant(4))
5f # @26 Add(PC)
7e # @27 StoreMem(SP)
81 # @28 LoadLo(Label(":fac")) LoadLo(Constant(1))
91 # @29 LoadHi(Label(":fac")) LoadHi(Constant(1))
0f # @2a StoreReg(PC)
81 # @2b LoadLo(Constant(1))
5e # @2c Add(SP)
0e # @2d StoreReg(SP)
01 # @2e LoadReg(B)
6a # @2f Mul(C)
0a # @30 StoreReg(C)
# ":prologue"
02 # @31 LoadReg(C)
09 # @32 StoreReg(B)
76 # @33 LoadMem(SP)
0a # @34 StoreReg(C)
81 # @35 LoadLo(Constant(1))
5e # @36 Add(SP)
0e # @37 StoreReg(SP)
76 # @38 LoadMem(SP)
0f # @39 StoreReg(PC)
# PC:00 [0, 0, 0, 0, 0, 0, 255, 0] LoadLo(Constant(5)) [5, 0, 0, 0, 0, 0, 255, 1]
# PC:01 [5, 0, 0, 0, 0, 0, 255, 1] StoreReg(B) [5, 5, 0, 0, 0, 0, 255, 2]
# PC:02 [5, 5, 0, 0, 0, 0, 255, 2] LoadLo(Constant(15)) [255, 5, 0, 0, 0, 0, 255, 3]
# PC:03 [255, 5, 0, 0, 0, 0, 255, 3] Add(SP) [254, 5, 0, 0, 0, 0, 255, 4]
# PC:04 [254, 5, 0, 0, 0, 0, 255, 4] StoreReg(SP) [254, 5, 0, 0, 0, 0, 254, 5]
# PC:05 [254, 5, 0, 0, 0, 0, 254, 5] LoadLo(Constant(4)) [4, 5, 0, 0, 0, 0, 254, 6]
# PC:06 [4, 5, 0, 0, 0, 0, 254, 6] Add(PC) [11, 5, 0, 0, 0, 0, 254, 7]
# PC:07 [11, 5, 0, 0, 0, 0, 254, 7] StoreMem(SP) [11, 5, 0, 0, 0, 0, 254, 8]
# PC:08 [11, 5, 0, 0, 0, 0, 254, 8] LoadLo(Constant(1)) [1, 5, 0, 0, 0, 0, 254, 9]
# PC:09 [1, 5, 0, 0, 0, 0, 254, 9] LoadHi(Constant(1)) [17, 5, 0, 0, 0, 0, 254, 10]
# PC:0a [17, 5, 0, 0, 0, 0, 254, 10] StoreReg(PC) [17, 5, 0, 0, 0, 0, 254, 17]
# PC:11 [17, 5, 0, 0, 0, 0, 254, 17] LoadLo(Constant(15)) [255, 5, 0, 0, 0, 0, 254, 18]
# PC:12 [255, 5, 0, 0, 0, 0, 254, 18] Add(SP) [253, 5, 0, 0, 0, 0, 254, 19]
# PC:13 [253, 5, 0, 0, 0, 0, 254, 19] StoreReg(SP) [253, 5, 0, 0, 0, 0, 253, 20]
# PC:14 [253, 5, 0, 0, 0, 0, 253, 20] LoadReg(C) [0, 5, 0, 0, 0, 0, 253, 21]
# PC:15 [0, 5, 0, 0, 0, 0, 253, 21] StoreMem(SP) [0, 5, 0, 0, 0, 0, 253, 22]
# PC:16 [0, 5, 0, 0, 0, 0, 253, 22] LoadReg(B) [5, 5, 0, 0, 0, 0, 253, 23]
# PC:17 [5, 5, 0, 0, 0, 0, 253, 23] Jnz(Constant(5)) [5, 5, 0, 0, 0, 0, 253, 29]
# PC:1d [5, 5, 0, 0, 0, 0, 253, 29] LoadReg(B) [5, 5, 0, 0, 0, 0, 253, 30]
# PC:1e [5, 5, 0, 0, 0, 0, 253, 30] StoreReg(C) [5, 5, 5, 0, 0, 0, 253, 31]
# PC:1f [5, 5, 5, 0, 0, 0, 253, 31] LoadLo(Constant(15)) [255, 5, 5, 0, 0, 0, 253, 32]
# PC:20 [255, 5, 5, 0, 0, 0, 253, 32] Add(B) [4, 5, 5, 0, 0, 0, 253, 33]
# PC:21 [4, 5, 5, 0, 0, 0, 253, 33] StoreReg(B) [4, 4, 5, 0, 0, 0, 253, 34]
# PC:22 [4, 4, 5, 0, 0, 0, 253, 34] LoadLo(Constant(15)) [255, 4, 5, 0, 0, 0, 253, 35]
# PC:23 [255, 4, 5, 0, 0, 0, 253, 35] Add(SP) [252, 4, 5, 0, 0, 0, 253, 36]
# PC:24 [252, 4, 5, 0, 0, 0, 253, 36] StoreReg(SP) [252, 4, 5, 0, 0, 0, 252, 37]
# PC:25 [252, 4, 5, 0, 0, 0, 252, 37] LoadLo(Constant(4)) [4, 4, 5, 0, 0, 0, 252, 38]
# PC:26 [4, 4, 5, 0, 0, 0, 252, 38] Add(PC) [43, 4, 5, 0, 0, 0, 252, 39]
# PC:27 [43, 4, 5, 0, 0, 0, 252, 39] StoreMem(SP) [43, 4, 5, 0, 0, 0, 252, 40]
# PC:28 [43, 4, 5, 0, 0, 0, 252, 40] LoadLo(Constant(1)) [1, 4, 5, 0, 0, 0, 252, 41]
# PC:29 [1, 4, 5, 0, 0, 0, 252, 41] LoadHi(Constant(1)) [17, 4, 5, 0, 0, 0, 252, 42]
# PC:2a [17, 4, 5, 0, 0, 0, 252, 42] StoreReg(PC) [17, 4, 5, 0, 0, 0, 252, 17]
# PC:11 [17, 4, 5, 0, 0, 0, 252, 17] LoadLo(Constant(15)) [255, 4, 5, 0, 0, 0, 252, 18]
# PC:12 [255, 4, 5, 0, 0, 0, 252, 18] Add(SP) [251, 4, 5, 0, 0, 0, 252, 19]
# PC:13 [251, 4, 5, 0, 0, 0, 252, 19] StoreReg(SP) [251, 4, 5, 0, 0, 0, 251, 20]
# PC:14 [251, 4, 5, 0, 0, 0, 251, 20] LoadReg(C) [5, 4, 5, 0, 0, 0, 251, 21]
# PC:15 [5, 4, 5, 0, 0, 0, 251, 21] StoreMem(SP) [5, 4, 5, 0, 0, 0, 251, 22]
# PC:16 [5, 4, 5, 0, 0, 0, 251, 22] LoadReg(B) [4, 4, 5, 0, 0, 0, 251, 23]
# PC:17 [4, 4, 5, 0, 0, 0, 251, 23] Jnz(Constant(5)) [4, 4, 5, 0, 0, 0, 251, 29]
# PC:1d [4, 4, 5, 0, 0, 0, 251, 29] LoadReg(B) [4, 4, 5, 0, 0, 0, 251, 30]
# PC:1e [4, 4, 5, 0, 0, 0, 251, 30] StoreReg(C) [4, 4, 4, 0, 0, 0, 251, 31]
# PC:1f [4, 4, 4, 0, 0, 0, 251, 31] LoadLo(Constant(15)) [255, 4, 4, 0, 0, 0, 251, 32]
# PC:20 [255, 4, 4, 0, 0, 0, 251, 32] Add(B) [3, 4, 4, 0, 0, 0, 251, 33]
# PC:21 [3, 4, 4, 0, 0, 0, 251, 33] StoreReg(B) [3, 3, 4, 0, 0, 0, 251, 34]
# PC:22 [3, 3, 4, 0, 0, 0, 251, 34] LoadLo(Constant(15)) [255, 3, 4, 0, 0, 0, 251, 35]
# PC:23 [255, 3, 4, 0, 0, 0, 251, 35] Add(SP) [250, 3, 4, 0, 0, 0, 251, 36]
# PC:24 [250, 3, 4, 0, 0, 0, 251, 36] StoreReg(SP) [250, 3, 4, 0, 0, 0, 250, 37]
# PC:25 [250, 3, 4, 0, 0, 0, 250, 37] LoadLo(Constant(4)) [4, 3, 4, 0, 0, 0, 250, 38]
# PC:26 [4, 3, 4, 0, 0, 0, 250, 38] Add(PC) [43, 3, 4, 0, 0, 0, 250, 39]
# PC:27 [43, 3, 4, 0, 0, 0, 250, 39] StoreMem(SP) [43, 3, 4, 0, 0, 0, 250, 40]
# PC:28 [43, 3, 4, 0, 0, 0, 250, 40] LoadLo(Constant(1)) [1, 3, 4, 0, 0, 0, 250, 41]
# PC:29 [1, 3, 4, 0, 0, 0, 250, 41] LoadHi(Constant(1)) [17, 3, 4, 0, 0, 0, 250, 42]
# PC:2a [17, 3, 4, 0, 0, 0, 250, 42] StoreReg(PC) [17, 3, 4, 0, 0, 0, 250, 17]
# PC:11 [17, 3, 4, 0, 0, 0, 250, 17] LoadLo(Constant(15)) [255, 3, 4, 0, 0, 0, 250, 18]
# PC:12 [255, 3, 4, 0, 0, 0, 250, 18] Add(SP) [249, 3, 4, 0, 0, 0, 250, 19]
# PC:13 [249, 3, 4, 0, 0, 0, 250, 19] StoreReg(SP) [249, 3, 4, 0, 0, 0, 249, 20]
# PC:14 [249, 3, 4, 0, 0, 0, 249, 20] LoadReg(C) [4, 3, 4, 0, 0, 0, 249, 21]
# PC:15 [4, 3, 4, 0, 0, 0, 249, 21] StoreMem(SP) [4, 3, 4, 0, 0, 0, 249, 22]
# PC:16 [4, 3, 4, 0, 0, 0, 249, 22] LoadReg(B) [3, 3, 4, 0, 0, 0, 249, 23]
# PC:17 [3, 3, 4, 0, 0, 0, 249, 23] Jnz(Constant(5)) [3, 3, 4, 0, 0, 0, 249, 29]
# PC:1d [3, 3, 4, 0, 0, 0, 249, 29] LoadReg(B) [3, 3, 4, 0, 0, 0, 249, 30]
# PC:1e [3, 3, 4, 0, 0, 0, 249, 30] StoreReg(C) [3, 3, 3, 0, 0, 0, 249, 31]
# PC:1f [3, 3, 3, 0, 0, 0, 249, 31] LoadLo(Constant(15)) [255, 3, 3, 0, 0, 0, 249, 32]
# PC:20 [255, 3, 3, 0, 0, 0, 249, 32] Add(B) [2, 3, 3, 0, 0, 0, 249, 33]
# PC:21 [2, 3, 3, 0, 0, 0, 249, 33] StoreReg(B) [2, 2, 3, 0, 0, 0, 249, 34]
# PC:22 [2, 2, 3, 0, 0, 0, 249, 34] LoadLo(Constant(15)) [255, 2, 3, 0, 0, 0, 249, 35]
# PC:23 [255, 2, 3, 0, 0, 0, 249, 35] Add(SP) [248, 2, 3, 0, 0, 0, 249, 36]
# PC:24 [248, 2, 3, 0, 0, 0, 249, 36] StoreReg(SP) [248, 2, 3, 0, 0, 0, 248, 37]
# PC:25 [248, 2, 3, 0, 0, 0, 248, 37] LoadLo(Constant(4)) [4, 2, 3, 0, 0, 0, 248, 38]
# PC:26 [4, 2, 3, 0, 0, 0, 248, 38] Add(PC) [43, 2, 3, 0, 0, 0, 248, 39]
# PC:27 [43, 2, 3, 0, 0, 0, 248, 39] StoreMem(SP) [43, 2, 3, 0, 0, 0, 248, 40]
# PC:28 [43, 2, 3, 0, 0, 0, 248, 40] LoadLo(Constant(1)) [1, 2, 3, 0, 0, 0, 248, 41]
# PC:29 [1, 2, 3, 0, 0, 0, 248, 41] LoadHi(Constant(1)) [17, 2, 3, 0, 0, 0, 248, 42]
# PC:2a [17, 2, 3, 0, 0, 0, 248, 42] StoreReg(PC) [17, 2, 3, 0, 0, 0, 248, 17]
# PC:11 [17, 2, 3, 0, 0, 0, 248, 17] LoadLo(Constant(15)) [255, 2, 3, 0, 0, 0, 248, 18]
# PC:12 [255, 2, 3, 0, 0, 0, 248, 18] Add(SP) [247, 2, 3, 0, 0, 0, 248, 19]
# PC:13 [247, 2, 3, 0, 0, 0, 248, 19] StoreReg(SP) [247, 2, 3, 0, 0, 0, 247, 20]
# PC:14 [247, 2, 3, 0, 0, 0, 247, 20] LoadReg(C) [3, 2, 3, 0, 0, 0, 247, 21]
# PC:15 [3, 2, 3, 0, 0, 0, 247, 21] StoreMem(SP) [3, 2, 3, 0, 0, 0, 247, 22]
# PC:16 [3, 2, 3, 0, 0, 0, 247, 22] LoadReg(B) [2, 2, 3, 0, 0, 0, 247, 23]
# PC:17 [2, 2, 3, 0, 0, 0, 247, 23] Jnz(Constant(5)) [2, 2, 3, 0, 0, 0, 247, 29]
# PC:1d [2, 2, 3, 0, 0, 0, 247, 29] LoadReg(B) [2, 2, 3, 0, 0, 0, 247, 30]
# PC:1e [2, 2, 3, 0, 0, 0, 247, 30] StoreReg(C) [2, 2, 2, 0, 0, 0, 247, 31]
# PC:1f [2, 2, 2, 0, 0, 0, 247, 31] LoadLo(Constant(15)) [255, 2, 2, 0, 0, 0, 247, 32]
# PC:20 [255, 2, 2, 0, 0, 0, 247, 32] Add(B) [1, 2, 2, 0, 0, 0, 247, 33]
# PC:21 [1, 2, 2, 0, 0, 0, 247, 33] StoreReg(B) [1, 1, 2, 0, 0, 0, 247, 34]
# PC:22 [1, 1, 2, 0, 0, 0, 247, 34] LoadLo(Constant(15)) [255, 1, 2, 0, 0, 0, 247, 35]
# PC:23 [255, 1, 2, 0, 0, 0, 247, 35] Add(SP) [246, 1, 2, 0, 0, 0, 247, 36]
# PC:24 [246, 1, 2, 0, 0, 0, 247, 36] StoreReg(SP) [246, 1, 2, 0, 0, 0, 246, 37]
# PC:25 [246, 1, 2, 0, 0, 0, 246, 37] LoadLo(Constant(4)) [4, 1, 2, 0, 0, 0, 246, 38]
# PC:26 [4, 1, 2, 0, 0, 0, 246, 38] Add(PC) [43, 1, 2, 0, 0, 0, 246, 39]
# PC:27 [43, 1, 2, 0, 0, 0, 246, 39] StoreMem(SP) [43, 1, 2, 0, 0, 0, 246, 40]
# PC:28 [43, 1, 2, 0, 0, 0, 246, 40] LoadLo(Constant(1)) [1, 1, 2, 0, 0, 0, 246, 41]
# PC:29 [1, 1, 2, 0, 0, 0, 246, 41] LoadHi(Constant(1)) [17, 1, 2, 0, 0, 0, 246, 42]
# PC:2a [17, 1, 2, 0, 0, 0, 246, 42] StoreReg(PC) [17, 1, 2, 0, 0, 0, 246, 17]
# PC:11 [17, 1, 2, 0, 0, 0, 246, 17] LoadLo(Constant(15)) [255, 1, 2, 0, 0, 0, 246, 18]
# PC:12 [255, 1, 2, 0, 0, 0, 246, 18] Add(SP) [245, 1, 2, 0, 0, 0, 246, 19]
# PC:13 [245, 1, 2, 0, 0, 0, 246, 19] StoreReg(SP) [245, 1, 2, 0, 0, 0, 245, 20]
# PC:14 [245, 1, 2, 0, 0, 0, 245, 20] LoadReg(C) [2, 1, 2, 0, 0, 0, 245, 21]
# PC:15 [2, 1, 2, 0, 0, 0, 245, 21] StoreMem(SP) [2, 1, 2, 0, 0, 0, 245, 22]
# PC:16 [2, 1, 2, 0, 0, 0, 245, 22] LoadReg(B) [1, 1, 2, 0, 0, 0, 245, 23]
# PC:17 [1, 1, 2, 0, 0, 0, 245, 23] Jnz(Constant(5)) [1, 1, 2, 0, 0, 0, 245, 29]
# PC:1d [1, 1, 2, 0, 0, 0, 245, 29] LoadReg(B) [1, 1, 2, 0, 0, 0, 245, 30]
# PC:1e [1, 1, 2, 0, 0, 0, 245, 30] StoreReg(C) [1, 1, 1, 0, 0, 0, 245, 31]
# PC:1f [1, 1, 1, 0, 0, 0, 245, 31] LoadLo(Constant(15)) [255, 1, 1, 0, 0, 0, 245, 32]
# PC:20 [255, 1, 1, 0, 0, 0, 245, 32] Add(B) [0, 1, 1, 0, 0, 0, 245, 33]
# PC:21 [0, 1, 1, 0, 0, 0, 245, 33] StoreReg(B) [0, 0, 1, 0, 0, 0, 245, 34]
# PC:22 [0, 0, 1, 0, 0, 0, 245, 34] LoadLo(Constant(15)) [255, 0, 1, 0, 0, 0, 245, 35]
# PC:23 [255, 0, 1, 0, 0, 0, 245, 35] Add(SP) [244, 0, 1, 0, 0, 0, 245, 36]
# PC:24 [244, 0, 1, 0, 0, 0, 245, 36] StoreReg(SP) [244, 0, 1, 0, 0, 0, 244, 37]
# PC:25 [244, 0, 1, 0, 0, 0, 244, 37] LoadLo(Constant(4)) [4, 0, 1, 0, 0, 0, 244, 38]
# PC:26 [4, 0, 1, 0, 0, 0, 244, 38] Add(PC) [43, 0, 1, 0, 0, 0, 244, 39]
# PC:27 [43, 0, 1, 0, 0, 0, 244, 39] StoreMem(SP) [43, 0, 1, 0, 0, 0, 244, 40]
# PC:28 [43, 0, 1, 0, 0, 0, 244, 40] LoadLo(Constant(1)) [1, 0, 1, 0, 0, 0, 244, 41]
# PC:29 [1, 0, 1, 0, 0, 0, 244, 41] LoadHi(Constant(1)) [17, 0, 1, 0, 0, 0, 244, 42]
# PC:2a [17, 0, 1, 0, 0, 0, 244, 42] StoreReg(PC) [17, 0, 1, 0, 0, 0, 244, 17]
# PC:11 [17, 0, 1, 0, 0, 0, 244, 17] LoadLo(Constant(15)) [255, 0, 1, 0, 0, 0, 244, 18]
# PC:12 [255, 0, 1, 0, 0, 0, 244, 18] Add(SP) [243, 0, 1, 0, 0, 0, 244, 19]
# PC:13 [243, 0, 1, 0, 0, 0, 244, 19] StoreReg(SP) [243, 0, 1, 0, 0, 0, 243, 20]
# PC:14 [243, 0, 1, 0, 0, 0, 243, 20] LoadReg(C) [1, 0, 1, 0, 0, 0, 243, 21]
# PC:15 [1, 0, 1, 0, 0, 0, 243, 21] StoreMem(SP) [1, 0, 1, 0, 0, 0, 243, 22]
# PC:16 [1, 0, 1, 0, 0, 0, 243, 22] LoadReg(B) [0, 0, 1, 0, 0, 0, 243, 23]
# PC:17 [0, 0, 1, 0, 0, 0, 243, 23] Jnz(Constant(5)) [0, 0, 1, 0, 0, 0, 243, 24]
# PC:18 [0, 0, 1, 0, 0, 0, 243, 24] LoadLo(Constant(1)) [1, 0, 1, 0, 0, 0, 243, 25]
# PC:19 [1, 0, 1, 0, 0, 0, 243, 25] StoreReg(C) [1, 0, 1, 0, 0, 0, 243, 26]
# PC:1a [1, 0, 1, 0, 0, 0, 243, 26] LoadLo(Constant(1)) [1, 0, 1, 0, 0, 0, 243, 27]
# PC:1b [1, 0, 1, 0, 0, 0, 243, 27] LoadHi(Constant(3)) [49, 0, 1, 0, 0, 0, 243, 28]
# PC:1c [49, 0, 1, 0, 0, 0, 243, 28] StoreReg(PC) [49, 0, 1, 0, 0, 0, 243, 49]
# PC:31 [49, 0, 1, 0, 0, 0, 243, 49] LoadReg(C) [1, 0, 1, 0, 0, 0, 243, 50]
# PC:32 [1, 0, 1, 0, 0, 0, 243, 50] StoreReg(B) [1, 1, 1, 0, 0, 0, 243, 51]
# PC:33 [1, 1, 1, 0, 0, 0, 243, 51] LoadMem(SP) [1, 1, 1, 0, 0, 0, 243, 52]
# PC:34 [1, 1, 1, 0, 0, 0, 243, 52] StoreReg(C) [1, 1, 1, 0, 0, 0, 243, 53]
# PC:35 [1, 1, 1, 0, 0, 0, 243, 53] LoadLo(Constant(1)) [1, 1, 1, 0, 0, 0, 243, 54]
# PC:36 [1, 1, 1, 0, 0, 0, 243, 54] Add(SP) [244, 1, 1, 0, 0, 0, 243, 55]
# PC:37 [244, 1, 1, 0, 0, 0, 243, 55] StoreReg(SP) [244, 1, 1, 0, 0, 0, 244, 56]
# PC:38 [244, 1, 1, 0, 0, 0, 244, 56] LoadMem(SP) [43, 1, 1, 0, 0, 0, 244, 57]
# PC:39 [43, 1, 1, 0, 0, 0, 244, 57] StoreReg(PC) [43, 1, 1, 0, 0, 0, 244, 43]
# PC:2b [43, 1, 1, 0, 0, 0, 244, 43] LoadLo(Constant(1)) [1, 1, 1, 0, 0, 0, 244, 44]
# PC:2c [1, 1, 1, 0, 0, 0, 244, 44] Add(SP) [245, 1, 1, 0, 0, 0, 244, 45]
# PC:2d [245, 1, 1, 0, 0, 0, 244, 45] StoreReg(SP) [245, 1, 1, 0, 0, 0, 245, 46]
# PC:2e [245, 1, 1, 0, 0, 0, 245, 46] LoadReg(B) [1, 1, 1, 0, 0, 0, 245, 47]
# PC:2f [1, 1, 1, 0, 0, 0, 245, 47] Mul(C) [1, 1, 1, 0, 0, 0, 245, 48]
# PC:30 [1, 1, 1, 0, 0, 0, 245, 48] StoreReg(C) [1, 1, 1, 0, 0, 0, 245, 49]
# PC:31 [1, 1, 1, 0, 0, 0, 245, 49] LoadReg(C) [1, 1, 1, 0, 0, 0, 245, 50]
# PC:32 [1, 1, 1, 0, 0, 0, 245, 50] StoreReg(B) [1, 1, 1, 0, 0, 0, 245, 51]
# PC:33 [1, 1, 1, 0, 0, 0, 245, 51] LoadMem(SP) [2, 1, 1, 0, 0, 0, 245, 52]
# PC:34 [2, 1, 1, 0, 0, 0, 245, 52] StoreReg(C) [2, 1, 2, 0, 0, 0, 245, 53]
# PC:35 [2, 1, 2, 0, 0, 0, 245, 53] LoadLo(Constant(1)) [1, 1, 2, 0, 0, 0, 245, 54]
# PC:36 [1, 1, 2, 0, 0, 0, 245, 54] Add(SP) [246, 1, 2, 0, 0, 0, 245, 55]
# PC:37 [246, 1, 2, 0, 0, 0, 245, 55] StoreReg(SP) [246, 1, 2, 0, 0, 0, 246, 56]
# PC:38 [246, 1, 2, 0, 0, 0, 246, 56] LoadMem(SP) [43, 1, 2, 0, 0, 0, 246, 57]
# PC:39 [43, 1, 2, 0, 0, 0, 246, 57] StoreReg(PC) [43, 1, 2, 0, 0, 0, 246, 43]
# PC:2b [43, 1, 2, 0, 0, 0, 246, 43] LoadLo(Constant(1)) [1, 1, 2, 0, 0, 0, 246, 44]
# PC:2c [1, 1, 2, 0, 0, 0, 246, 44] Add(SP) [247, 1, 2, 0, 0, 0, 246, 45]
# PC:2d [247, 1, 2, 0, 0, 0, 246, 45] StoreReg(SP) [247, 1, 2, 0, 0, 0, 247, 46]
# PC:2e [247, 1, 2, 0, 0, 0, 247, 46] LoadReg(B) [1, 1, 2, 0, 0, 0, 247, 47]
# PC:2f [1, 1, 2, 0, 0, 0, 247, 47] Mul(C) [2, 1, 2, 0, 0, 0, 247, 48]
# PC:30 [2, 1, 2, 0, 0, 0, 247, 48] StoreReg(C) [2, 1, 2, 0, 0, 0, 247, 49]
# PC:31 [2, 1, 2, 0, 0, 0, 247, 49] LoadReg(C) [2, 1, 2, 0, 0, 0, 247, 50]
# PC:32 [2, 1, 2, 0, 0, 0, 247, 50] StoreReg(B) [2, 2, 2, 0, 0, 0, 247, 51]
# PC:33 [2, 2, 2, 0, 0, 0, 247, 51] LoadMem(SP) [3, 2, 2, 0, 0, 0, 247, 52]
# PC:34 [3, 2, 2, 0, 0, 0, 247, 52] StoreReg(C) [3, 2, 3, 0, 0, 0, 247, 53]
# PC:35 [3, 2, 3, 0, 0, 0, 247, 53] LoadLo(Constant(1)) [1, 2, 3, 0, 0, 0, 247, 54]
# PC:36 [1, 2, 3, 0, 0, 0, 247, 54] Add(SP) [248, 2, 3, 0, 0, 0, 247, 55]
# PC:37 [248, 2, 3, 0, 0, 0, 247, 55] StoreReg(SP) [248, 2, 3, 0, 0, 0, 248, 56]
# PC:38 [248, 2, 3, 0, 0, 0, 248, 56] LoadMem(SP) [43, 2, 3, 0, 0, 0, 248, 57]
# PC:39 [43, 2, 3, 0, 0, 0, 248, 57] StoreReg(PC) [43, 2, 3, 0, 0, 0, 248, 43]
# PC:2b [43, 2, 3, 0, 0, 0, 248, 43] LoadLo(Constant(1)) [1, 2, 3, 0, 0, 0, 248, 44]
# PC:2c [1, 2, 3, 0, 0, 0, 248, 44] Add(SP) [249, 2, 3, 0, 0, 0, 248, 45]
# PC:2d [249, 2, 3, 0, 0, 0, 248, 45] StoreReg(SP) [249, 2, 3, 0, 0, 0, 249, 46]
# PC:2e [249, 2, 3, 0, 0, 0, 249, 46] LoadReg(B) [2, 2, 3, 0, 0, 0, 249, 47]
# PC:2f [2, 2, 3, 0, 0, 0, 249, 47] Mul(C) [6, 2, 3, 0, 0, 0, 249, 48]
# PC:30 [6, 2, 3, 0, 0, 0, 249, 48] StoreReg(C) [6, 2, 6, 0, 0, 0, 249, 49]
# PC:31 [6, 2, 6, 0, 0, 0, 249, 49] LoadReg(C) [6, 2, 6, 0, 0, 0, 249, 50]
# PC:32 [6, 2, 6, 0, 0, 0, 249, 50] StoreReg(B) [6, 6, 6, 0, 0, 0, 249, 51]
# PC:33 [6, 6, 6, 0, 0, 0, 249, 51] LoadMem(SP) [4, 6, 6, 0, 0, 0, 249, 52]
# PC:34 [4, 6, 6, 0, 0, 0, 249, 52] StoreReg(C) [4, 6, 4, 0, 0, 0, 249, 53]
# PC:35 [4, 6, 4, 0, 0, 0, 249, 53] LoadLo(Constant(1)) [1, 6, 4, 0, 0, 0, 249, 54]
# PC:36 [1, 6, 4, 0, 0, 0, 249, 54] Add(SP) [250, 6, 4, 0, 0, 0, 249, 55]
# PC:37 [250, 6, 4, 0, 0, 0, 249, 55] StoreReg(SP) [250, 6, 4, 0, 0, 0, 250, 56]
# PC:38 [250, 6, 4, 0, 0, 0, 250, 56] LoadMem(SP) [43, 6, 4, 0, 0, 0, 250, 57]
# PC:39 [43, 6, 4, 0, 0, 0, 250, 57] StoreReg(PC) [43, 6, 4, 0, 0, 0, 250, 43]
# PC:2b [43, 6, 4, 0, 0, 0, 250, 43] LoadLo(Constant(1)) [1, 6, 4, 0, 0, 0, 250, 44]
# PC:2c [1, 6, 4, 0, 0, 0, 250, 44] Add(SP) [251, 6, 4, 0, 0, 0, 250, 45]
# PC:2d [251, 6, 4, 0, 0, 0, 250, 45] StoreReg(SP) [251, 6, 4, 0, 0, 0, 251, 46]
# PC:2e [251, 6, 4, 0, 0, 0, 251, 46] LoadReg(B) [6, 6, 4, 0, 0, 0, 251, 47]
# PC:2f [6, 6, 4, 0, 0, 0, 251, 47] Mul(C) [24, 6, 4, 0, 0, 0, 251, 48]
# PC:30 [24, 6, 4, 0, 0, 0, 251, 48] StoreReg(C) [24, 6, 24, 0, 0, 0, 251, 49]
# PC:31 [24, 6, 24, 0, 0, 0, 251, 49] LoadReg(C) [24, 6, 24, 0, 0, 0, 251, 50]
# PC:32 [24, 6, 24, 0, 0, 0, 251, 50] StoreReg(B) [24, 24, 24, 0, 0, 0, 251, 51]
# PC:33 [24, 24, 24, 0, 0, 0, 251, 51] LoadMem(SP) [5, 24, 24, 0, 0, 0, 251, 52]
# PC:34 [5, 24, 24, 0, 0, 0, 251, 52] StoreReg(C) [5, 24, 5, 0, 0, 0, 251, 53]
# PC:35 [5, 24, 5, 0, 0, 0, 251, 53] LoadLo(Constant(1)) [1, 24, 5, 0, 0, 0, 251, 54]
# PC:36 [1, 24, 5, 0, 0, 0, 251, 54] Add(SP) [252, 24, 5, 0, 0, 0, 251, 55]
# PC:37 [252, 24, 5, 0, 0, 0, 251, 55] StoreReg(SP) [252, 24, 5, 0, 0, 0, 252, 56]
# PC:38 [252, 24, 5, 0, 0, 0, 252, 56] LoadMem(SP) [43, 24, 5, 0, 0, 0, 252, 57]
# PC:39 [43, 24, 5, 0, 0, 0, 252, 57] StoreReg(PC) [43, 24, 5, 0, 0, 0, 252, 43]
# PC:2b [43, 24, 5, 0, 0, 0, 252, 43] LoadLo(Constant(1)) [1, 24, 5, 0, 0, 0, 252, 44]
# PC:2c [1, 24, 5, 0, 0, 0, 252, 44] Add(SP) [253, 24, 5, 0, 0, 0, 252, 45]
# PC:2d [253, 24, 5, 0, 0, 0, 252, 45] StoreReg(SP) [253, 24, 5, 0, 0, 0, 253, 46]
# PC:2e [253, 24, 5, 0, 0, 0, 253, 46] LoadReg(B) [24, 24, 5, 0, 0, 0, 253, 47]
# PC:2f [24, 24, 5, 0, 0, 0, 253, 47] Mul(C) [120, 24, 5, 0, 0, 0, 253, 48]
# PC:30 [120, 24, 5, 0, 0, 0, 253, 48] StoreReg(C) [120, 24, 120, 0, 0, 0, 253, 49]
# PC:31 [120, 24, 120, 0, 0, 0, 253, 49] LoadReg(C) [120, 24, 120, 0, 0, 0, 253, 50]
# PC:32 [120, 24, 120, 0, 0, 0, 253, 50] StoreReg(B) [120, 120, 120, 0, 0, 0, 253, 51]
# PC:33 [120, 120, 120, 0, 0, 0, 253, 51] LoadMem(SP) [0, 120, 120, 0, 0, 0, 253, 52]
# PC:34 [0, 120, 120, 0, 0, 0, 253, 52] StoreReg(C) [0, 120, 0, 0, 0, 0, 253, 53]
# PC:35 [0, 120, 0, 0, 0, 0, 253, 53] LoadLo(Constant(1)) [1, 120, 0, 0, 0, 0, 253, 54]
# PC:36 [1, 120, 0, 0, 0, 0, 253, 54] Add(SP) [254, 120, 0, 0, 0, 0, 253, 55]
# PC:37 [254, 120, 0, 0, 0, 0, 253, 55] StoreReg(SP) [254, 120, 0, 0, 0, 0, 254, 56]
# PC:38 [254, 120, 0, 0, 0, 0, 254, 56] LoadMem(SP) [11, 120, 0, 0, 0, 0, 254, 57]
# PC:39 [11, 120, 0, 0, 0, 0, 254, 57] StoreReg(PC) [11, 120, 0, 0, 0, 0, 254, 11]
# PC:0b [11, 120, 0, 0, 0, 0, 254, 11] LoadLo(Constant(1)) [1, 120, 0, 0, 0, 0, 254, 12]
# PC:0c [1, 120, 0, 0, 0, 0, 254, 12] Add(SP) [255, 120, 0, 0, 0, 0, 254, 13]
# PC:0d [255, 120, 0, 0, 0, 0, 254, 13] StoreReg(SP) [255, 120, 0, 0, 0, 0, 255, 14]
# PC:0e [255, 120, 0, 0, 0, 0, 255, 14] LoadLo(Constant(15)) [255, 120, 0, 0, 0, 0, 255, 15]
# PC:0f [255, 120, 0, 0, 0, 0, 255, 15] LoadHi(Constant(15)) [255, 120, 0, 0, 0, 0, 255, 16]
# PC:10 [255, 120, 0, 0, 0, 0, 255, 16] StoreReg(PC) [255, 120, 0, 0, 0, 0, 255, 255]

