{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619380527568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619380527573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 15:55:27 2021 " "Processing started: Sun Apr 25 15:55:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619380527573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380527573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380527573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619380527972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619380527972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behavioral " "Found design unit 1: seven_seg-behavioral" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540547 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_ph0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_ph0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behavioral " "Found design unit 1: decode-behavioral" {  } { { "decode_ph0.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/decode_ph0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540549 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode_ph0.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/decode_ph0.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpuclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuclock-behavior " "Found design unit 1: cpuclock-behavior" {  } { { "cpuclock.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/cpuclock.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540552 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuclock " "Found entity 1: cpuclock" {  } { { "cpuclock.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/cpuclock.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hd6309_ph0_top.vhd 2 1 " "Using design file hd6309_ph0_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HD6309_ph0_top-behavioral " "Found design unit 1: HD6309_ph0_top-behavioral" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540588 ""} { "Info" "ISGN_ENTITY_NAME" "1 HD6309_ph0_top " "Found entity 1: HD6309_ph0_top" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619380540588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HD6309_ph0_top " "Elaborating entity \"HD6309_ph0_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619380540590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dig_1 hd6309_ph0_top.vhd(37) " "VHDL Signal Declaration warning at hd6309_ph0_top.vhd(37): used implicit default value for signal \"dig_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t_rgb_q hd6309_ph0_top.vhd(88) " "VHDL Signal Declaration warning at hd6309_ph0_top.vhd(88): used implicit default value for signal \"t_rgb_q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memwe hd6309_ph0_top.vhd(105) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(105): object \"memwe\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_in hd6309_ph0_top.vhd(108) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(108): object \"addr_in\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ba hd6309_ph0_top.vhd(110) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(110): object \"ba\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bs hd6309_ph0_top.vhd(110) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(110): object \"bs\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lic hd6309_ph0_top.vhd(111) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(111): object \"lic\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vma hd6309_ph0_top.vhd(111) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(111): object \"vma\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "romsel hd6309_ph0_top.vhd(114) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(114): object \"romsel\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramsel hd6309_ph0_top.vhd(114) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(114): object \"ramsel\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_data_q hd6309_ph0_top.vhd(217) " "VHDL Process Statement warning at hd6309_ph0_top.vhd(217): inferring latch(es) for signal or variable \"op_data_q\", which holds its previous value in one or more paths through the process" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ip_data_q hd6309_ph0_top.vhd(232) " "VHDL Process Statement warning at hd6309_ph0_top.vhd(232): inferring latch(es) for signal or variable \"ip_data_q\", which holds its previous value in one or more paths through the process" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[4\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[4\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[5\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[5\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[6\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[6\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[7\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[7\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[2\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[2\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[3\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[3\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[4\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[4\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[5\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[5\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[6\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[6\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[7\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[7\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540593 "|HD6309_ph0_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuclock cpuclock:clockgen0 " "Elaborating entity \"cpuclock\" for hierarchy \"cpuclock:clockgen0\"" {  } { { "hd6309_ph0_top.vhd" "clockgen0" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380540593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode0 " "Elaborating entity \"decode\" for hierarchy \"decode:decode0\"" {  } { { "hd6309_ph0_top.vhd" "decode0" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380540595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:sevenseg0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:sevenseg0\"" {  } { { "hd6309_ph0_top.vhd" "sevenseg0" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380540596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset seven_seg.vhd(70) " "VHDL Process Statement warning at seven_seg.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619380540597 "|HD6309_ph0_top|seven_seg:sevenseg0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset seven_seg.vhd(85) " "VHDL Process Statement warning at seven_seg.vhd(85): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619380540597 "|HD6309_ph0_top|seven_seg:sevenseg0"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[11\] " "bidirectional pin \"t_addr\[11\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[12\] " "bidirectional pin \"t_addr\[12\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[13\] " "bidirectional pin \"t_addr\[13\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[14\] " "bidirectional pin \"t_addr\[14\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[15\] " "bidirectional pin \"t_addr\[15\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1619380541154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig_1 GND " "Pin \"dig_1\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|dig_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_full\[7\] VCC " "Pin \"seg_full\[7\]\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|seg_full[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[12\] GND " "Pin \"t_maddr\[12\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[13\] GND " "Pin \"t_maddr\[13\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[14\] GND " "Pin \"t_maddr\[14\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[15\] GND " "Pin \"t_maddr\[15\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[16\] GND " "Pin \"t_maddr\[16\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[17\] GND " "Pin \"t_maddr\[17\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[18\] GND " "Pin \"t_maddr\[18\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[19\] GND " "Pin \"t_maddr\[19\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_aben_n GND " "Pin \"t_aben_n\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_aben_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_oe_n VCC " "Pin \"t_ram_oe_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ram_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_cs_n VCC " "Pin \"t_ram_cs_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_we_n VCC " "Pin \"t_ram_we_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_halt_n VCC " "Pin \"t_halt_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_halt_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_irq_n VCC " "Pin \"t_irq_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_irq_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_nmi_n VCC " "Pin \"t_nmi_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_nmi_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ee_cs_n VCC " "Pin \"t_ee_cs_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ee_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ee_clk GND " "Pin \"t_ee_clk\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ee_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ee_mosi GND " "Pin \"t_ee_mosi\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ee_mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sd_cs_n VCC " "Pin \"t_sd_cs_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_sd_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sd_clk GND " "Pin \"t_sd_clk\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_sd_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sd_mosi GND " "Pin \"t_sd_mosi\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_sd_mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_rgb_q GND " "Pin \"t_rgb_q\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_rgb_q"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619380541181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619380541253 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_maddr\[11\] t_addr\[11\] " "Output pin \"t_maddr\[11\]\" driven by bidirectional pin \"t_addr\[11\]\" cannot be tri-stated" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1619380541375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619380541827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380541827 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_ba " "No output dependent on input pin \"t_ba\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_ba"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_bs " "No output dependent on input pin \"t_bs\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_bs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_lic " "No output dependent on input pin \"t_lic\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_lic"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_avma " "No output dependent on input pin \"t_avma\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_avma"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_ee_miso " "No output dependent on input pin \"t_ee_miso\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_ee_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_sd_card " "No output dependent on input pin \"t_sd_card\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_sd_card"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_sd_miso " "No output dependent on input pin \"t_sd_miso\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_sd_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619380541925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619380541926 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619380541926 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619380541926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619380541926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619380541926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619380541985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 15:55:41 2021 " "Processing ended: Sun Apr 25 15:55:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619380541985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619380541985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619380541985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380541985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619380543275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619380543279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 15:55:42 2021 " "Processing started: Sun Apr 25 15:55:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619380543279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619380543279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619380543279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619380543397 ""}
{ "Info" "0" "" "Project  = hd6309_test_ph0" {  } {  } 0 0 "Project  = hd6309_test_ph0" 0 0 "Fitter" 0 0 1619380543398 ""}
{ "Info" "0" "" "Revision = HD6309_ph0_top" {  } {  } 0 0 "Revision = HD6309_ph0_top" 0 0 "Fitter" 0 0 1619380543398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619380543504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619380543504 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HD6309_ph0_top 10M08SCU169A7G " "Selected device 10M08SCU169A7G for design \"HD6309_ph0_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619380543511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619380543555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619380543555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619380543671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619380543679 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1619380543833 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCU169I7G " "Device 10M08SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169A7G " "Device 10M04SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169I7G " "Device 10M04SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M02SCU169A7G " "Device 10M02SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M02SCU169I7G " "Device 10M02SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169A7G " "Device 10M16SCU169A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169I7G " "Device 10M16SCU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619380543847 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619380543847 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619380543849 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619380543849 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1619380543850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1619380543850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1619380543850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1619380543850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619380543851 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "91 91 " "No exact pin location assignment(s) for 91 pins of 91 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619380544034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HD6309_ph0_top.sdc " "Synopsys Design Constraints File file not found: 'HD6309_ph0_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619380544645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619380544645 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619380544649 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1619380544649 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619380544649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node sys_clk~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619380544674 ""}  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619380544674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619380544674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decode:decode0\|iosel~1 " "Destination node decode:decode0\|iosel~1" {  } { { "decode_ph0.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/decode_ph0.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619380544674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decode:decode0\|iosel~3 " "Destination node decode:decode0\|iosel~3" {  } { { "decode_ph0.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/decode_ph0.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619380544674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_2~output " "Destination node led_2~output" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619380544674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619380544674 ""}  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619380544674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619380545238 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619380545239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619380545239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619380545240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619380545241 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619380545241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619380545241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619380545241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619380545250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619380545250 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619380545250 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "90 unused 2.5V 18 47 25 " "Number of I/O pins in group: 90 (unused VREF, 2.5V VCCIO, 18 input, 47 output, 25 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1619380545253 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1619380545253 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619380545253 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619380545254 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1619380545254 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619380545254 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619380545357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619380545361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619380546230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619380546263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619380546276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619380548910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619380548910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619380549614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619380550027 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619380550027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619380550329 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619380550329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619380550332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619380550548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619380550557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619380550987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619380550987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619380551471 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619380552250 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[0\] a permanently disabled " "Pin t_addr\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[0] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[1\] a permanently disabled " "Pin t_addr\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[1] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[2\] a permanently disabled " "Pin t_addr\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[2] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[3\] a permanently disabled " "Pin t_addr\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[3] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[4\] a permanently disabled " "Pin t_addr\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[4] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[5\] a permanently disabled " "Pin t_addr\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[5] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[6\] a permanently disabled " "Pin t_addr\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[6] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[7\] a permanently disabled " "Pin t_addr\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[7] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[8\] a permanently disabled " "Pin t_addr\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[8] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[9\] a permanently disabled " "Pin t_addr\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[9] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[10\] a permanently disabled " "Pin t_addr\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[10] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[11\] a permanently disabled " "Pin t_addr\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[11] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[12\] a permanently disabled " "Pin t_addr\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[12] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[13\] a permanently disabled " "Pin t_addr\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[13] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[14\] a permanently disabled " "Pin t_addr\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[14] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_addr\[15\] a permanently disabled " "Pin t_addr\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_addr[15] } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "t_sda a permanently disabled " "Pin t_sda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { t_sda } } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619380552451 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1619380552451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/output_files/HD6309_ph0_top.fit.smsg " "Generated suppressed messages file C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/output_files/HD6309_ph0_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619380552513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1098 " "Peak virtual memory: 1098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619380552981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 15:55:52 2021 " "Processing ended: Sun Apr 25 15:55:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619380552981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619380552981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619380552981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619380552981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619380554141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619380554147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 15:55:53 2021 " "Processing started: Sun Apr 25 15:55:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619380554147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619380554147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619380554147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619380554467 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619380554951 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619380554983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619380555335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 15:55:55 2021 " "Processing ended: Sun Apr 25 15:55:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619380555335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619380555335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619380555335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619380555335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619380556408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619380556412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 15:55:56 2021 " "Processing started: Sun Apr 25 15:55:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619380556412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1619380556412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1619380556412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1619380556709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1619380556711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1619380556711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HD6309_ph0_top.sdc " "Synopsys Design Constraints File file not found: 'HD6309_ph0_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1619380557223 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register seven_seg:sevenseg0\|cnt\[0\] sys_clk " "Register seven_seg:sevenseg0\|cnt\[0\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1619380557224 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1619380557224 "|HD6309_ph0_top|sys_clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1619380557224 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1619380557231 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1619380557231 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1619380557234 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1619380557485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1619380557571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1619380557972 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1619380558925 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "115.50 mW " "Total thermal power estimate for the design is 115.50 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1619380559066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619380559244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 15:55:59 2021 " "Processing ended: Sun Apr 25 15:55:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619380559244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619380559244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619380559244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1619380559244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1619380560531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619380560535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 15:56:00 2021 " "Processing started: Sun Apr 25 15:56:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619380560535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619380560535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hd6309_test_ph0 -c HD6309_ph0_top " "Command: quartus_sta hd6309_test_ph0 -c HD6309_ph0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619380560535 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619380560640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619380560914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619380560914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380560961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380560961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HD6309_ph0_top.sdc " "Synopsys Design Constraints File file not found: 'HD6309_ph0_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1619380561151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619380561152 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619380561152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1619380561154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619380561154 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619380561156 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1619380561179 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1619380561183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619380561184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.155 " "Worst-case setup slack is -3.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.155            -107.761 sys_clk  " "   -3.155            -107.761 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 sys_clk  " "    0.344               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619380561195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619380561199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.552 sys_clk  " "   -3.000             -93.552 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561202 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1619380561216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619380561247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619380561790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619380561851 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619380561865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.397 " "Worst-case setup slack is -2.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.397             -79.604 sys_clk  " "   -2.397             -79.604 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 sys_clk  " "    0.297               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619380561885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619380561888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 sys_clk  " "   -3.000             -81.568 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380561891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380561891 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1619380561906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619380562044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619380562045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.574 " "Worst-case setup slack is -0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574             -11.291 sys_clk  " "   -0.574             -11.291 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380562047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 sys_clk  " "    0.144               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380562051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619380562056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619380562065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.622 sys_clk  " "   -3.000             -60.622 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619380562067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619380562067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619380563345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619380563347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619380563466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 15:56:03 2021 " "Processing ended: Sun Apr 25 15:56:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619380563466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619380563466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619380563466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619380563466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619380564136 ""}
