<!--
  Profile README for: Arunachalam P
  Paste this into: Arunachalam-212223060022/Arunachalam-212223060022/README.md
-->

<!-- Gradient Banner -->
<p align="center">
  <svg width="100%" height="160" viewBox="0 0 900 160" xmlns="http://www.w3.org/2000/svg">
    <defs>
      <linearGradient id="grad" x1="0%" y1="0%" x2="100%" y2="0%">
        <stop offset="0%" stop-color="#4f46e5"/>
        <stop offset="50%" stop-color="#ec4899"/>
        <stop offset="100%" stop-color="#22c55e"/>
      </linearGradient>
      <filter id="glow">
        <feGaussianBlur stdDeviation="3.5" result="coloredBlur"/>
        <feMerge>
          <feMergeNode in="coloredBlur"/>
          <feMergeNode in="SourceGraphic"/>
        </feMerge>
      </filter>
    </defs>
    <rect x="10" y="25" rx="18" ry="18" width="880" height="110" fill="url(#grad)" filter="url(#glow)" opacity="0.95"/>
    <text x="50%" y="80" font-size="34" text-anchor="middle" fill="white" font-family="system-ui, -apple-system, BlinkMacSystemFont, 'Segoe UI', sans-serif">
      Vanakkam, I'm Arunachalam P ğŸ‘‹
    </text>
    <text x="50%" y="108" font-size="16" text-anchor="middle" fill="#e5e7eb" font-family="system-ui, -apple-system, BlinkMacSystemFont, 'Segoe UI', sans-serif">
      ECE â€¢ VLSI â€¢ RTL â€¢ Embedded Systems â€¢ Hardware Design
    </text>
  </svg>
</p>

<!-- Typing Intro -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=JetBrains+Mono&size=20&pause=1200&center=true&vCenter=true&width=600&lines=ECE+Student+%7C+VLSI+%26+RTL+Enthusiast;Embedded+Systems+%7C+FPGA+%7C+Circuit+Design;Always+debugging+either+hardware+or+my+code+%F0%9F%92%AA" alt="Typing SVG" />
</p>

<!-- Quick Badges -->
<p align="center">
  <img src="https://img.shields.io/badge/Branch-ECE-4f46e5?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/Domain-VLSI%20%26%20Embedded-f97316?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Location-Chennai-22c55e?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Status-3rd%20Year-ec4899?style=for-the-badge" />
</p>

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 30 Q 150 0 300 30 T 600 30 T 900 30 V 60 H 0 Z" fill="#0b1020" opacity="0.95"/>
  </svg>
</p>

## ğŸš€ About Me

> â€œSomewhere between A* algorithms and Verilog state machines â€” thatâ€™s where I feel at home.â€

I'm a **3rd-year Electronics and Communication Engineering student** at  
**Saveetha Engineering College, Chennai**, with strong interests in:

- **VLSI & RTL Design**
- **Embedded Systems & ESP32-based applications**
- **FPGA, digital logic, and circuit simulation**
- **System-level thinking and hardwareâ€“software co-design**

I love taking ideas from **whiteboard â†’ simulation â†’ hardware** and enjoy  
debugging signals, timing issues, and logic glitches more than Iâ€™d like to admit ğŸ˜„  

ğŸ’¡ **Currently exploring:** better RTL flows, FPGA-based designs, and cleaner embedded architectures.  
ğŸ¯ **Open to:** internships and projects in **VLSI, RTL, embedded systems, and digital design.**

---

## ğŸ§¬ Tech Stack

<!-- 3D-ish icons via skillicons.dev -->
<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,git,vscode,arduino,linux&theme=dark" />
</p>

### ğŸ”¹ Languages & HDL  
`C` Â· `C++` Â· `Python` Â· `Embedded C` Â· `Verilog` Â· `RTL (Register Transfer Level)`

### ğŸ”¹ Electronics & Embedded  
`Analog & Digital Electronics` Â· `Arduino` Â· `ESP-32` Â· `Sensors & Actuators` Â· `IoT Concepts`

### ğŸ”¹ VLSI, Circuit & EDA Tools  
`Proteus` Â· `Multisim` Â· `LTspice` Â· `Quartus` Â· `Xilinx Vivado` Â· `Cadence Virtuoso` Â· `PCB Layout`

### ğŸ”¹ Simulation, Testing & Verification  
`Circuit Simulation` Â· `Timing & Logic Analysis` Â· `Fault Diagnosis` Â·  
`Testbench Creation` Â· `RTL Implementation & Synthesis` Â· `Hardware Debugging`

### ğŸ”¹ Tools & Platforms  
`MATLAB (Basics)` Â· `Google Colab` Â· `Git` Â· `VS Code` Â· `TinkerCAD` Â· `Arduino IDE`

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 30 Q 200 60 450 30 T 900 30 V 60 H 0 Z" fill="#020617" opacity="0.95"/>
  </svg>
</p>

## ğŸ§ª Featured Projects

> A mix of algorithms, embedded systems, and digital logic.

### ğŸ”¹ Indoor Navigation using A* Algorithm  
- Built an **indoor pathfinding system** using the **A\*** search algorithm.  
- Implemented grid-based mapping, heuristic functions, and obstacle handling.  
- **Tech:** Python, A\*, Simulations

---

### ğŸ”¹ Smart Pill Dispenser using ESP-32  
- Designed an **automated pill dispenser** using **ESP32** with real-time alerts.  
- Implemented scheduling logic, sensor-based detection, and timed dispensing.  
- **Tech:** ESP-32, Embedded C, Sensors, IoT Concepts

---

### ğŸ”¹ Traffic Light Controller using Verilog (FPGA)  
- Developed an **FSM-based traffic signal controller** in **Verilog HDL**.  
- Synthesized and tested on FPGA using **Quartus**, ensuring proper sequencing and timing.  
- **Tech:** Verilog, FSM, Quartus, FPGA

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 40 Q 225 0 450 40 T 900 40 V 60 H 0 Z" fill="#0b1020" opacity="0.95"/>
  </svg>
</p>

## ğŸ’¼ Experience

### ğŸ› ï¸ Intern â€“ NSIC Technical Services Centre _(Jul 2024)_  
- Designed and simulated **electronic circuits** using Proteus.  
- Worked on **prototyping, hardware testing**, and real-time circuit analysis.  
- Gained exposure to **PCB layout** and **analog/digital circuit design.**

---

### ğŸ’» VLSI Intern â€“ Codec Technology _(Nov 2024)_  
- Hands-on with **digital electronics, Verilog, and VLSI fundamentals.**  
- Implemented an **FPGA-based traffic light controller** as a core mini-project.  
- Improved proficiency in **HDL coding, debugging, and simulation workflows.**

---

### ğŸ“˜ Freelance Teaching Professional _(Jan 2023 â€“ Present)_  
- Provide **personalized tutoring** for school students in core subjects.  
- Focus on **conceptual clarity, exam preparation, and incremental progress.**  
- Help students develop a **strong problem-solving mindset.**

---

## ğŸ“ Education

- **B.E. Electronics and Communication Engineering**  
  _Saveetha Engineering College, Chennai_  
  ğŸ“Š **CGPA:** 8.4 / 10 (2023 â€“ Present)

- **Higher Secondary Certificate (XII)**  
  _DAV MHSS, Chennai_  
  ğŸ“ˆ **Percentage:** 81% (2023)

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 20 Q 200 50 450 20 T 900 20 V 60 H 0 Z" fill="#020617" opacity="0.95"/>
  </svg>
</p>

## ğŸ“Š GitHub Stats

<p align="center">
  <img height="165" src="https://github-readme-stats.vercel.app/api?username=Arunachalam-212223060022&show_icons=true&theme=tokyonight&hide_border=true" />
  <img height="165" src="https://github-readme-streak-stats.herokuapp.com/?user=Arunachalam-212223060022&theme=tokyonight&hide_border=true" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Arunachalam-212223060022&layout=compact&theme=tokyonight&hide_border=true" height="150" />
</p>

---

## ğŸ¤ Letâ€™s Connect

<p align="center">
  <a href="mailto:arunachalam862005@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact%20Me-red?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://github.com/Arunachalam-212223060022">
    <img src="https://img.shields.io/badge/GitHub-Arunachalam-171717?style=for-the-badge&logo=github" />
  </a>
  <a href="https://www.linkedin.com" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-Profile-0a66c2?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
</p>

<p align="center">
  <sub>âœ¨ Thanks for stopping by! If you liked this README, feel free to â­ one of my repos.</sub>
</p>
