Library {
  Name			  "commsynccomp2"
  Version		  6.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  off
  StatusBar		  off
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Dec 19 10:40:47 2002"
  Creator		  "akansal"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "cvora"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Mar 23 18:05:08 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:10>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  ProdHWDeviceType	  "32-bit Generic"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DigitalClock
      SampleTime	      "1"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      InitialCondition
      Value		      "1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      ZeroCross		      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      Realization	      "auto"
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "commsynccomp2"
    Location		    [321, 297, 741, 535]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Baseband\nPLL"
      Ports		      [1, 3]
      Position		      [285, 67, 375, 113]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Baseband PLL"
      MaskDescription	      "Implement a baseband model of a phase-locked lo"
"op.  The three outputs are the outputs of the lowpass filter, the phase detec"
"tor, and the voltage controlled oscillator (VCO).  The input must be a sample"
"-based scalar signal."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Lowpass filter numerator:|Lowpass filter denomi"
"nator:|VCO input sensitivity (Hz/V):"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "Fn=@1;Fd=@2;Kvco=@3;"
      MaskInitialization      "pi2=2*pi;"
      MaskDisplay	      "disp('Baseband\\nPLL')\nport_label('output',1,'"
"Filt');\nport_label('output',2,'PD');\nport_label('output',3,'VCO');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[3.0002  0  40002]|[1   67.46   2270.9   40002]"
"|1"
      MaskTabNameString	      ",,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Baseband\nPLL"
	Location		[340, 132, 1058, 432]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  Position		  [25, 40, 45, 60]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn"
	  Position		  [255, 45, 295, 65]
	  ShowName		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Filter"
	  Position		  [340, 36, 390, 74]
	  ShowName		  off
	  Numerator		  "Fn"
	  Denominator		  "Fd"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Filter2"
	  Position		  [340, 91, 390, 129]
	  Orientation		  "left"
	  ShowName		  off
	  Numerator		  "[Kvco]"
	  Denominator		  "[1 0]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape1"
	  Ports			  [2, 1]
	  Position		  [560, 208, 650, 257]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape2"
	  Ports			  [2, 1]
	  Position		  [560, 43, 650, 92]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape5"
	  Ports			  [2, 1]
	  Position		  [560, 128, 650, 177]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Require Sample-based\nScalar Input"
	  Ports			  [1, 1]
	  Position		  [90, 29, 160, 71]
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Sample-based"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [210, 45, 230, 65]
	  ShowName		  off
	  Inputs		  "+-"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Estimated\nphase"
	  Position		  [675, 60, 695, 80]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Estimated\nphase1"
	  Position		  [675, 145, 695, 165]
	  ShowName		  off
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Estimated\nphase2"
	  Position		  [675, 225, 695, 245]
	  ShowName		  off
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Inherit Shape5"
	  SrcPort		  1
	  DstBlock		  "Estimated\nphase1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape1"
	  SrcPort		  1
	  DstBlock		  "Estimated\nphase2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Filter2"
	  SrcPort		  1
	  Points		  [0, 0; -140, 0]
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Inherit Shape1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inherit Shape2"
	  SrcPort		  1
	  DstBlock		  "Estimated\nphase"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Require Sample-based\nScalar Input"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fcn"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Inherit Shape5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Filter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Filter"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    DstBlock		    "Inherit Shape2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Filter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Fcn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 195; 450, 0]
	    Branch {
	      Points		      [0, -80]
	      Branch {
		DstBlock		"Inherit Shape5"
		DstPort			2
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Inherit Shape2"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Inherit Shape1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Require Sample-based\nScalar Input"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Charge Pump\nPLL"
      Ports		      [1, 3]
      Position		      [160, 152, 250, 198]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Charge Pump PLL"
      MaskDescription	      "Implement a charge pump phase-locked loop using"
" a digital phase detector.  The three outputs are the outputs of the lowpass "
"filter, the phase detector, and the voltage controlled oscillator (VCO).  The"
" input must be a sample-based scalar signal."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Lowpass filter numerator:|Lowpass filter denomi"
"nator:|VCO input sensitivity (Hz/V):|VCO quiescent frequency (Hz):|VCO initia"
"l phase (rad):|VCO output amplitude (V):"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "Fn=@1;Fd=@2;Kvco=@3;Fc=@4;Ph=@5;Ac=@6;"
      MaskInitialization      "Cu=1;"
      MaskDisplay	      "disp('Charge\\nPump\\nPLL')\nport_label('output"
"',1,'Filt');\nport_label('output',2,'PD');\nport_label('output',3,'VCO');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[3.0002  0  40002]|[1   67.46   2270.9   40002]"
"|1|100|0|1"
      MaskTabNameString	      ",,,,,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Charge Pump\nPLL"
	Location		[517, 374, 1201, 670]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  Position		  [25, 30, 45, 50]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape"
	  Ports			  [2, 1]
	  Position		  [505, 38, 595, 87]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape1"
	  Ports			  [2, 1]
	  Position		  [505, 133, 595, 182]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape2"
	  Ports			  [2, 1]
	  Position		  [505, 223, 595, 272]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Phase\nDetector"
	  Ports			  [2, 1]
	  Position		  [205, 29, 265, 71]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskType		  "Phase Detector"
	  MaskDescription	  "Phase detector:"
	  MaskPromptString	  "Cross zero line threshold:|Charge pump curr"
"ent:"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskInitialization	  "Thre=@1;Cu=@2;lo=[0 0;0 1;1 0;1 0;0 1;0 1;0"
" 0;0 0;1 0;0 0;1 0;0 0;1 0;0 0;0 0;0 0];"
	  MaskDisplay		  "disp('Phase\\nDetector')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "-sqrt(eps)|Cu"
	  MaskTabNameString	  ","
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Phase\nDetector"
	    Location		    [325, 417, 841, 820]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in_1"
	      Position		      [30, 105, 50, 125]
	      ShowName		      off
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in_2"
	      Position		      [35, 230, 55, 250]
	      ShowName		      off
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [30, 155, 60, 185]
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "D Flip-Flop"
	      Ports		      [3, 2]
	      Position		      [140, 77, 185, 153]
	      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
	      SourceType	      "DFlipFlop"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "D Flip-Flop1"
	      Ports		      [3, 2]
	      Position		      [140, 202, 185, 278]
	      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
	      SourceType	      "DFlipFlop"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      Position		      [400, 170, 430, 200]
	      ShowName		      off
	      Gain		      "Cu"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      Ports		      [2, 1]
	      Position		      [215, 325, 260, 365]
	      Orientation	      "left"
	      ShowName		      off
	      Operator		      "NAND"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Memory
	      Name		      "Memory"
	      Position		      [150, 330, 180, 360]
	      Orientation	      "left"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      Ports		      [2, 1]
	      Position		      [345, 175, 365, 195]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      OutDataTypeMode	      "double"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [230, 125, 250, 145]
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [230, 250, 250, 270]
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out_1"
	      Position		      [450, 175, 470, 195]
	      ShowName		      off
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      InitialOutput	      "0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Memory"
	      SrcPort		      1
	      Points		      [-30, 0; 0, -80]
	      Branch {
		Points			[0, -125]
		DstBlock		"D Flip-Flop"
		DstPort			3
	      }
	      Branch {
		DstBlock		"D Flip-Flop1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      DstBlock		      "Memory"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop1"
	      SrcPort		      1
	      Points		      [0, 0; 130, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"Logical\nOperator2"
		DstPort			2
	      }
	      Branch {
		Points			[35, 0]
		DstBlock		"Sum1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "out_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop"
	      SrcPort		      1
	      Points		      [105, 0; 0, 90]
	      Branch {
		Points			[0, 150]
		DstBlock		"Logical\nOperator2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Sum1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop1"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"D Flip-Flop"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"D Flip-Flop1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in_2"
	      SrcPort		      1
	      DstBlock		      "D Flip-Flop1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in_1"
	      SrcPort		      1
	      DstBlock		      "D Flip-Flop"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Require Sample-based \nScalar Input"
	  Ports			  [1, 1]
	  Position		  [90, 19, 160, 61]
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Sample-based"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Transfer Fcn"
	  Position		  [325, 29, 375, 71]
	  ShowName		  off
	  Numerator		  "Fn"
	  Denominator		  "Fd"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage-controlled\noscillator"
	  Ports			  [1, 1]
	  Position		  [310, 88, 390, 132]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "commcontsrc2/Voltage-Controlled\nOscillator"
	  SourceType		  "Voltage-Controlled Oscillator"
	  Ac			  "Ac"
	  Fc			  "Fc"
	  Kc			  "Kvco"
	  Ph			  "Ph"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_1"
	  Position		  [640, 55, 660, 75]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_2"
	  Position		  [640, 150, 660, 170]
	  ShowName		  off
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_3"
	  Position		  [640, 240, 660, 260]
	  ShowName		  off
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Inherit Shape1"
	  SrcPort		  1
	  DstBlock		  "out_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape"
	  SrcPort		  1
	  DstBlock		  "out_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape2"
	  SrcPort		  1
	  DstBlock		  "out_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Require Sample-based \nScalar Input"
	  SrcPort		  1
	  DstBlock		  "Phase\nDetector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Phase\nDetector"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "Inherit Shape1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Transfer Fcn"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Voltage-controlled\noscillator"
	  SrcPort		  1
	  Points		  [-65, 0; -50, 0]
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Inherit Shape2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Phase\nDetector"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 220; 420, 0]
	    Branch {
	      Points		      [0, -90]
	      Branch {
		Points			[0, -95]
		DstBlock		"Inherit Shape"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Inherit Shape1"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Inherit Shape2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Require Sample-based \nScalar Input"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Transfer Fcn"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    DstBlock		    "Inherit Shape"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Voltage-controlled\noscillator"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Discrete-Time\nVCO"
      Ports		      [1, 1]
      Position		      [40, 67, 130, 113]
      FontName		      "Arial"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Discrete-Time VCO"
      MaskDescription	      "Generate a discrete-time output signal whose fr"
"equency changes in response to the amplitude variations of the input signal. "
"The input signal must be a scalar."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Output amplitude (V):|Quiescent frequency (Hz):"
"|Input sensitivity (Hz/V):|Initial phase (rad):|Sample time (s):"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "Ac=@1;Fc=@2;Kc=@3;Ph=@4;ts=@5;"
      MaskInitialization      "if ((length(Ac)~=1) | (length(Fc)~=1) | (length"
"(Kc)~=1) | (length(Ph)~=1) | (length(ts)~=1))error('Mask parameters must be s"
"calar values.');end;\npi2=2*pi;Kc=Kc*pi2*ts(1);Fc=Fc*pi2;"
      MaskDisplay	      "disp('Discrete-Time\\nVCO')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|10|1|0|.01"
      MaskTabNameString	      ",,,,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Discrete-Time\nVCO"
	Location		[111, 417, 1007, 657]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  Position		  [15, 70, 35, 90]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Check Signal\nAttributes"
	  Ports			  [1, 1]
	  Position		  [70, 59, 140, 101]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Ignore"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert 2-D to 1-D"
	  Ports			  [1, 1]
	  Position		  [160, 63, 205, 97]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Convert 2-D to 1-D"
	  SourceType		  "Convert 2-D to 1-D"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DigitalClock
	  Name			  "Digital Clock"
	  Position		  [280, 128, 345, 152]
	  ShowName		  off
	  SampleTime		  "ts"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Discrete\nConstant"
	  Ports			  [0, 1]
	  Position		  [475, 151, 495, 169]
	  ShowName		  off
	  SourceBlock		  "dspsrcs4/DSP\nConstant"
	  SourceType		  "DSP Constant"
	  Value			  "Ph"
	  SampleMode		  "Discrete"
	  discreteOutput	  "Sample-based (interpret vectors as 1-D)"
	  continuousOutput	  "Sample-based"
	  sampTime		  "ts"
	  framePeriod		  "ts"
	  additionalParams	  "off"
	  allowOverrides	  "on"
	  dataType		  "Inherit from 'Constant value'"
	  wordLen		  "16"
	  udDataType		  "sfix(16)"
	  fracBitsMode		  "Best precision"
	  numFracBits		  "15"
	  InterpretAs1D		  "on"
	  Ts			  "ts"
	  FramebasedOutput	  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape"
	  Ports			  [2, 1]
	  Position		  [740, 83, 830, 132]
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Sensitivity"
	  Position		  [220, 65, 270, 95]
	  ShowName		  off
	  Gain			  "Kc"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Sensitivity2"
	  Position		  [385, 125, 430, 155]
	  ShowName		  off
	  Gain			  "Fc"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Sensitivity3"
	  Position		  [655, 80, 705, 110]
	  ShowName		  off
	  Gain			  "Ac"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [3, 1]
	  Position		  [540, 77, 560, 113]
	  ShowName		  off
	  Inputs		  "+++"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  Ports			  [2, 1]
	  Position		  [305, 75, 325, 95]
	  ShowName		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "Trigonometric\nFunction"
	  Ports			  [1, 1]
	  Position		  [585, 82, 630, 108]
	  ShowName		  off
	  Operator		  "cos"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [375, 75, 425, 95]
	  ShowName		  off
	  SampleTime		  "ts"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_1"
	  Position		  [850, 100, 870, 120]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 100; 675, 0]
	    DstBlock		    "Inherit Shape"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Check Signal\nAttributes"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sensitivity"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Trigonometric\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Digital Clock"
	  SrcPort		  1
	  DstBlock		  "Sensitivity2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensitivity2"
	  SrcPort		  1
	  Points		  [65, 0; 0, -45]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20; -180, 0; 0, -15]
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Discrete\nConstant"
	  SrcPort		  1
	  Points		  [10, 0; 0, -55]
	  DstBlock		  "Sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Trigonometric\nFunction"
	  SrcPort		  1
	  DstBlock		  "Sensitivity3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert 2-D to 1-D"
	  SrcPort		  1
	  DstBlock		  "Sensitivity"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sensitivity3"
	  SrcPort		  1
	  DstBlock		  "Inherit Shape"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape"
	  SrcPort		  1
	  DstBlock		  "out_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Check Signal\nAttributes"
	  SrcPort		  1
	  DstBlock		  "Convert 2-D to 1-D"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Linearized Baseband\nPLL"
      Ports		      [1, 3]
      Position		      [285, 152, 375, 198]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Linearized Baseband PLL"
      MaskDescription	      "Implement a linearized baseband model of a phas"
"e-locked loop.  The three outputs are the outputs of the lowpass filter, the "
"phase detector, and the voltage controlled oscillator (VCO).  The input must "
"be a sample-based scalar signal."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Lowpass filter numerator:|Lowpass filter denomi"
"nator:|VCO input sensitivity (Hz/V):"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "Fn=@1;Fd=@2;Kvco=@3;"
      MaskInitialization      "pi2=2*pi;"
      MaskDisplay	      "disp('Linearized\\nBaseband\\nPLL')\nport_label"
"('output',1,'Filt');\nport_label('output',2,'PD');\nport_label('output',3,'VC"
"O');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[3.0002  0  40002]|[1   67.46   2270.9   40002]"
"|1"
      MaskTabNameString	      ",,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Linearized Baseband\nPLL"
	Location		[454, 511, 1125, 832]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  Position		  [15, 40, 35, 60]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Filter"
	  Position		  [265, 36, 315, 74]
	  ShowName		  off
	  Numerator		  "Fn"
	  Denominator		  "Fd"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Filter1"
	  Position		  [260, 106, 310, 144]
	  Orientation		  "left"
	  ShowName		  off
	  Numerator		  "[Kvco]"
	  Denominator		  "[1 0]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape1"
	  Ports			  [2, 1]
	  Position		  [505, 43, 595, 92]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape2"
	  Ports			  [2, 1]
	  Position		  [505, 148, 595, 197]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape3"
	  Ports			  [2, 1]
	  Position		  [505, 243, 595, 292]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Require Sample-based\nScalar Input"
	  Ports			  [1, 1]
	  Position		  [70, 29, 140, 71]
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Sample-based"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [200, 45, 220, 65]
	  ShowName		  off
	  Inputs		  "+-"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "LPF\nOutput"
	  Position		  [635, 60, 655, 80]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Phase Detector\nOutput"
	  Position		  [635, 165, 655, 185]
	  ShowName		  off
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "VCO\nOutput"
	  Position		  [635, 260, 655, 280]
	  ShowName		  off
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Inherit Shape2"
	  SrcPort		  1
	  DstBlock		  "Phase Detector\nOutput"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape3"
	  SrcPort		  1
	  DstBlock		  "VCO\nOutput"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape1"
	  SrcPort		  1
	  DstBlock		  "LPF\nOutput"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Require Sample-based\nScalar Input"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "Inherit Shape2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Filter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Filter"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    DstBlock		    "Inherit Shape1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Filter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Filter1"
	  SrcPort		  1
	  Points		  [0, 0; -85, 0]
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Inherit Shape3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 135; 410, 0]
	    Branch {
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Inherit Shape2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"Inherit Shape3"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [0, -105]
	      DstBlock		      "Inherit Shape1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Require Sample-based\nScalar Input"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Phase-Locked\nLoop"
      Ports		      [1, 3]
      Position		      [160, 67, 250, 113]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Phase-Locked Loop"
      MaskDescription	      "Implement a phase-locked loop.  The three outpu"
"ts are:  the lowpass filter output, the phase detector output, and the voltag"
"e controlled oscillator (VCO) output.  The input must be a sample-based scala"
"r signal."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Lowpass filter numerator:|Lowpass filter denomi"
"nator:|VCO input sensitivity (Hz/V):|VCO quiescent frequency (Hz):|VCO initia"
"l phase (rad):|VCO output amplitude (V):"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "Fn=@1;Fd=@2;Kvco=@3;Fc=@4;Ph=@5;Ac=@6;"
      MaskDisplay	      "disp('PLL')\nport_label('output',1,'Filt');\npo"
"rt_label('output',2,'PD');\nport_label('output',3,'VCO');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[3.0002  0  40002]|[1   67.46   2270.9   40002]"
"|1|100|0|1"
      MaskTabNameString	      ",,,,,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Phase-Locked\nLoop"
	Location		[23, 641, 709, 985]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  Position		  [35, 45, 55, 65]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape"
	  Ports			  [2, 1]
	  Position		  [510, 48, 600, 97]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape1"
	  Ports			  [2, 1]
	  Position		  [510, 168, 600, 217]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape2"
	  Ports			  [2, 1]
	  Position		  [510, 263, 600, 312]
	  ShowName		  off
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Lowpass\nfilter"
	  Position		  [355, 39, 405, 81]
	  ShowName		  off
	  Numerator		  "Fn"
	  Denominator		  "Fd"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Multiplier\nphase detector"
	  Ports			  [2, 1]
	  Position		  [250, 50, 275, 70]
	  ShowName		  off
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Require Sample-based \nScalar Input"
	  Ports			  [1, 1]
	  Position		  [105, 34, 175, 76]
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Sample-based"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage-controlled\noscillator"
	  Ports			  [1, 1]
	  Position		  [335, 113, 415, 157]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "commcontsrc2/Voltage-Controlled\nOscillator"
	  SourceType		  "Voltage-Controlled Oscillator"
	  Ac			  "Ac"
	  Fc			  "Fc"
	  Kc			  "Kvco"
	  Ph			  "Ph"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_1"
	  Position		  [635, 65, 655, 85]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_2"
	  Position		  [635, 185, 655, 205]
	  ShowName		  off
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_3"
	  Position		  [635, 280, 655, 300]
	  ShowName		  off
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Inherit Shape1"
	  SrcPort		  1
	  DstBlock		  "out_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape2"
	  SrcPort		  1
	  DstBlock		  "out_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape"
	  SrcPort		  1
	  DstBlock		  "out_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Require Sample-based \nScalar Input"
	  SrcPort		  1
	  DstBlock		  "Multiplier\nphase detector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Voltage-controlled\noscillator"
	  SrcPort		  1
	  Points		  [-55, 0; -70, 0]
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Inherit Shape2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Multiplier\nphase detector"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Multiplier\nphase detector"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Inherit Shape1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Lowpass\nfilter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 245; 400, 0]
	    Branch {
	      Points		      [0, -95]
	      Branch {
		Points			[0, -120]
		DstBlock		"Inherit Shape"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Inherit Shape1"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Inherit Shape2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Require Sample-based \nScalar Input"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Lowpass\nfilter"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    DstBlock		    "Inherit Shape"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Voltage-controlled\noscillator"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Voltage-Controlled\nOscillator"
      Ports		      [1, 1]
      Position		      [40, 152, 130, 198]
      FontName		      "Arial"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Voltage-Controlled Oscillator"
      MaskDescription	      "Generate a continuous-time output signal whose "
"frequency changes in response to the amplitude variations of the input signal"
". The input signal must be a sample-based scalar."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Output amplitude (V):|Quiescent frequency (Hz):"
"|Input sensitivity (Hz/V):|Initial phase (rad):"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "Ac=@1;Fc=@2;Kc=@3;Ph=@4;"
      MaskInitialization      "if ((length(Ac)~=1) | (length(Fc)~=1) | (length"
"(Ph)~=1) | (length(Kc)~=1) )error('Mask parameters must be scalar values.');e"
"nd;\npi2=2*pi;"
      MaskDisplay	      "disp('VCO')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|10|1|0"
      MaskTabNameString	      ",,,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Voltage-Controlled\nOscillator"
	Location		[79, 414, 897, 547]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  Position		  [20, 30, 40, 50]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Carrier\nfrequency1"
	  Position		  [307, 75, 333, 90]
	  Orientation		  "up"
	  ShowName		  off
	  Value			  "Fc"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Check Signal\nAttributes"
	  Ports			  [1, 1]
	  Position		  [65, 19, 135, 61]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Sample-based"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert 2-D to 1-D"
	  Ports			  [1, 1]
	  Position		  [160, 23, 205, 57]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Convert 2-D to 1-D"
	  SourceType		  "Convert 2-D to 1-D"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape"
	  Ports			  [2, 1]
	  Position		  [660, 28, 750, 77]
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Modulo\nIntegrator"
	  Ports			  [1, 1]
	  Position		  [365, 18, 445, 62]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskType		  "Modulo Integrator"
	  MaskDescription	  "Integrate the input signal in continuous ti"
"me and then uses the Absolute value bound parameter, K, to produce output str"
"ictly between -K and K. The block uses the rem function in MATLAB.\n\nThe inp"
"ut must be sample-based."
	  MaskHelp		  "helpview(commbhelp)"
	  MaskPromptString	  "Absolute value bound:|Initial condition:"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "modu=@1;init=@2;"
	  MaskInitialization	  "[modu, init]=commblkmodint(gcb);\n"
	  MaskDisplay		  "disp('Modulo\\nIntegrator')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Modulo\nIntegrator"
	    Location		    [135, 365, 788, 547]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [40, 63, 70, 77]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Exclude\nFrame-based Input\n"
	      Ports		      [1, 1]
	      Position		      [230, 49, 300, 91]
	      SourceBlock	      "dspsigattribs/Check Signal\nAttributes"
	      SourceType	      "Check Signal Attributes"
	      SigAttribCheckMethod    "Matches attributes exactly"
	      Complexity	      "Ignore"
	      Frame		      "Frame-based"
	      DimsCheckMethod	      "Ignore"
	      Dimensions	      "Scalar (1-D or 2-D)"
	      DatatypeCheckMethod     "Ignore"
	      DatatypeGeneral	      "Boolean"
	      DtypeFloatSpecific      "Any floating-point"
	      DtypeFixedSpecific      "Any fixed-point"
	      DtypeIntSpecific	      "Any integer"
	      SampleMode	      "Ignore"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Exclude\nFull Matrix"
	      Ports		      [1, 1]
	      Position		      [110, 49, 180, 91]
	      SourceBlock	      "dspsigattribs/Check Signal\nAttributes"
	      SourceType	      "Check Signal Attributes"
	      SigAttribCheckMethod    "Matches attributes exactly"
	      Complexity	      "Ignore"
	      Frame		      "Ignore"
	      DimsCheckMethod	      "Is..."
	      Dimensions	      "Full matrix (2-D)"
	      DatatypeCheckMethod     "Ignore"
	      DatatypeGeneral	      "Boolean"
	      DtypeFloatSpecific      "Any floating-point"
	      DtypeFixedSpecific      "Any fixed-point"
	      DtypeIntSpecific	      "Any integer"
	      SampleMode	      "Ignore"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inherit Shape"
	      Ports		      [2, 1]
	      Position		      [465, 58, 555, 107]
	      SourceBlock	      "commblksprivate/Inherit Shape"
	      SourceType	      "Inherit Shape"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Modulo Integrator"
	      Ports		      [1, 1]
	      Position		      [345, 47, 425, 93]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Modulo Integrator"
		Location		[34, 304, 484, 654]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [185, 133, 215, 147]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Abs
		  Name			  "Abs"
		  Position		  [115, 55, 145, 85]
		  Orientation		  "left"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [30, 165, 60, 195]
		  Value			  "modu"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  Position		  [215, 55, 245, 85]
		  Orientation		  "left"
		  Gain			  "1+eps"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  InitialCondition
		  Name			  "IC"
		  Position		  [180, 225, 210, 255]
		  Value			  "init"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Integrator
		  Name			  "Integrator"
		  Ports			  [3, 1, 0, 0, 1]
		  Position		  [250, 121, 310, 229]
		  ExternalReset		  "rising"
		  InitialConditionSource  "external"
		  UpperSaturationLimit	  "1"
		  LowerSaturationLimit	  "0"
		  ShowStatePort		  on
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    3
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  Ports			  [2, 1]
		  Position		  [360, 217, 390, 248]
		  Operator		  "rem"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  Position		  [115, 157, 145, 188]
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [380, 168, 410, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "IC"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Integrator"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  Points		  [10, 0; 0, 50; -285, 0; 0, -45]
		  DstBlock		  "IC"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Abs"
		  SrcPort		  1
		  Points		  [-30, 0; 0, 95]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 125; 250, 0; 0, -65]
		    DstBlock		    "Math\nFunction"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  state
		  Points		  [0, -46]
		  DstBlock		  "Gain"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  Points		  [0, 0; -25, 0]
		  Branch {
		    DstBlock		    "Abs"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30; 145, 0; 0, 185]
		    DstBlock		    "Math\nFunction"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [580, 78, 610, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Exclude\nFull Matrix"
	      SrcPort		      1
	      DstBlock		      "Exclude\nFrame-based Input\n"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Exclude\nFrame-based Input\n"
	      SrcPort		      1
	      DstBlock		      "Modulo Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Exclude\nFull Matrix"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55; 365, 0]
		DstBlock		"Inherit Shape"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Modulo Integrator"
	      SrcPort		      1
	      DstBlock		      "Inherit Shape"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inherit Shape"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Sensitivity"
	  Position		  [235, 26, 275, 54]
	  ShowName		  off
	  Gain			  "Kc"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [310, 30, 330, 50]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Fcn
	  Name			  "sin"
	  Position		  [490, 25, 615, 55]
	  ShowName		  off
	  Expr			  "Ac*cos(u[1]*pi2+Ph)"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_1"
	  Position		  [780, 45, 800, 65]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Modulo\nIntegrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Modulo\nIntegrator"
	  SrcPort		  1
	  DstBlock		  "sin"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Carrier\nfrequency1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sensitivity"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 65; 590, 0; 0, -40]
	    DstBlock		    "Inherit Shape"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Check Signal\nAttributes"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert 2-D to 1-D"
	  SrcPort		  1
	  DstBlock		  "Sensitivity"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sin"
	  SrcPort		  1
	  DstBlock		  "Inherit Shape"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape"
	  SrcPort		  1
	  DstBlock		  "out_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Check Signal\nAttributes"
	  SrcPort		  1
	  DstBlock		  "Convert 2-D to 1-D"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Name		      "Synchronization Components"
      Position		      [198, 28]
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
  }
}
