#[doc = "Register `DC3` reader"]
pub type R = crate::R<DC3_SPEC>;
#[doc = "Register `DC3` writer"]
pub type W = crate::W<DC3_SPEC>;
#[doc = "Field `SYSCTL_DC3_PWM0` reader - PWM0 Pin Present"]
pub type SYSCTL_DC3_PWM0_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWM0` writer - PWM0 Pin Present"]
pub type SYSCTL_DC3_PWM0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_PWM1` reader - PWM1 Pin Present"]
pub type SYSCTL_DC3_PWM1_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWM1` writer - PWM1 Pin Present"]
pub type SYSCTL_DC3_PWM1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_PWM2` reader - PWM2 Pin Present"]
pub type SYSCTL_DC3_PWM2_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWM2` writer - PWM2 Pin Present"]
pub type SYSCTL_DC3_PWM2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_PWM3` reader - PWM3 Pin Present"]
pub type SYSCTL_DC3_PWM3_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWM3` writer - PWM3 Pin Present"]
pub type SYSCTL_DC3_PWM3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_PWM4` reader - PWM4 Pin Present"]
pub type SYSCTL_DC3_PWM4_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWM4` writer - PWM4 Pin Present"]
pub type SYSCTL_DC3_PWM4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_PWM5` reader - PWM5 Pin Present"]
pub type SYSCTL_DC3_PWM5_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWM5` writer - PWM5 Pin Present"]
pub type SYSCTL_DC3_PWM5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C0MINUS` reader - C0- Pin Present"]
pub type SYSCTL_DC3_C0MINUS_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C0MINUS` writer - C0- Pin Present"]
pub type SYSCTL_DC3_C0MINUS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C0PLUS` reader - C0+ Pin Present"]
pub type SYSCTL_DC3_C0PLUS_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C0PLUS` writer - C0+ Pin Present"]
pub type SYSCTL_DC3_C0PLUS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C0O` reader - C0o Pin Present"]
pub type SYSCTL_DC3_C0O_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C0O` writer - C0o Pin Present"]
pub type SYSCTL_DC3_C0O_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C1MINUS` reader - C1- Pin Present"]
pub type SYSCTL_DC3_C1MINUS_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C1MINUS` writer - C1- Pin Present"]
pub type SYSCTL_DC3_C1MINUS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C1PLUS` reader - C1+ Pin Present"]
pub type SYSCTL_DC3_C1PLUS_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C1PLUS` writer - C1+ Pin Present"]
pub type SYSCTL_DC3_C1PLUS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C1O` reader - C1o Pin Present"]
pub type SYSCTL_DC3_C1O_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C1O` writer - C1o Pin Present"]
pub type SYSCTL_DC3_C1O_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C2MINUS` reader - C2- Pin Present"]
pub type SYSCTL_DC3_C2MINUS_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C2MINUS` writer - C2- Pin Present"]
pub type SYSCTL_DC3_C2MINUS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C2PLUS` reader - C2+ Pin Present"]
pub type SYSCTL_DC3_C2PLUS_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C2PLUS` writer - C2+ Pin Present"]
pub type SYSCTL_DC3_C2PLUS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_C2O` reader - C2o Pin Present"]
pub type SYSCTL_DC3_C2O_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_C2O` writer - C2o Pin Present"]
pub type SYSCTL_DC3_C2O_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_PWMFAULT` reader - PWM Fault Pin Present"]
pub type SYSCTL_DC3_PWMFAULT_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_PWMFAULT` writer - PWM Fault Pin Present"]
pub type SYSCTL_DC3_PWMFAULT_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN0` reader - ADC Module 0 AIN0 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN0_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN0` writer - ADC Module 0 AIN0 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN1` reader - ADC Module 0 AIN1 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN1_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN1` writer - ADC Module 0 AIN1 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN2` reader - ADC Module 0 AIN2 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN2_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN2` writer - ADC Module 0 AIN2 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN3` reader - ADC Module 0 AIN3 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN3_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN3` writer - ADC Module 0 AIN3 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN4` reader - ADC Module 0 AIN4 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN4_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN4` writer - ADC Module 0 AIN4 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN5` reader - ADC Module 0 AIN5 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN5_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN5` writer - ADC Module 0 AIN5 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN6` reader - ADC Module 0 AIN6 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN6_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN6` writer - ADC Module 0 AIN6 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_ADC0AIN7` reader - ADC Module 0 AIN7 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN7_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_ADC0AIN7` writer - ADC Module 0 AIN7 Pin Present"]
pub type SYSCTL_DC3_ADC0AIN7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_CCP0` reader - CCP0 Pin Present"]
pub type SYSCTL_DC3_CCP0_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_CCP0` writer - CCP0 Pin Present"]
pub type SYSCTL_DC3_CCP0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_CCP1` reader - CCP1 Pin Present"]
pub type SYSCTL_DC3_CCP1_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_CCP1` writer - CCP1 Pin Present"]
pub type SYSCTL_DC3_CCP1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_CCP2` reader - CCP2 Pin Present"]
pub type SYSCTL_DC3_CCP2_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_CCP2` writer - CCP2 Pin Present"]
pub type SYSCTL_DC3_CCP2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_CCP3` reader - CCP3 Pin Present"]
pub type SYSCTL_DC3_CCP3_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_CCP3` writer - CCP3 Pin Present"]
pub type SYSCTL_DC3_CCP3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_CCP4` reader - CCP4 Pin Present"]
pub type SYSCTL_DC3_CCP4_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_CCP4` writer - CCP4 Pin Present"]
pub type SYSCTL_DC3_CCP4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_CCP5` reader - CCP5 Pin Present"]
pub type SYSCTL_DC3_CCP5_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_CCP5` writer - CCP5 Pin Present"]
pub type SYSCTL_DC3_CCP5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC3_32KHZ` reader - 32KHz Input Clock Available"]
pub type SYSCTL_DC3_32KHZ_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC3_32KHZ` writer - 32KHz Input Clock Available"]
pub type SYSCTL_DC3_32KHZ_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - PWM0 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwm0(&self) -> SYSCTL_DC3_PWM0_R {
        SYSCTL_DC3_PWM0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - PWM1 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwm1(&self) -> SYSCTL_DC3_PWM1_R {
        SYSCTL_DC3_PWM1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - PWM2 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwm2(&self) -> SYSCTL_DC3_PWM2_R {
        SYSCTL_DC3_PWM2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - PWM3 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwm3(&self) -> SYSCTL_DC3_PWM3_R {
        SYSCTL_DC3_PWM3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - PWM4 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwm4(&self) -> SYSCTL_DC3_PWM4_R {
        SYSCTL_DC3_PWM4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - PWM5 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwm5(&self) -> SYSCTL_DC3_PWM5_R {
        SYSCTL_DC3_PWM5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - C0- Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c0minus(&self) -> SYSCTL_DC3_C0MINUS_R {
        SYSCTL_DC3_C0MINUS_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - C0+ Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c0plus(&self) -> SYSCTL_DC3_C0PLUS_R {
        SYSCTL_DC3_C0PLUS_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - C0o Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c0o(&self) -> SYSCTL_DC3_C0O_R {
        SYSCTL_DC3_C0O_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - C1- Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c1minus(&self) -> SYSCTL_DC3_C1MINUS_R {
        SYSCTL_DC3_C1MINUS_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - C1+ Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c1plus(&self) -> SYSCTL_DC3_C1PLUS_R {
        SYSCTL_DC3_C1PLUS_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - C1o Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c1o(&self) -> SYSCTL_DC3_C1O_R {
        SYSCTL_DC3_C1O_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - C2- Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c2minus(&self) -> SYSCTL_DC3_C2MINUS_R {
        SYSCTL_DC3_C2MINUS_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - C2+ Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c2plus(&self) -> SYSCTL_DC3_C2PLUS_R {
        SYSCTL_DC3_C2PLUS_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - C2o Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_c2o(&self) -> SYSCTL_DC3_C2O_R {
        SYSCTL_DC3_C2O_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - PWM Fault Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_pwmfault(&self) -> SYSCTL_DC3_PWMFAULT_R {
        SYSCTL_DC3_PWMFAULT_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - ADC Module 0 AIN0 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain0(&self) -> SYSCTL_DC3_ADC0AIN0_R {
        SYSCTL_DC3_ADC0AIN0_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - ADC Module 0 AIN1 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain1(&self) -> SYSCTL_DC3_ADC0AIN1_R {
        SYSCTL_DC3_ADC0AIN1_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - ADC Module 0 AIN2 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain2(&self) -> SYSCTL_DC3_ADC0AIN2_R {
        SYSCTL_DC3_ADC0AIN2_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - ADC Module 0 AIN3 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain3(&self) -> SYSCTL_DC3_ADC0AIN3_R {
        SYSCTL_DC3_ADC0AIN3_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - ADC Module 0 AIN4 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain4(&self) -> SYSCTL_DC3_ADC0AIN4_R {
        SYSCTL_DC3_ADC0AIN4_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - ADC Module 0 AIN5 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain5(&self) -> SYSCTL_DC3_ADC0AIN5_R {
        SYSCTL_DC3_ADC0AIN5_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - ADC Module 0 AIN6 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain6(&self) -> SYSCTL_DC3_ADC0AIN6_R {
        SYSCTL_DC3_ADC0AIN6_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - ADC Module 0 AIN7 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_adc0ain7(&self) -> SYSCTL_DC3_ADC0AIN7_R {
        SYSCTL_DC3_ADC0AIN7_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - CCP0 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_ccp0(&self) -> SYSCTL_DC3_CCP0_R {
        SYSCTL_DC3_CCP0_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - CCP1 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_ccp1(&self) -> SYSCTL_DC3_CCP1_R {
        SYSCTL_DC3_CCP1_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CCP2 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_ccp2(&self) -> SYSCTL_DC3_CCP2_R {
        SYSCTL_DC3_CCP2_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - CCP3 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_ccp3(&self) -> SYSCTL_DC3_CCP3_R {
        SYSCTL_DC3_CCP3_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - CCP4 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_ccp4(&self) -> SYSCTL_DC3_CCP4_R {
        SYSCTL_DC3_CCP4_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - CCP5 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc3_ccp5(&self) -> SYSCTL_DC3_CCP5_R {
        SYSCTL_DC3_CCP5_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 31 - 32KHz Input Clock Available"]
    #[inline(always)]
    pub fn sysctl_dc3_32khz(&self) -> SYSCTL_DC3_32KHZ_R {
        SYSCTL_DC3_32KHZ_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - PWM0 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwm0(&mut self) -> SYSCTL_DC3_PWM0_W<DC3_SPEC, 0> {
        SYSCTL_DC3_PWM0_W::new(self)
    }
    #[doc = "Bit 1 - PWM1 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwm1(&mut self) -> SYSCTL_DC3_PWM1_W<DC3_SPEC, 1> {
        SYSCTL_DC3_PWM1_W::new(self)
    }
    #[doc = "Bit 2 - PWM2 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwm2(&mut self) -> SYSCTL_DC3_PWM2_W<DC3_SPEC, 2> {
        SYSCTL_DC3_PWM2_W::new(self)
    }
    #[doc = "Bit 3 - PWM3 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwm3(&mut self) -> SYSCTL_DC3_PWM3_W<DC3_SPEC, 3> {
        SYSCTL_DC3_PWM3_W::new(self)
    }
    #[doc = "Bit 4 - PWM4 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwm4(&mut self) -> SYSCTL_DC3_PWM4_W<DC3_SPEC, 4> {
        SYSCTL_DC3_PWM4_W::new(self)
    }
    #[doc = "Bit 5 - PWM5 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwm5(&mut self) -> SYSCTL_DC3_PWM5_W<DC3_SPEC, 5> {
        SYSCTL_DC3_PWM5_W::new(self)
    }
    #[doc = "Bit 6 - C0- Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c0minus(&mut self) -> SYSCTL_DC3_C0MINUS_W<DC3_SPEC, 6> {
        SYSCTL_DC3_C0MINUS_W::new(self)
    }
    #[doc = "Bit 7 - C0+ Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c0plus(&mut self) -> SYSCTL_DC3_C0PLUS_W<DC3_SPEC, 7> {
        SYSCTL_DC3_C0PLUS_W::new(self)
    }
    #[doc = "Bit 8 - C0o Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c0o(&mut self) -> SYSCTL_DC3_C0O_W<DC3_SPEC, 8> {
        SYSCTL_DC3_C0O_W::new(self)
    }
    #[doc = "Bit 9 - C1- Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c1minus(&mut self) -> SYSCTL_DC3_C1MINUS_W<DC3_SPEC, 9> {
        SYSCTL_DC3_C1MINUS_W::new(self)
    }
    #[doc = "Bit 10 - C1+ Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c1plus(&mut self) -> SYSCTL_DC3_C1PLUS_W<DC3_SPEC, 10> {
        SYSCTL_DC3_C1PLUS_W::new(self)
    }
    #[doc = "Bit 11 - C1o Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c1o(&mut self) -> SYSCTL_DC3_C1O_W<DC3_SPEC, 11> {
        SYSCTL_DC3_C1O_W::new(self)
    }
    #[doc = "Bit 12 - C2- Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c2minus(&mut self) -> SYSCTL_DC3_C2MINUS_W<DC3_SPEC, 12> {
        SYSCTL_DC3_C2MINUS_W::new(self)
    }
    #[doc = "Bit 13 - C2+ Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c2plus(&mut self) -> SYSCTL_DC3_C2PLUS_W<DC3_SPEC, 13> {
        SYSCTL_DC3_C2PLUS_W::new(self)
    }
    #[doc = "Bit 14 - C2o Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_c2o(&mut self) -> SYSCTL_DC3_C2O_W<DC3_SPEC, 14> {
        SYSCTL_DC3_C2O_W::new(self)
    }
    #[doc = "Bit 15 - PWM Fault Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_pwmfault(&mut self) -> SYSCTL_DC3_PWMFAULT_W<DC3_SPEC, 15> {
        SYSCTL_DC3_PWMFAULT_W::new(self)
    }
    #[doc = "Bit 16 - ADC Module 0 AIN0 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain0(&mut self) -> SYSCTL_DC3_ADC0AIN0_W<DC3_SPEC, 16> {
        SYSCTL_DC3_ADC0AIN0_W::new(self)
    }
    #[doc = "Bit 17 - ADC Module 0 AIN1 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain1(&mut self) -> SYSCTL_DC3_ADC0AIN1_W<DC3_SPEC, 17> {
        SYSCTL_DC3_ADC0AIN1_W::new(self)
    }
    #[doc = "Bit 18 - ADC Module 0 AIN2 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain2(&mut self) -> SYSCTL_DC3_ADC0AIN2_W<DC3_SPEC, 18> {
        SYSCTL_DC3_ADC0AIN2_W::new(self)
    }
    #[doc = "Bit 19 - ADC Module 0 AIN3 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain3(&mut self) -> SYSCTL_DC3_ADC0AIN3_W<DC3_SPEC, 19> {
        SYSCTL_DC3_ADC0AIN3_W::new(self)
    }
    #[doc = "Bit 20 - ADC Module 0 AIN4 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain4(&mut self) -> SYSCTL_DC3_ADC0AIN4_W<DC3_SPEC, 20> {
        SYSCTL_DC3_ADC0AIN4_W::new(self)
    }
    #[doc = "Bit 21 - ADC Module 0 AIN5 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain5(&mut self) -> SYSCTL_DC3_ADC0AIN5_W<DC3_SPEC, 21> {
        SYSCTL_DC3_ADC0AIN5_W::new(self)
    }
    #[doc = "Bit 22 - ADC Module 0 AIN6 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain6(&mut self) -> SYSCTL_DC3_ADC0AIN6_W<DC3_SPEC, 22> {
        SYSCTL_DC3_ADC0AIN6_W::new(self)
    }
    #[doc = "Bit 23 - ADC Module 0 AIN7 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_adc0ain7(&mut self) -> SYSCTL_DC3_ADC0AIN7_W<DC3_SPEC, 23> {
        SYSCTL_DC3_ADC0AIN7_W::new(self)
    }
    #[doc = "Bit 24 - CCP0 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_ccp0(&mut self) -> SYSCTL_DC3_CCP0_W<DC3_SPEC, 24> {
        SYSCTL_DC3_CCP0_W::new(self)
    }
    #[doc = "Bit 25 - CCP1 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_ccp1(&mut self) -> SYSCTL_DC3_CCP1_W<DC3_SPEC, 25> {
        SYSCTL_DC3_CCP1_W::new(self)
    }
    #[doc = "Bit 26 - CCP2 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_ccp2(&mut self) -> SYSCTL_DC3_CCP2_W<DC3_SPEC, 26> {
        SYSCTL_DC3_CCP2_W::new(self)
    }
    #[doc = "Bit 27 - CCP3 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_ccp3(&mut self) -> SYSCTL_DC3_CCP3_W<DC3_SPEC, 27> {
        SYSCTL_DC3_CCP3_W::new(self)
    }
    #[doc = "Bit 28 - CCP4 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_ccp4(&mut self) -> SYSCTL_DC3_CCP4_W<DC3_SPEC, 28> {
        SYSCTL_DC3_CCP4_W::new(self)
    }
    #[doc = "Bit 29 - CCP5 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_ccp5(&mut self) -> SYSCTL_DC3_CCP5_W<DC3_SPEC, 29> {
        SYSCTL_DC3_CCP5_W::new(self)
    }
    #[doc = "Bit 31 - 32KHz Input Clock Available"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc3_32khz(&mut self) -> SYSCTL_DC3_32KHZ_W<DC3_SPEC, 31> {
        SYSCTL_DC3_32KHZ_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Device Capabilities 3\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`dc3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dc3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DC3_SPEC;
impl crate::RegisterSpec for DC3_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dc3::R`](R) reader structure"]
impl crate::Readable for DC3_SPEC {}
#[doc = "`write(|w| ..)` method takes [`dc3::W`](W) writer structure"]
impl crate::Writable for DC3_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DC3 to value 0"]
impl crate::Resettable for DC3_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
