// Seed: 4241127503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
  wire id_14;
  assign id_9 = (1);
  wire id_15;
  wire id_16 = ~|id_6;
  logic [7:0] id_17, id_18;
  module_0(
      id_4, id_16, id_6, id_4, id_14, id_14
  ); id_19(
      .id_0(1),
      .id_1(id_13),
      .id_2(id_4),
      .id_3(id_5),
      .id_4(id_17),
      .id_5(1),
      .id_6(1),
      .id_7(id_9),
      .id_8(id_17[1 : 1]),
      .id_9(id_17),
      .id_10()
  );
endmodule
