{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667842994157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667842994158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 17:43:13 2022 " "Processing started: Mon Nov  7 17:43:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667842994158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667842994158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HadamardEncoder -c HadamardEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off HadamardEncoder -c HadamardEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667842994158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667842994930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667842994931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HadamardEncoder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file HadamardEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-Equations " "Found design unit 1: XOR1-Equations" {  } { { "HadamardEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/HadamardEncoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HadamardEncoder-Structural " "Found design unit 2: HadamardEncoder-Structural" {  } { { "HadamardEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/HadamardEncoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003912 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "HadamardEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/HadamardEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003912 ""} { "Info" "ISGN_ENTITY_NAME" "2 HadamardEncoder " "Found entity 2: HadamardEncoder" {  } { { "HadamardEncoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/HadamardEncoder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667843003912 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 31 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1667843003913 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Entity \"OR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 45 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1667843003913 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOR2 " "Entity \"NOR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 59 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1667843003913 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOR3 " "Entity \"NOR3\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 73 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1667843003913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 12 6 " "Found 12 design units, including 6 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-Equations " "Found design unit 1: XOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOT1-Equations " "Found design unit 2: NOT1-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND2-Equations " "Found design unit 3: AND2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR2-Equations " "Found design unit 4: OR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NOR2-Equations " "Found design unit 5: NOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR3-Equations " "Found design unit 6: NOR3-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOT1 " "Found entity 2: NOT1" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/encoder/logic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667843003913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667843003913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HadamardEncoder " "Elaborating entity \"HadamardEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667843004077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XOR1 XOR1:xor0 A:equations " "Elaborating entity \"XOR1\" using architecture \"A:equations\" for hierarchy \"XOR1:xor0\"" {  } { { "HadamardEncoder.vhd" "xor0" { Text "/home/diogo/ua/AAD/P1/encoder/HadamardEncoder.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667843004110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667843005597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667843006437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667843006437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667843007373 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667843007373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667843007373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667843007373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667843007404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 17:43:27 2022 " "Processing ended: Mon Nov  7 17:43:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667843007404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667843007404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667843007404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667843007404 ""}
