
powermeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001023c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000076c  080103cc  080103cc  000203cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010b38  08010b38  000300dc  2**0
                  CONTENTS
  4 .ARM          00000008  08010b38  08010b38  00020b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010b40  08010b40  000300dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010b40  08010b40  00020b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08010b48  08010b48  00020b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  08010b50  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000544c  200000dc  08010c2c  000300dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005528  08010c2c  00035528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021b2a  00000000  00000000  0003010c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054b5  00000000  00000000  00051c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ca0  00000000  00000000  000570f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ac8  00000000  00000000  00058d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c47  00000000  00000000  0005a858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002517d  00000000  00000000  0008449f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4c76  00000000  00000000  000a961c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018e292  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000826c  00000000  00000000  0018e2e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000dc 	.word	0x200000dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080103b4 	.word	0x080103b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e0 	.word	0x200000e0
 80001cc:	080103b4 	.word	0x080103b4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <Dwin_Receive_Decode>:
uint8_t No_Of_Dwin_Bytes;
uint8_t Rx_Dwin_Data_Buff_Point;
uint8_t Rx_Dwin_Complete;

void Dwin_Receive_Decode(uint8_t *rx_data)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	if((*rx_data ==0x83)&&(Rx_Dwin_Point==0))
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b83      	cmp	r3, #131	; 0x83
 80005a2:	d107      	bne.n	80005b4 <Dwin_Receive_Decode+0x20>
 80005a4:	4b2e      	ldr	r3, [pc, #184]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d103      	bne.n	80005b4 <Dwin_Receive_Decode+0x20>
			{
				Rx_Dwin_Point=1;
 80005ac:	4b2c      	ldr	r3, [pc, #176]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	701a      	strb	r2, [r3, #0]
 80005b2:	e04e      	b.n	8000652 <Dwin_Receive_Decode+0xbe>
			}
			else if(Rx_Dwin_Point==1)
 80005b4:	4b2a      	ldr	r3, [pc, #168]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d10b      	bne.n	80005d4 <Dwin_Receive_Decode+0x40>
			{
				if(*rx_data == 0x30){
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b30      	cmp	r3, #48	; 0x30
 80005c2:	d103      	bne.n	80005cc <Dwin_Receive_Decode+0x38>
					Rx_Dwin_Point=2;
 80005c4:	4b26      	ldr	r3, [pc, #152]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005c6:	2202      	movs	r2, #2
 80005c8:	701a      	strb	r2, [r3, #0]
				if(No_Of_Dwin_Bytes==0){
					Rx_Dwin_Complete = 1;
					Rx_Dwin_Point=0;
				}
			}
}
 80005ca:	e042      	b.n	8000652 <Dwin_Receive_Decode+0xbe>
					Rx_Dwin_Point=0;
 80005cc:	4b24      	ldr	r3, [pc, #144]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	701a      	strb	r2, [r3, #0]
}
 80005d2:	e03e      	b.n	8000652 <Dwin_Receive_Decode+0xbe>
			else if((*rx_data == 0x00)&&(Rx_Dwin_Point==2))
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d107      	bne.n	80005ec <Dwin_Receive_Decode+0x58>
 80005dc:	4b20      	ldr	r3, [pc, #128]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d103      	bne.n	80005ec <Dwin_Receive_Decode+0x58>
				Rx_Dwin_Point=3;
 80005e4:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005e6:	2203      	movs	r2, #3
 80005e8:	701a      	strb	r2, [r3, #0]
 80005ea:	e032      	b.n	8000652 <Dwin_Receive_Decode+0xbe>
			else if(Rx_Dwin_Point==3)
 80005ec:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b03      	cmp	r3, #3
 80005f2:	d10c      	bne.n	800060e <Dwin_Receive_Decode+0x7a>
				Rx_Dwin_Point=4;
 80005f4:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 80005f6:	2204      	movs	r2, #4
 80005f8:	701a      	strb	r2, [r3, #0]
				No_Of_Dwin_Bytes = (*rx_data)*2;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4b18      	ldr	r3, [pc, #96]	; (8000664 <Dwin_Receive_Decode+0xd0>)
 8000604:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point = 0;
 8000606:	4b18      	ldr	r3, [pc, #96]	; (8000668 <Dwin_Receive_Decode+0xd4>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
}
 800060c:	e021      	b.n	8000652 <Dwin_Receive_Decode+0xbe>
			else if(Rx_Dwin_Point==4)
 800060e:	4b14      	ldr	r3, [pc, #80]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	2b04      	cmp	r3, #4
 8000614:	d11d      	bne.n	8000652 <Dwin_Receive_Decode+0xbe>
				Rx_Dwin_Data_Buff[Rx_Dwin_Data_Buff_Point]= *rx_data;
 8000616:	4b14      	ldr	r3, [pc, #80]	; (8000668 <Dwin_Receive_Decode+0xd4>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	461a      	mov	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	7819      	ldrb	r1, [r3, #0]
 8000620:	4b12      	ldr	r3, [pc, #72]	; (800066c <Dwin_Receive_Decode+0xd8>)
 8000622:	5499      	strb	r1, [r3, r2]
				No_Of_Dwin_Bytes = No_Of_Dwin_Bytes-1;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <Dwin_Receive_Decode+0xd0>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	3b01      	subs	r3, #1
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4b0d      	ldr	r3, [pc, #52]	; (8000664 <Dwin_Receive_Decode+0xd0>)
 800062e:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point = Rx_Dwin_Data_Buff_Point+1;
 8000630:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <Dwin_Receive_Decode+0xd4>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	3301      	adds	r3, #1
 8000636:	b2da      	uxtb	r2, r3
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <Dwin_Receive_Decode+0xd4>)
 800063a:	701a      	strb	r2, [r3, #0]
				if(No_Of_Dwin_Bytes==0){
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <Dwin_Receive_Decode+0xd0>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d106      	bne.n	8000652 <Dwin_Receive_Decode+0xbe>
					Rx_Dwin_Complete = 1;
 8000644:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <Dwin_Receive_Decode+0xdc>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
					Rx_Dwin_Point=0;
 800064a:	4b05      	ldr	r3, [pc, #20]	; (8000660 <Dwin_Receive_Decode+0xcc>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
}
 8000650:	e7ff      	b.n	8000652 <Dwin_Receive_Decode+0xbe>
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	2000012a 	.word	0x2000012a
 8000664:	2000012b 	.word	0x2000012b
 8000668:	2000012c 	.word	0x2000012c
 800066c:	200000f8 	.word	0x200000f8
 8000670:	2000012d 	.word	0x2000012d

08000674 <HAL_TIM_PeriodElapsedCallback>:
 uint16_t seq1_count_inc,seq2_count_inc;
 uint16_t seq1_remaining_time_total_min,seq2_remaining_time_total_min;
 uint8_t seq1_remaining_time_Hr,seq1_remaining_time_min,seq2_remaining_time_Hr,seq2_remaining_time_min;

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a1a      	ldr	r2, [pc, #104]	; (80006e8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d102      	bne.n	800068a <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 8000684:	4b19      	ldr	r3, [pc, #100]	; (80006ec <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000686:	2201      	movs	r2, #1
 8000688:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d125      	bne.n	80006de <HAL_TIM_PeriodElapsedCallback+0x6a>
	{

 		if(++LocCount1S >= 10)
 8000692:	4b18      	ldr	r3, [pc, #96]	; (80006f4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	3301      	adds	r3, #1
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800069c:	701a      	strb	r2, [r3, #0]
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b09      	cmp	r3, #9
 80006a4:	d91b      	bls.n	80006de <HAL_TIM_PeriodElapsedCallback+0x6a>
		{
			LocCount1S=0;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	3301      	adds	r3, #1
 80006b2:	b2da      	uxtb	r2, r3
 80006b4:	4b10      	ldr	r3, [pc, #64]	; (80006f8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006b6:	701a      	strb	r2, [r3, #0]
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b13      	cmp	r3, #19
 80006be:	d906      	bls.n	80006ce <HAL_TIM_PeriodElapsedCallback+0x5a>
			{
				SimCount=0;
 80006c0:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 80006c6:	2120      	movs	r1, #32
 80006c8:	480c      	ldr	r0, [pc, #48]	; (80006fc <HAL_TIM_PeriodElapsedCallback+0x88>)
 80006ca:	f00a f94b 	bl	800a964 <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 80006ce:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	701a      	strb	r2, [r3, #0]
			Flag100milliSeconds=1;
 80006d4:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	701a      	strb	r2, [r3, #0]
			DHCP_time_handler( );
 80006da:	f001 f813 	bl	8001704 <DHCP_time_handler>
		}


	}
 
 }
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200036c0 	.word	0x200036c0
 80006ec:	2000012e 	.word	0x2000012e
 80006f0:	20003674 	.word	0x20003674
 80006f4:	20000132 	.word	0x20000132
 80006f8:	20000131 	.word	0x20000131
 80006fc:	48000800 	.word	0x48000800
 8000700:	2000012f 	.word	0x2000012f
 8000704:	20000130 	.word	0x20000130

08000708 <HAL_UART_RxCpltCallback>:
extern uint8_t CurrentFrame;
extern uint16_t Valid_No_Of_Data;
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a5a      	ldr	r2, [pc, #360]	; (800087c <HAL_UART_RxCpltCallback+0x174>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d107      	bne.n	8000728 <HAL_UART_RxCpltCallback+0x20>
	{
		Dwin_Receive_Decode(rxTempBuff);
 8000718:	4859      	ldr	r0, [pc, #356]	; (8000880 <HAL_UART_RxCpltCallback+0x178>)
 800071a:	f7ff ff3b 	bl	8000594 <Dwin_Receive_Decode>
		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 800071e:	2201      	movs	r2, #1
 8000720:	4957      	ldr	r1, [pc, #348]	; (8000880 <HAL_UART_RxCpltCallback+0x178>)
 8000722:	4856      	ldr	r0, [pc, #344]	; (800087c <HAL_UART_RxCpltCallback+0x174>)
 8000724:	f00d f88c 	bl	800d840 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a56      	ldr	r2, [pc, #344]	; (8000884 <HAL_UART_RxCpltCallback+0x17c>)
 800072c:	4293      	cmp	r3, r2
 800072e:	f040 809b 	bne.w	8000868 <HAL_UART_RxCpltCallback+0x160>
	{
		HAL_UART_Receive_IT(&huart1,modbustemp,1);
 8000732:	2201      	movs	r2, #1
 8000734:	4954      	ldr	r1, [pc, #336]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 8000736:	4853      	ldr	r0, [pc, #332]	; (8000884 <HAL_UART_RxCpltCallback+0x17c>)
 8000738:	f00d f882 	bl	800d840 <HAL_UART_Receive_IT>
		switch(DataTrack)
 800073c:	4b53      	ldr	r3, [pc, #332]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b04      	cmp	r3, #4
 8000742:	f200 808d 	bhi.w	8000860 <HAL_UART_RxCpltCallback+0x158>
 8000746:	a201      	add	r2, pc, #4	; (adr r2, 800074c <HAL_UART_RxCpltCallback+0x44>)
 8000748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800074c:	08000761 	.word	0x08000761
 8000750:	0800077d 	.word	0x0800077d
 8000754:	08000795 	.word	0x08000795
 8000758:	080007ef 	.word	0x080007ef
 800075c:	08000825 	.word	0x08000825
		{
			case 0:
				if(modbustemp[0] <= Total_No_Of_Meter){
 8000760:	4b49      	ldr	r3, [pc, #292]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 8000762:	781a      	ldrb	r2, [r3, #0]
 8000764:	4b4a      	ldr	r3, [pc, #296]	; (8000890 <HAL_UART_RxCpltCallback+0x188>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	429a      	cmp	r2, r3
 800076a:	d87f      	bhi.n	800086c <HAL_UART_RxCpltCallback+0x164>
					DataTrack=1;
 800076c:	4b47      	ldr	r3, [pc, #284]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 800076e:	2201      	movs	r2, #1
 8000770:	701a      	strb	r2, [r3, #0]
					rxMeterId = modbustemp[0];
 8000772:	4b45      	ldr	r3, [pc, #276]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 8000774:	781a      	ldrb	r2, [r3, #0]
 8000776:	4b47      	ldr	r3, [pc, #284]	; (8000894 <HAL_UART_RxCpltCallback+0x18c>)
 8000778:	701a      	strb	r2, [r3, #0]
				}
			break;
 800077a:	e077      	b.n	800086c <HAL_UART_RxCpltCallback+0x164>
			case 1:
				if(modbustemp[0]==3){
 800077c:	4b42      	ldr	r3, [pc, #264]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b03      	cmp	r3, #3
 8000782:	d103      	bne.n	800078c <HAL_UART_RxCpltCallback+0x84>
					DataTrack=2;
 8000784:	4b41      	ldr	r3, [pc, #260]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 8000786:	2202      	movs	r2, #2
 8000788:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					DataTrack=0;
				}
			break;
 800078a:	e072      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
					DataTrack=0;
 800078c:	4b3f      	ldr	r3, [pc, #252]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 800078e:	2200      	movs	r2, #0
 8000790:	701a      	strb	r2, [r3, #0]
			break;
 8000792:	e06e      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
			case 2:
				if(modbustemp[0] == Valid_No_Of_Data*2)
 8000794:	4b3c      	ldr	r3, [pc, #240]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	461a      	mov	r2, r3
 800079a:	4b3f      	ldr	r3, [pc, #252]	; (8000898 <HAL_UART_RxCpltCallback+0x190>)
 800079c:	881b      	ldrh	r3, [r3, #0]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d11d      	bne.n	80007e0 <HAL_UART_RxCpltCallback+0xd8>
				{
					TotalNoOfData = modbustemp[0];
 80007a4:	4b38      	ldr	r3, [pc, #224]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 80007a6:	781a      	ldrb	r2, [r3, #0]
 80007a8:	4b3c      	ldr	r3, [pc, #240]	; (800089c <HAL_UART_RxCpltCallback+0x194>)
 80007aa:	701a      	strb	r2, [r3, #0]
					PowerMeterdatabase[rxMeterId-1].NoOfData[CurrentFrame-1]=TotalNoOfData;
 80007ac:	4b39      	ldr	r3, [pc, #228]	; (8000894 <HAL_UART_RxCpltCallback+0x18c>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	4b3b      	ldr	r3, [pc, #236]	; (80008a0 <HAL_UART_RxCpltCallback+0x198>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	4938      	ldr	r1, [pc, #224]	; (800089c <HAL_UART_RxCpltCallback+0x194>)
 80007ba:	780c      	ldrb	r4, [r1, #0]
 80007bc:	4939      	ldr	r1, [pc, #228]	; (80008a4 <HAL_UART_RxCpltCallback+0x19c>)
 80007be:	f44f 7049 	mov.w	r0, #804	; 0x324
 80007c2:	fb00 f202 	mul.w	r2, r0, r2
 80007c6:	440a      	add	r2, r1
 80007c8:	4413      	add	r3, r2
 80007ca:	f503 7348 	add.w	r3, r3, #800	; 0x320
 80007ce:	4622      	mov	r2, r4
 80007d0:	701a      	strb	r2, [r3, #0]
					CountTrack=0;
 80007d2:	4b35      	ldr	r3, [pc, #212]	; (80008a8 <HAL_UART_RxCpltCallback+0x1a0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
					DataTrack=3;
 80007d8:	4b2c      	ldr	r3, [pc, #176]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 80007da:	2203      	movs	r2, #3
 80007dc:	701a      	strb	r2, [r3, #0]
				{
					CountTrack=0;
					DataTrack=0;
				}

			break;
 80007de:	e048      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
					CountTrack=0;
 80007e0:	4b31      	ldr	r3, [pc, #196]	; (80008a8 <HAL_UART_RxCpltCallback+0x1a0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
					DataTrack=0;
 80007e6:	4b29      	ldr	r3, [pc, #164]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]
			break;
 80007ec:	e041      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
			case 3:

				u8rxbuf[CountTrack] = modbustemp[0];
 80007ee:	4b2e      	ldr	r3, [pc, #184]	; (80008a8 <HAL_UART_RxCpltCallback+0x1a0>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	461a      	mov	r2, r3
 80007f4:	4b24      	ldr	r3, [pc, #144]	; (8000888 <HAL_UART_RxCpltCallback+0x180>)
 80007f6:	7819      	ldrb	r1, [r3, #0]
 80007f8:	4b2c      	ldr	r3, [pc, #176]	; (80008ac <HAL_UART_RxCpltCallback+0x1a4>)
 80007fa:	5499      	strb	r1, [r3, r2]
				CountTrack++;
 80007fc:	4b2a      	ldr	r3, [pc, #168]	; (80008a8 <HAL_UART_RxCpltCallback+0x1a0>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	3301      	adds	r3, #1
 8000802:	b2da      	uxtb	r2, r3
 8000804:	4b28      	ldr	r3, [pc, #160]	; (80008a8 <HAL_UART_RxCpltCallback+0x1a0>)
 8000806:	701a      	strb	r2, [r3, #0]
				TotalNoOfData--;
 8000808:	4b24      	ldr	r3, [pc, #144]	; (800089c <HAL_UART_RxCpltCallback+0x194>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	3b01      	subs	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	4b22      	ldr	r3, [pc, #136]	; (800089c <HAL_UART_RxCpltCallback+0x194>)
 8000812:	701a      	strb	r2, [r3, #0]
				if(TotalNoOfData==0){
 8000814:	4b21      	ldr	r3, [pc, #132]	; (800089c <HAL_UART_RxCpltCallback+0x194>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d129      	bne.n	8000870 <HAL_UART_RxCpltCallback+0x168>
					DataTrack=4;
 800081c:	4b1b      	ldr	r3, [pc, #108]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 800081e:	2204      	movs	r2, #4
 8000820:	701a      	strb	r2, [r3, #0]
				}
			break;
 8000822:	e025      	b.n	8000870 <HAL_UART_RxCpltCallback+0x168>
			case 4:
				memcpy(&PowerMeterdatabase[rxMeterId-1].loc_datastore[CurrentFrame-1][0],u8rxbuf,100);
 8000824:	4b1b      	ldr	r3, [pc, #108]	; (8000894 <HAL_UART_RxCpltCallback+0x18c>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	3b01      	subs	r3, #1
 800082a:	4a1d      	ldr	r2, [pc, #116]	; (80008a0 <HAL_UART_RxCpltCallback+0x198>)
 800082c:	7812      	ldrb	r2, [r2, #0]
 800082e:	3a01      	subs	r2, #1
 8000830:	21c8      	movs	r1, #200	; 0xc8
 8000832:	fb01 f202 	mul.w	r2, r1, r2
 8000836:	f44f 7149 	mov.w	r1, #804	; 0x324
 800083a:	fb01 f303 	mul.w	r3, r1, r3
 800083e:	4413      	add	r3, r2
 8000840:	4a18      	ldr	r2, [pc, #96]	; (80008a4 <HAL_UART_RxCpltCallback+0x19c>)
 8000842:	4413      	add	r3, r2
 8000844:	2264      	movs	r2, #100	; 0x64
 8000846:	4919      	ldr	r1, [pc, #100]	; (80008ac <HAL_UART_RxCpltCallback+0x1a4>)
 8000848:	4618      	mov	r0, r3
 800084a:	f00e fb2d 	bl	800eea8 <memcpy>
				memset(u8rxbuf,0,sizeof(u8rxbuf));
 800084e:	22ff      	movs	r2, #255	; 0xff
 8000850:	2100      	movs	r1, #0
 8000852:	4816      	ldr	r0, [pc, #88]	; (80008ac <HAL_UART_RxCpltCallback+0x1a4>)
 8000854:	f00e fb36 	bl	800eec4 <memset>
				DataTrack=0;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 800085a:	2200      	movs	r2, #0
 800085c:	701a      	strb	r2, [r3, #0]
			break;
 800085e:	e008      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
			default:
				DataTrack=0;
 8000860:	4b0a      	ldr	r3, [pc, #40]	; (800088c <HAL_UART_RxCpltCallback+0x184>)
 8000862:	2200      	movs	r2, #0
 8000864:	701a      	strb	r2, [r3, #0]
			break;
 8000866:	e004      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>

		}

	}
 8000868:	bf00      	nop
 800086a:	e002      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
			break;
 800086c:	bf00      	nop
 800086e:	e000      	b.n	8000872 <HAL_UART_RxCpltCallback+0x16a>
			break;
 8000870:	bf00      	nop
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	bd90      	pop	{r4, r7, pc}
 800087a:	bf00      	nop
 800087c:	200033d4 	.word	0x200033d4
 8000880:	20003374 	.word	0x20003374
 8000884:	20003458 	.word	0x20003458
 8000888:	2000370c 	.word	0x2000370c
 800088c:	2000337a 	.word	0x2000337a
 8000890:	20004198 	.word	0x20004198
 8000894:	20003379 	.word	0x20003379
 8000898:	200054f2 	.word	0x200054f2
 800089c:	2000337b 	.word	0x2000337b
 80008a0:	2000006d 	.word	0x2000006d
 80008a4:	20000134 	.word	0x20000134
 80008a8:	2000337c 	.word	0x2000337c
 80008ac:	200053e4 	.word	0x200053e4

080008b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b4:	f009 fc9c 	bl	800a1f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b8:	f000 f850 	bl	800095c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008bc:	f000 fabe 	bl	8000e3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008c0:	f000 f93a 	bl	8000b38 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80008c4:	f000 f89c 	bl	8000a00 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80008c8:	f000 f906 	bl	8000ad8 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80008cc:	f000 fa48 	bl	8000d60 <MX_TIM6_Init>
  MX_SPI2_Init();
 80008d0:	f000 f9aa 	bl	8000c28 <MX_SPI2_Init>
  MX_TIM1_Init();
 80008d4:	f000 f9f0 	bl	8000cb8 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80008d8:	f000 f8d2 	bl	8000a80 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80008dc:	f000 f95c 	bl	8000b98 <MX_SPI1_Init>
  MX_TIM7_Init();
 80008e0:	f000 fa74 	bl	8000dcc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80008e4:	4815      	ldr	r0, [pc, #84]	; (800093c <main+0x8c>)
 80008e6:	f00c fb09 	bl	800cefc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80008ea:	4815      	ldr	r0, [pc, #84]	; (8000940 <main+0x90>)
 80008ec:	f00c fb06 	bl	800cefc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 80008f0:	4814      	ldr	r0, [pc, #80]	; (8000944 <main+0x94>)
 80008f2:	f00c fab7 	bl	800ce64 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000900:	f00a f818 	bl	800a934 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8000904:	2002      	movs	r0, #2
 8000906:	f009 fce7 	bl	800a2d8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800090a:	2201      	movs	r2, #1
 800090c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000914:	f00a f80e 	bl	800a934 <HAL_GPIO_WritePin>
  Meter_Id=1;
 8000918:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <main+0x98>)
 800091a:	2201      	movs	r2, #1
 800091c:	701a      	strb	r2, [r3, #0]

  W25qxx_Init();
 800091e:	f001 f807 	bl	8001930 <W25qxx_Init>
  HAL_UART_Receive_IT(&huart1,modbustemp,1);
 8000922:	2201      	movs	r2, #1
 8000924:	4909      	ldr	r1, [pc, #36]	; (800094c <main+0x9c>)
 8000926:	480a      	ldr	r0, [pc, #40]	; (8000950 <main+0xa0>)
 8000928:	f00c ff8a 	bl	800d840 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 800092c:	2201      	movs	r2, #1
 800092e:	4909      	ldr	r1, [pc, #36]	; (8000954 <main+0xa4>)
 8000930:	4809      	ldr	r0, [pc, #36]	; (8000958 <main+0xa8>)
 8000932:	f00c ff85 	bl	800d840 <HAL_UART_Receive_IT>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 8000936:	f009 fbfb 	bl	800a130 <cppMain>
 800093a:	e7fc      	b.n	8000936 <main+0x86>
 800093c:	20003674 	.word	0x20003674
 8000940:	200036c0 	.word	0x200036c0
 8000944:	20003628 	.word	0x20003628
 8000948:	200053ca 	.word	0x200053ca
 800094c:	2000370c 	.word	0x2000370c
 8000950:	20003458 	.word	0x20003458
 8000954:	20003374 	.word	0x20003374
 8000958:	200033d4 	.word	0x200033d4

0800095c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b096      	sub	sp, #88	; 0x58
 8000960:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	2244      	movs	r2, #68	; 0x44
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f00e faaa 	bl	800eec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000970:	463b      	mov	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800097e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000982:	f00a f93d 	bl	800ac00 <HAL_PWREx_ControlVoltageScaling>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800098c:	f000 fb48 	bl	8001020 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000990:	2310      	movs	r3, #16
 8000992:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000994:	2301      	movs	r3, #1
 8000996:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800099c:	2360      	movs	r3, #96	; 0x60
 800099e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a0:	2302      	movs	r3, #2
 80009a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009a4:	2301      	movs	r3, #1
 80009a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009a8:	2301      	movs	r3, #1
 80009aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80009ac:	2356      	movs	r3, #86	; 0x56
 80009ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80009b0:	2307      	movs	r3, #7
 80009b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80009b8:	2308      	movs	r3, #8
 80009ba:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009bc:	f107 0314 	add.w	r3, r7, #20
 80009c0:	4618      	mov	r0, r3
 80009c2:	f00a f973 	bl	800acac <HAL_RCC_OscConfig>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80009cc:	f000 fb28 	bl	8001020 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d0:	230f      	movs	r3, #15
 80009d2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d4:	2303      	movs	r3, #3
 80009d6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d8:	2300      	movs	r3, #0
 80009da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e0:	2300      	movs	r3, #0
 80009e2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009e4:	463b      	mov	r3, r7
 80009e6:	2102      	movs	r1, #2
 80009e8:	4618      	mov	r0, r3
 80009ea:	f00a fd73 	bl	800b4d4 <HAL_RCC_ClockConfig>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80009f4:	f000 fb14 	bl	8001020 <Error_Handler>
  }
}
 80009f8:	bf00      	nop
 80009fa:	3758      	adds	r7, #88	; 0x58
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a04:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a06:	4a1c      	ldr	r2, [pc, #112]	; (8000a78 <MX_I2C1_Init+0x78>)
 8000a08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	; (8000a7c <MX_I2C1_Init+0x7c>)
 8000a0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a10:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a16:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a22:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a3a:	480e      	ldr	r0, [pc, #56]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a3c:	f009 ffac 	bl	800a998 <HAL_I2C_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a46:	f000 faeb 	bl	8001020 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4809      	ldr	r0, [pc, #36]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a4e:	f00a f832 	bl	800aab6 <HAL_I2CEx_ConfigAnalogFilter>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a58:	f000 fae2 	bl	8001020 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4805      	ldr	r0, [pc, #20]	; (8000a74 <MX_I2C1_Init+0x74>)
 8000a60:	f00a f874 	bl	800ab4c <HAL_I2CEx_ConfigDigitalFilter>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a6a:	f000 fad9 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20003380 	.word	0x20003380
 8000a78:	40005400 	.word	0x40005400
 8000a7c:	00a0a7fd 	.word	0x00a0a7fd

08000a80 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000a86:	4a13      	ldr	r2, [pc, #76]	; (8000ad4 <MX_LPUART1_UART_Init+0x54>)
 8000a88:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000a8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a90:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a92:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a98:	4b0d      	ldr	r3, [pc, #52]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000aa6:	220c      	movs	r2, #12
 8000aa8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000abc:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <MX_LPUART1_UART_Init+0x50>)
 8000abe:	f00c fe03 	bl	800d6c8 <HAL_UART_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000ac8:	f000 faaa 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	200033d4 	.word	0x200033d4
 8000ad4:	40008000 	.word	0x40008000

08000ad8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000adc:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000ade:	4a15      	ldr	r2, [pc, #84]	; (8000b34 <MX_USART1_UART_Init+0x5c>)
 8000ae0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000ae2:	4b13      	ldr	r3, [pc, #76]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000ae4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ae8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aea:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000afe:	220c      	movs	r2, #12
 8000b00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b1c:	f00c fdd4 	bl	800d6c8 <HAL_UART_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b26:	f000 fa7b 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20003458 	.word	0x20003458
 8000b34:	40013800 	.word	0x40013800

08000b38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <MX_USART2_UART_Init+0x5c>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b42:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b44:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b7a:	4805      	ldr	r0, [pc, #20]	; (8000b90 <MX_USART2_UART_Init+0x58>)
 8000b7c:	f00c fda4 	bl	800d6c8 <HAL_UART_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b86:	f000 fa4b 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	200034dc 	.word	0x200034dc
 8000b94:	40004400 	.word	0x40004400

08000b98 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b9c:	4b1f      	ldr	r3, [pc, #124]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000b9e:	4a20      	ldr	r2, [pc, #128]	; (8000c20 <MX_SPI1_Init+0x88>)
 8000ba0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ba2:	4b1e      	ldr	r3, [pc, #120]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000ba4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ba8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000baa:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bb2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000bb6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bb8:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bbe:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bc4:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bce:	2210      	movs	r2, #16
 8000bd0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bd8:	4b10      	ldr	r3, [pc, #64]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bde:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000be4:	4b0d      	ldr	r3, [pc, #52]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000be6:	2207      	movs	r2, #7
 8000be8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bea:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bf2:	2208      	movs	r2, #8
 8000bf4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bf6:	4809      	ldr	r0, [pc, #36]	; (8000c1c <MX_SPI1_Init+0x84>)
 8000bf8:	f00b f9cc 	bl	800bf94 <HAL_SPI_Init>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c02:	f000 fa0d 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 8000c06:	4b07      	ldr	r3, [pc, #28]	; (8000c24 <MX_SPI1_Init+0x8c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <MX_SPI1_Init+0x8c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c14:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20003560 	.word	0x20003560
 8000c20:	40013000 	.word	0x40013000
 8000c24:	200035c4 	.word	0x200035c4

08000c28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c2c:	4b1f      	ldr	r3, [pc, #124]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c2e:	4a20      	ldr	r2, [pc, #128]	; (8000cb0 <MX_SPI2_Init+0x88>)
 8000c30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c32:	4b1e      	ldr	r3, [pc, #120]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c3a:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c40:	4b1a      	ldr	r3, [pc, #104]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c42:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c46:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c48:	4b18      	ldr	r3, [pc, #96]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c4e:	4b17      	ldr	r3, [pc, #92]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c54:	4b15      	ldr	r3, [pc, #84]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c5a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000c5c:	4b13      	ldr	r3, [pc, #76]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c5e:	2208      	movs	r2, #8
 8000c60:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c62:	4b12      	ldr	r3, [pc, #72]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c68:	4b10      	ldr	r3, [pc, #64]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c6e:	4b0f      	ldr	r3, [pc, #60]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c74:	4b0d      	ldr	r3, [pc, #52]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c76:	2207      	movs	r2, #7
 8000c78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c7a:	4b0c      	ldr	r3, [pc, #48]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c82:	2208      	movs	r2, #8
 8000c84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c86:	4809      	ldr	r0, [pc, #36]	; (8000cac <MX_SPI2_Init+0x84>)
 8000c88:	f00b f984 	bl	800bf94 <HAL_SPI_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000c92:	f000 f9c5 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <MX_SPI2_Init+0x8c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <MX_SPI2_Init+0x8c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ca4:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	200035c4 	.word	0x200035c4
 8000cb0:	40003800 	.word	0x40003800
 8000cb4:	20003560 	.word	0x20003560

08000cb8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b088      	sub	sp, #32
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cbe:	f107 0310 	add.w	r3, r7, #16
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cd6:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cd8:	4a20      	ldr	r2, [pc, #128]	; (8000d5c <MX_TIM1_Init+0xa4>)
 8000cda:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cdc:	4b1e      	ldr	r3, [pc, #120]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce2:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ce8:	4b1b      	ldr	r3, [pc, #108]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf0:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfc:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d02:	4815      	ldr	r0, [pc, #84]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000d04:	f00c f856 	bl	800cdb4 <HAL_TIM_Base_Init>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000d0e:	f000 f987 	bl	8001020 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480e      	ldr	r0, [pc, #56]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000d20:	f00c fa5f 	bl	800d1e2 <HAL_TIM_ConfigClockSource>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000d2a:	f000 f979 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4806      	ldr	r0, [pc, #24]	; (8000d58 <MX_TIM1_Init+0xa0>)
 8000d40:	f00c fc3e 	bl	800d5c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000d4a:	f000 f969 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d4e:	bf00      	nop
 8000d50:	3720      	adds	r7, #32
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20003628 	.word	0x20003628
 8000d5c:	40012c00 	.word	0x40012c00

08000d60 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d70:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000d72:	4a15      	ldr	r2, [pc, #84]	; (8000dc8 <MX_TIM6_Init+0x68>)
 8000d74:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 8000d76:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000d78:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8000d7c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d7e:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8000d84:	4b0f      	ldr	r3, [pc, #60]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000d86:	2264      	movs	r2, #100	; 0x64
 8000d88:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d90:	480c      	ldr	r0, [pc, #48]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000d92:	f00c f80f 	bl	800cdb4 <HAL_TIM_Base_Init>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000d9c:	f000 f940 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da0:	2300      	movs	r3, #0
 8000da2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da4:	2300      	movs	r3, #0
 8000da6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	4619      	mov	r1, r3
 8000dac:	4805      	ldr	r0, [pc, #20]	; (8000dc4 <MX_TIM6_Init+0x64>)
 8000dae:	f00c fc07 	bl	800d5c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000db8:	f000 f932 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000dbc:	bf00      	nop
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20003674 	.word	0x20003674
 8000dc8:	40001000 	.word	0x40001000

08000dcc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ddc:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000dde:	4a16      	ldr	r2, [pc, #88]	; (8000e38 <MX_TIM7_Init+0x6c>)
 8000de0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 8000de2:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000de4:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8000de8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dea:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8000df0:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000df2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000df6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df8:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000dfe:	480d      	ldr	r0, [pc, #52]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000e00:	f00b ffd8 	bl	800cdb4 <HAL_TIM_Base_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000e0a:	f000 f909 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4806      	ldr	r0, [pc, #24]	; (8000e34 <MX_TIM7_Init+0x68>)
 8000e1c:	f00c fbd0 	bl	800d5c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8000e26:	f000 f8fb 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	200036c0 	.word	0x200036c0
 8000e38:	40001400 	.word	0x40001400

08000e3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08a      	sub	sp, #40	; 0x28
 8000e40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
 8000e50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e52:	4b6f      	ldr	r3, [pc, #444]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e56:	4a6e      	ldr	r2, [pc, #440]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e58:	f043 0304 	orr.w	r3, r3, #4
 8000e5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e5e:	4b6c      	ldr	r3, [pc, #432]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e62:	f003 0304 	and.w	r3, r3, #4
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	4b69      	ldr	r3, [pc, #420]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6e:	4a68      	ldr	r2, [pc, #416]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e76:	4b66      	ldr	r3, [pc, #408]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	4b63      	ldr	r3, [pc, #396]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e86:	4a62      	ldr	r2, [pc, #392]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e88:	f043 0302 	orr.w	r3, r3, #2
 8000e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e8e:	4b60      	ldr	r3, [pc, #384]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9a:	4b5d      	ldr	r3, [pc, #372]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	4a5c      	ldr	r2, [pc, #368]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000ea0:	f043 0308 	orr.w	r3, r3, #8
 8000ea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea6:	4b5a      	ldr	r3, [pc, #360]	; (8001010 <MX_GPIO_Init+0x1d4>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eaa:	f003 0308 	and.w	r3, r3, #8
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8000eb8:	4856      	ldr	r0, [pc, #344]	; (8001014 <MX_GPIO_Init+0x1d8>)
 8000eba:	f009 fd3b 	bl	800a934 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2112      	movs	r1, #18
 8000ec2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec6:	f009 fd35 	bl	800a934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2125      	movs	r1, #37	; 0x25
 8000ece:	4852      	ldr	r0, [pc, #328]	; (8001018 <MX_GPIO_Init+0x1dc>)
 8000ed0:	f009 fd30 	bl	800a934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eda:	484f      	ldr	r0, [pc, #316]	; (8001018 <MX_GPIO_Init+0x1dc>)
 8000edc:	f009 fd2a 	bl	800a934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	2180      	movs	r1, #128	; 0x80
 8000ee4:	484b      	ldr	r0, [pc, #300]	; (8001014 <MX_GPIO_Init+0x1d8>)
 8000ee6:	f009 fd25 	bl	800a934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef4:	f009 fd1e 	bl	800a934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2104      	movs	r1, #4
 8000efc:	4847      	ldr	r0, [pc, #284]	; (800101c <MX_GPIO_Init+0x1e0>)
 8000efe:	f009 fd19 	bl	800a934 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8000f02:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8000f06:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f10:	2300      	movs	r3, #0
 8000f12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	4619      	mov	r1, r3
 8000f1a:	483e      	ldr	r0, [pc, #248]	; (8001014 <MX_GPIO_Init+0x1d8>)
 8000f1c:	f009 fb90 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8000f20:	f241 0302 	movw	r3, #4098	; 0x1002
 8000f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f26:	2301      	movs	r3, #1
 8000f28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f3c:	f009 fb80 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 8000f40:	2310      	movs	r3, #16
 8000f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f44:	2301      	movs	r3, #1
 8000f46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	4619      	mov	r1, r3
 8000f56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5a:	f009 fb71 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8000f5e:	2325      	movs	r3, #37	; 0x25
 8000f60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f62:	2301      	movs	r3, #1
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4828      	ldr	r0, [pc, #160]	; (8001018 <MX_GPIO_Init+0x1dc>)
 8000f76:	f009 fb63 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 8000f7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f80:	2301      	movs	r3, #1
 8000f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4619      	mov	r1, r3
 8000f92:	4821      	ldr	r0, [pc, #132]	; (8001018 <MX_GPIO_Init+0x1dc>)
 8000f94:	f009 fb54 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 8000f98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4619      	mov	r1, r3
 8000fac:	4819      	ldr	r0, [pc, #100]	; (8001014 <MX_GPIO_Init+0x1d8>)
 8000fae:	f009 fb47 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 8000fb2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fca:	f009 fb39 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 8000fce:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	480b      	ldr	r0, [pc, #44]	; (8001014 <MX_GPIO_Init+0x1d8>)
 8000fe8:	f009 fb2a 	bl	800a640 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 8000fec:	2304      	movs	r3, #4
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	4806      	ldr	r0, [pc, #24]	; (800101c <MX_GPIO_Init+0x1e0>)
 8001004:	f009 fb1c 	bl	800a640 <HAL_GPIO_Init>

}
 8001008:	bf00      	nop
 800100a:	3728      	adds	r7, #40	; 0x28
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40021000 	.word	0x40021000
 8001014:	48000800 	.word	0x48000800
 8001018:	48000400 	.word	0x48000400
 800101c:	48000c00 	.word	0x48000c00

08001020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
}
 8001026:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001028:	e7fe      	b.n	8001028 <Error_Handler+0x8>
	...

0800102c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001032:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <HAL_MspInit+0x44>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001036:	4a0e      	ldr	r2, [pc, #56]	; (8001070 <HAL_MspInit+0x44>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6613      	str	r3, [r2, #96]	; 0x60
 800103e:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <HAL_MspInit+0x44>)
 8001040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	4b09      	ldr	r3, [pc, #36]	; (8001070 <HAL_MspInit+0x44>)
 800104c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800104e:	4a08      	ldr	r2, [pc, #32]	; (8001070 <HAL_MspInit+0x44>)
 8001050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001054:	6593      	str	r3, [r2, #88]	; 0x58
 8001056:	4b06      	ldr	r3, [pc, #24]	; (8001070 <HAL_MspInit+0x44>)
 8001058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800105a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000

08001074 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b0a2      	sub	sp, #136	; 0x88
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2260      	movs	r2, #96	; 0x60
 8001092:	2100      	movs	r1, #0
 8001094:	4618      	mov	r0, r3
 8001096:	f00d ff15 	bl	800eec4 <memset>
  if(hi2c->Instance==I2C1)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a20      	ldr	r2, [pc, #128]	; (8001120 <HAL_I2C_MspInit+0xac>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d138      	bne.n	8001116 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010a4:	2340      	movs	r3, #64	; 0x40
 80010a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4618      	mov	r0, r3
 80010b2:	f00a fc33 	bl	800b91c <HAL_RCCEx_PeriphCLKConfig>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010bc:	f7ff ffb0 	bl	8001020 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c0:	4b18      	ldr	r3, [pc, #96]	; (8001124 <HAL_I2C_MspInit+0xb0>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	4a17      	ldr	r2, [pc, #92]	; (8001124 <HAL_I2C_MspInit+0xb0>)
 80010c6:	f043 0302 	orr.w	r3, r3, #2
 80010ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010cc:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_I2C_MspInit+0xb0>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010dc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010de:	2312      	movs	r3, #18
 80010e0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e6:	2303      	movs	r3, #3
 80010e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010ec:	2304      	movs	r3, #4
 80010ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010f6:	4619      	mov	r1, r3
 80010f8:	480b      	ldr	r0, [pc, #44]	; (8001128 <HAL_I2C_MspInit+0xb4>)
 80010fa:	f009 faa1 	bl	800a640 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010fe:	4b09      	ldr	r3, [pc, #36]	; (8001124 <HAL_I2C_MspInit+0xb0>)
 8001100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001102:	4a08      	ldr	r2, [pc, #32]	; (8001124 <HAL_I2C_MspInit+0xb0>)
 8001104:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001108:	6593      	str	r3, [r2, #88]	; 0x58
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_I2C_MspInit+0xb0>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800110e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001116:	bf00      	nop
 8001118:	3788      	adds	r7, #136	; 0x88
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40005400 	.word	0x40005400
 8001124:	40021000 	.word	0x40021000
 8001128:	48000400 	.word	0x48000400

0800112c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b0a6      	sub	sp, #152	; 0x98
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001144:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001148:	2260      	movs	r2, #96	; 0x60
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f00d feb9 	bl	800eec4 <memset>
  if(huart->Instance==LPUART1)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a6b      	ldr	r2, [pc, #428]	; (8001304 <HAL_UART_MspInit+0x1d8>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d144      	bne.n	80011e6 <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800115c:	2320      	movs	r3, #32
 800115e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001160:	2300      	movs	r3, #0
 8001162:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001168:	4618      	mov	r0, r3
 800116a:	f00a fbd7 	bl	800b91c <HAL_RCCEx_PeriphCLKConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001174:	f7ff ff54 	bl	8001020 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001178:	4b63      	ldr	r3, [pc, #396]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 800117a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800117c:	4a62      	ldr	r2, [pc, #392]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001184:	4b60      	ldr	r3, [pc, #384]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 8001186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	623b      	str	r3, [r7, #32]
 800118e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001190:	4b5d      	ldr	r3, [pc, #372]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 8001192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001194:	4a5c      	ldr	r2, [pc, #368]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 8001196:	f043 0302 	orr.w	r3, r3, #2
 800119a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119c:	4b5a      	ldr	r3, [pc, #360]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 800119e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	61fb      	str	r3, [r7, #28]
 80011a6:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	2302      	movs	r3, #2
 80011b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80011c2:	2308      	movs	r3, #8
 80011c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80011cc:	4619      	mov	r1, r3
 80011ce:	484f      	ldr	r0, [pc, #316]	; (800130c <HAL_UART_MspInit+0x1e0>)
 80011d0:	f009 fa36 	bl	800a640 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2100      	movs	r1, #0
 80011d8:	2046      	movs	r0, #70	; 0x46
 80011da:	f009 f97c 	bl	800a4d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80011de:	2046      	movs	r0, #70	; 0x46
 80011e0:	f009 f995 	bl	800a50e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80011e4:	e089      	b.n	80012fa <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a49      	ldr	r2, [pc, #292]	; (8001310 <HAL_UART_MspInit+0x1e4>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d143      	bne.n	8001278 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011f0:	2301      	movs	r3, #1
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011f4:	2300      	movs	r3, #0
 80011f6:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011fc:	4618      	mov	r0, r3
 80011fe:	f00a fb8d 	bl	800b91c <HAL_RCCEx_PeriphCLKConfig>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001208:	f7ff ff0a 	bl	8001020 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800120c:	4b3e      	ldr	r3, [pc, #248]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 800120e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001210:	4a3d      	ldr	r2, [pc, #244]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 8001212:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001216:	6613      	str	r3, [r2, #96]	; 0x60
 8001218:	4b3b      	ldr	r3, [pc, #236]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 800121a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800121c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001220:	61bb      	str	r3, [r7, #24]
 8001222:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001224:	4b38      	ldr	r3, [pc, #224]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 8001226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001228:	4a37      	ldr	r2, [pc, #220]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 800122a:	f043 0302 	orr.w	r3, r3, #2
 800122e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001230:	4b35      	ldr	r3, [pc, #212]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 8001232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001234:	f003 0302 	and.w	r3, r3, #2
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800123c:	23c0      	movs	r3, #192	; 0xc0
 800123e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001242:	2302      	movs	r3, #2
 8001244:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124e:	2303      	movs	r3, #3
 8001250:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001254:	2307      	movs	r3, #7
 8001256:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800125e:	4619      	mov	r1, r3
 8001260:	482a      	ldr	r0, [pc, #168]	; (800130c <HAL_UART_MspInit+0x1e0>)
 8001262:	f009 f9ed 	bl	800a640 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2100      	movs	r1, #0
 800126a:	2025      	movs	r0, #37	; 0x25
 800126c:	f009 f933 	bl	800a4d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001270:	2025      	movs	r0, #37	; 0x25
 8001272:	f009 f94c 	bl	800a50e <HAL_NVIC_EnableIRQ>
}
 8001276:	e040      	b.n	80012fa <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART2)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a25      	ldr	r2, [pc, #148]	; (8001314 <HAL_UART_MspInit+0x1e8>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d13b      	bne.n	80012fa <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001282:	2302      	movs	r3, #2
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001286:	2300      	movs	r3, #0
 8001288:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800128a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128e:	4618      	mov	r0, r3
 8001290:	f00a fb44 	bl	800b91c <HAL_RCCEx_PeriphCLKConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <HAL_UART_MspInit+0x172>
      Error_Handler();
 800129a:	f7ff fec1 	bl	8001020 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800129e:	4b1a      	ldr	r3, [pc, #104]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 80012a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012a2:	4a19      	ldr	r2, [pc, #100]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 80012a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012a8:	6593      	str	r3, [r2, #88]	; 0x58
 80012aa:	4b17      	ldr	r3, [pc, #92]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 80012ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	4b14      	ldr	r3, [pc, #80]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	4a13      	ldr	r2, [pc, #76]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c2:	4b11      	ldr	r3, [pc, #68]	; (8001308 <HAL_UART_MspInit+0x1dc>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012ce:	230c      	movs	r3, #12
 80012d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	2303      	movs	r3, #3
 80012e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012e6:	2307      	movs	r3, #7
 80012e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80012f0:	4619      	mov	r1, r3
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f6:	f009 f9a3 	bl	800a640 <HAL_GPIO_Init>
}
 80012fa:	bf00      	nop
 80012fc:	3798      	adds	r7, #152	; 0x98
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40008000 	.word	0x40008000
 8001308:	40021000 	.word	0x40021000
 800130c:	48000400 	.word	0x48000400
 8001310:	40013800 	.word	0x40013800
 8001314:	40004400 	.word	0x40004400

08001318 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08c      	sub	sp, #48	; 0x30
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a2f      	ldr	r2, [pc, #188]	; (80013f4 <HAL_SPI_MspInit+0xdc>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d129      	bne.n	800138e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800133a:	4b2f      	ldr	r3, [pc, #188]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 800133c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800133e:	4a2e      	ldr	r2, [pc, #184]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 8001340:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001344:	6613      	str	r3, [r2, #96]	; 0x60
 8001346:	4b2c      	ldr	r3, [pc, #176]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 8001348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800134a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800134e:	61bb      	str	r3, [r7, #24]
 8001350:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	4b29      	ldr	r3, [pc, #164]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001356:	4a28      	ldr	r2, [pc, #160]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800135e:	4b26      	ldr	r3, [pc, #152]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	617b      	str	r3, [r7, #20]
 8001368:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800136a:	23e0      	movs	r3, #224	; 0xe0
 800136c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136e:	2302      	movs	r3, #2
 8001370:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800137a:	2305      	movs	r3, #5
 800137c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001388:	f009 f95a 	bl	800a640 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800138c:	e02d      	b.n	80013ea <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a1a      	ldr	r2, [pc, #104]	; (80013fc <HAL_SPI_MspInit+0xe4>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d128      	bne.n	80013ea <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001398:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 800139a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800139c:	4a16      	ldr	r2, [pc, #88]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 800139e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a2:	6593      	str	r3, [r2, #88]	; 0x58
 80013a4:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 80013a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b0:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 80013b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b4:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 80013b6:	f043 0302 	orr.w	r3, r3, #2
 80013ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013bc:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <HAL_SPI_MspInit+0xe0>)
 80013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80013c8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80013cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	2302      	movs	r3, #2
 80013d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d6:	2303      	movs	r3, #3
 80013d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013da:	2305      	movs	r3, #5
 80013dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013de:	f107 031c 	add.w	r3, r7, #28
 80013e2:	4619      	mov	r1, r3
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <HAL_SPI_MspInit+0xe8>)
 80013e6:	f009 f92b 	bl	800a640 <HAL_GPIO_Init>
}
 80013ea:	bf00      	nop
 80013ec:	3730      	adds	r7, #48	; 0x30
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40013000 	.word	0x40013000
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40003800 	.word	0x40003800
 8001400:	48000400 	.word	0x48000400

08001404 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a23      	ldr	r2, [pc, #140]	; (80014a0 <HAL_TIM_Base_MspInit+0x9c>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d10c      	bne.n	8001430 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001416:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 8001418:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800141a:	4a22      	ldr	r2, [pc, #136]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 800141c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001420:	6613      	str	r3, [r2, #96]	; 0x60
 8001422:	4b20      	ldr	r3, [pc, #128]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800142e:	e032      	b.n	8001496 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a1c      	ldr	r2, [pc, #112]	; (80014a8 <HAL_TIM_Base_MspInit+0xa4>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d114      	bne.n	8001464 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800143a:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	4a19      	ldr	r2, [pc, #100]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 8001440:	f043 0310 	orr.w	r3, r3, #16
 8001444:	6593      	str	r3, [r2, #88]	; 0x58
 8001446:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144a:	f003 0310 	and.w	r3, r3, #16
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	2036      	movs	r0, #54	; 0x36
 8001458:	f009 f83d 	bl	800a4d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800145c:	2036      	movs	r0, #54	; 0x36
 800145e:	f009 f856 	bl	800a50e <HAL_NVIC_EnableIRQ>
}
 8001462:	e018      	b.n	8001496 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a10      	ldr	r2, [pc, #64]	; (80014ac <HAL_TIM_Base_MspInit+0xa8>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d113      	bne.n	8001496 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 8001470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001472:	4a0c      	ldr	r2, [pc, #48]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 8001474:	f043 0320 	orr.w	r3, r3, #32
 8001478:	6593      	str	r3, [r2, #88]	; 0x58
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <HAL_TIM_Base_MspInit+0xa0>)
 800147c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147e:	f003 0320 	and.w	r3, r3, #32
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2100      	movs	r1, #0
 800148a:	2037      	movs	r0, #55	; 0x37
 800148c:	f009 f823 	bl	800a4d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001490:	2037      	movs	r0, #55	; 0x37
 8001492:	f009 f83c 	bl	800a50e <HAL_NVIC_EnableIRQ>
}
 8001496:	bf00      	nop
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40012c00 	.word	0x40012c00
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40001000 	.word	0x40001000
 80014ac:	40001400 	.word	0x40001400

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014b4:	e7fe      	b.n	80014b4 <NMI_Handler+0x4>

080014b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ba:	e7fe      	b.n	80014ba <HardFault_Handler+0x4>

080014bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <MemManage_Handler+0x4>

080014c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014c6:	e7fe      	b.n	80014c6 <BusFault_Handler+0x4>

080014c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014cc:	e7fe      	b.n	80014cc <UsageFault_Handler+0x4>

080014ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014fc:	f008 fecc 	bl	800a298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}

08001504 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001508:	4802      	ldr	r0, [pc, #8]	; (8001514 <USART1_IRQHandler+0x10>)
 800150a:	f00c f9ef 	bl	800d8ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20003458 	.word	0x20003458

08001518 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800151c:	4802      	ldr	r0, [pc, #8]	; (8001528 <TIM6_DAC_IRQHandler+0x10>)
 800151e:	f00b fd41 	bl	800cfa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20003674 	.word	0x20003674

0800152c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001530:	4802      	ldr	r0, [pc, #8]	; (800153c <TIM7_IRQHandler+0x10>)
 8001532:	f00b fd37 	bl	800cfa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	200036c0 	.word	0x200036c0

08001540 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001544:	4802      	ldr	r0, [pc, #8]	; (8001550 <LPUART1_IRQHandler+0x10>)
 8001546:	f00c f9d1 	bl	800d8ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200033d4 	.word	0x200033d4

08001554 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
	return 1;
 8001558:	2301      	movs	r3, #1
}
 800155a:	4618      	mov	r0, r3
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <_kill>:

int _kill(int pid, int sig)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800156e:	f00d fc61 	bl	800ee34 <__errno>
 8001572:	4603      	mov	r3, r0
 8001574:	2216      	movs	r2, #22
 8001576:	601a      	str	r2, [r3, #0]
	return -1;
 8001578:	f04f 33ff 	mov.w	r3, #4294967295
}
 800157c:	4618      	mov	r0, r3
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <_exit>:

void _exit (int status)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800158c:	f04f 31ff 	mov.w	r1, #4294967295
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ffe7 	bl	8001564 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001596:	e7fe      	b.n	8001596 <_exit+0x12>

08001598 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	e00a      	b.n	80015c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015aa:	f3af 8000 	nop.w
 80015ae:	4601      	mov	r1, r0
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	60ba      	str	r2, [r7, #8]
 80015b6:	b2ca      	uxtb	r2, r1
 80015b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3301      	adds	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbf0      	blt.n	80015aa <_read+0x12>
	}

return len;
 80015c8:	687b      	ldr	r3, [r7, #4]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b086      	sub	sp, #24
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	60f8      	str	r0, [r7, #12]
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	e009      	b.n	80015f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	1c5a      	adds	r2, r3, #1
 80015e8:	60ba      	str	r2, [r7, #8]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	3301      	adds	r3, #1
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	dbf1      	blt.n	80015e4 <_write+0x12>
	}
	return len;
 8001600:	687b      	ldr	r3, [r7, #4]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <_close>:

int _close(int file)
{
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
	return -1;
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001632:	605a      	str	r2, [r3, #4]
	return 0;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <_isatty>:

int _isatty(int file)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
	return 1;
 800164a:	2301      	movs	r3, #1
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
	return 0;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3714      	adds	r7, #20
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800167c:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <_sbrk+0x5c>)
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <_sbrk+0x60>)
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <_sbrk+0x64>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d102      	bne.n	8001696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <_sbrk+0x64>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <_sbrk+0x68>)
 8001694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <_sbrk+0x64>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d207      	bcs.n	80016b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a4:	f00d fbc6 	bl	800ee34 <__errno>
 80016a8:	4603      	mov	r3, r0
 80016aa:	220c      	movs	r2, #12
 80016ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	e009      	b.n	80016c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ba:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <_sbrk+0x64>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <_sbrk+0x64>)
 80016c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20010000 	.word	0x20010000
 80016d4:	00000400 	.word	0x00000400
 80016d8:	20003710 	.word	0x20003710
 80016dc:	20005528 	.word	0x20005528

080016e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <SystemInit+0x20>)
 80016e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ea:	4a05      	ldr	r2, [pc, #20]	; (8001700 <SystemInit+0x20>)
 80016ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <DHCP_time_handler>:
	dhcp_tick_next = DHCP_WAIT_TIME;
	dhcp_retry_count = 0;
}

void DHCP_time_handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
	dhcp_tick_1s++;
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <DHCP_time_handler+0x18>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	3301      	adds	r3, #1
 800170e:	4a03      	ldr	r2, [pc, #12]	; (800171c <DHCP_time_handler+0x18>)
 8001710:	6013      	str	r3, [r2, #0]
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	20003714 	.word	0x20003714

08001720 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af02      	add	r7, sp, #8
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800172a:	f107 020f 	add.w	r2, r7, #15
 800172e:	1df9      	adds	r1, r7, #7
 8001730:	2364      	movs	r3, #100	; 0x64
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	2301      	movs	r3, #1
 8001736:	4804      	ldr	r0, [pc, #16]	; (8001748 <W25qxx_Spi+0x28>)
 8001738:	f00a ff6d 	bl	800c616 <HAL_SPI_TransmitReceive>
	return ret;
 800173c:	7bfb      	ldrb	r3, [r7, #15]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20003560 	.word	0x20003560

0800174c <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	2300      	movs	r3, #0
 8001760:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001762:	2200      	movs	r2, #0
 8001764:	2101      	movs	r1, #1
 8001766:	4813      	ldr	r0, [pc, #76]	; (80017b4 <W25qxx_ReadID+0x68>)
 8001768:	f009 f8e4 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800176c:	209f      	movs	r0, #159	; 0x9f
 800176e:	f7ff ffd7 	bl	8001720 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001772:	20a5      	movs	r0, #165	; 0xa5
 8001774:	f7ff ffd4 	bl	8001720 <W25qxx_Spi>
 8001778:	4603      	mov	r3, r0
 800177a:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800177c:	20a5      	movs	r0, #165	; 0xa5
 800177e:	f7ff ffcf 	bl	8001720 <W25qxx_Spi>
 8001782:	4603      	mov	r3, r0
 8001784:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001786:	20a5      	movs	r0, #165	; 0xa5
 8001788:	f7ff ffca 	bl	8001720 <W25qxx_Spi>
 800178c:	4603      	mov	r3, r0
 800178e:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001790:	2201      	movs	r2, #1
 8001792:	2101      	movs	r1, #1
 8001794:	4807      	ldr	r0, [pc, #28]	; (80017b4 <W25qxx_ReadID+0x68>)
 8001796:	f009 f8cd 	bl	800a934 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	041a      	lsls	r2, r3, #16
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	4313      	orrs	r3, r2
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	60fb      	str	r3, [r7, #12]
	return Temp;
 80017aa:	68fb      	ldr	r3, [r7, #12]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	48000400 	.word	0x48000400

080017b8 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80017b8:	b590      	push	{r4, r7, lr}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80017be:	2200      	movs	r2, #0
 80017c0:	2101      	movs	r1, #1
 80017c2:	4816      	ldr	r0, [pc, #88]	; (800181c <W25qxx_ReadUniqID+0x64>)
 80017c4:	f009 f8b6 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80017c8:	204b      	movs	r0, #75	; 0x4b
 80017ca:	f7ff ffa9 	bl	8001720 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80017ce:	2300      	movs	r3, #0
 80017d0:	71fb      	strb	r3, [r7, #7]
 80017d2:	e005      	b.n	80017e0 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017d4:	20a5      	movs	r0, #165	; 0xa5
 80017d6:	f7ff ffa3 	bl	8001720 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	3301      	adds	r3, #1
 80017de:	71fb      	strb	r3, [r7, #7]
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d9f6      	bls.n	80017d4 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80017e6:	2300      	movs	r3, #0
 80017e8:	71bb      	strb	r3, [r7, #6]
 80017ea:	e00b      	b.n	8001804 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017ec:	79bc      	ldrb	r4, [r7, #6]
 80017ee:	20a5      	movs	r0, #165	; 0xa5
 80017f0:	f7ff ff96 	bl	8001720 <W25qxx_Spi>
 80017f4:	4603      	mov	r3, r0
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <W25qxx_ReadUniqID+0x68>)
 80017fa:	4423      	add	r3, r4
 80017fc:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 80017fe:	79bb      	ldrb	r3, [r7, #6]
 8001800:	3301      	adds	r3, #1
 8001802:	71bb      	strb	r3, [r7, #6]
 8001804:	79bb      	ldrb	r3, [r7, #6]
 8001806:	2b07      	cmp	r3, #7
 8001808:	d9f0      	bls.n	80017ec <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	2101      	movs	r1, #1
 800180e:	4803      	ldr	r0, [pc, #12]	; (800181c <W25qxx_ReadUniqID+0x64>)
 8001810:	f009 f890 	bl	800a934 <HAL_GPIO_WritePin>
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	bd90      	pop	{r4, r7, pc}
 800181c:	48000400 	.word	0x48000400
 8001820:	20003718 	.word	0x20003718

08001824 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001828:	2200      	movs	r2, #0
 800182a:	2101      	movs	r1, #1
 800182c:	4807      	ldr	r0, [pc, #28]	; (800184c <W25qxx_WriteEnable+0x28>)
 800182e:	f009 f881 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8001832:	2006      	movs	r0, #6
 8001834:	f7ff ff74 	bl	8001720 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001838:	2201      	movs	r2, #1
 800183a:	2101      	movs	r1, #1
 800183c:	4803      	ldr	r0, [pc, #12]	; (800184c <W25qxx_WriteEnable+0x28>)
 800183e:	f009 f879 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8001842:	2001      	movs	r0, #1
 8001844:	f008 fd48 	bl	800a2d8 <HAL_Delay>
}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	48000400 	.word	0x48000400

08001850 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	481c      	ldr	r0, [pc, #112]	; (80018d4 <W25qxx_ReadStatusRegister+0x84>)
 8001864:	f009 f866 	bl	800a934 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d10c      	bne.n	8001888 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800186e:	2005      	movs	r0, #5
 8001870:	f7ff ff56 	bl	8001720 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001874:	20a5      	movs	r0, #165	; 0xa5
 8001876:	f7ff ff53 	bl	8001720 <W25qxx_Spi>
 800187a:	4603      	mov	r3, r0
 800187c:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800187e:	4a16      	ldr	r2, [pc, #88]	; (80018d8 <W25qxx_ReadStatusRegister+0x88>)
 8001880:	7bfb      	ldrb	r3, [r7, #15]
 8001882:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8001886:	e01b      	b.n	80018c0 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2b02      	cmp	r3, #2
 800188c:	d10c      	bne.n	80018a8 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 800188e:	2035      	movs	r0, #53	; 0x35
 8001890:	f7ff ff46 	bl	8001720 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001894:	20a5      	movs	r0, #165	; 0xa5
 8001896:	f7ff ff43 	bl	8001720 <W25qxx_Spi>
 800189a:	4603      	mov	r3, r0
 800189c:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 800189e:	4a0e      	ldr	r2, [pc, #56]	; (80018d8 <W25qxx_ReadStatusRegister+0x88>)
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80018a6:	e00b      	b.n	80018c0 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80018a8:	2015      	movs	r0, #21
 80018aa:	f7ff ff39 	bl	8001720 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80018ae:	20a5      	movs	r0, #165	; 0xa5
 80018b0:	f7ff ff36 	bl	8001720 <W25qxx_Spi>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80018b8:	4a07      	ldr	r2, [pc, #28]	; (80018d8 <W25qxx_ReadStatusRegister+0x88>)
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	2101      	movs	r1, #1
 80018c4:	4803      	ldr	r0, [pc, #12]	; (80018d4 <W25qxx_ReadStatusRegister+0x84>)
 80018c6:	f009 f835 	bl	800a934 <HAL_GPIO_WritePin>
	return status;
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	48000400 	.word	0x48000400
 80018d8:	20003718 	.word	0x20003718

080018dc <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80018e0:	2001      	movs	r0, #1
 80018e2:	f008 fcf9 	bl	800a2d8 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2101      	movs	r1, #1
 80018ea:	480f      	ldr	r0, [pc, #60]	; (8001928 <W25qxx_WaitForWriteEnd+0x4c>)
 80018ec:	f009 f822 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80018f0:	2005      	movs	r0, #5
 80018f2:	f7ff ff15 	bl	8001720 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80018f6:	20a5      	movs	r0, #165	; 0xa5
 80018f8:	f7ff ff12 	bl	8001720 <W25qxx_Spi>
 80018fc:	4603      	mov	r3, r0
 80018fe:	461a      	mov	r2, r3
 8001900:	4b0a      	ldr	r3, [pc, #40]	; (800192c <W25qxx_WaitForWriteEnd+0x50>)
 8001902:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8001906:	2001      	movs	r0, #1
 8001908:	f008 fce6 	bl	800a2d8 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800190c:	4b07      	ldr	r3, [pc, #28]	; (800192c <W25qxx_WaitForWriteEnd+0x50>)
 800190e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1ed      	bne.n	80018f6 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800191a:	2201      	movs	r2, #1
 800191c:	2101      	movs	r1, #1
 800191e:	4802      	ldr	r0, [pc, #8]	; (8001928 <W25qxx_WaitForWriteEnd+0x4c>)
 8001920:	f009 f808 	bl	800a934 <HAL_GPIO_WritePin>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	48000400 	.word	0x48000400
 800192c:	20003718 	.word	0x20003718

08001930 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8001936:	4b65      	ldr	r3, [pc, #404]	; (8001acc <W25qxx_Init+0x19c>)
 8001938:	2201      	movs	r2, #1
 800193a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800193e:	e002      	b.n	8001946 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8001940:	2001      	movs	r0, #1
 8001942:	f008 fcc9 	bl	800a2d8 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8001946:	f008 fcbb 	bl	800a2c0 <HAL_GetTick>
 800194a:	4603      	mov	r3, r0
 800194c:	2b63      	cmp	r3, #99	; 0x63
 800194e:	d9f7      	bls.n	8001940 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	2101      	movs	r1, #1
 8001954:	485e      	ldr	r0, [pc, #376]	; (8001ad0 <W25qxx_Init+0x1a0>)
 8001956:	f008 ffed 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800195a:	2064      	movs	r0, #100	; 0x64
 800195c:	f008 fcbc 	bl	800a2d8 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8001960:	f7ff fef4 	bl	800174c <W25qxx_ReadID>
 8001964:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	b2db      	uxtb	r3, r3
 800196a:	3b11      	subs	r3, #17
 800196c:	2b0f      	cmp	r3, #15
 800196e:	d86c      	bhi.n	8001a4a <W25qxx_Init+0x11a>
 8001970:	a201      	add	r2, pc, #4	; (adr r2, 8001978 <W25qxx_Init+0x48>)
 8001972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001976:	bf00      	nop
 8001978:	08001a3d 	.word	0x08001a3d
 800197c:	08001a2f 	.word	0x08001a2f
 8001980:	08001a21 	.word	0x08001a21
 8001984:	08001a13 	.word	0x08001a13
 8001988:	08001a05 	.word	0x08001a05
 800198c:	080019f7 	.word	0x080019f7
 8001990:	080019e9 	.word	0x080019e9
 8001994:	080019d9 	.word	0x080019d9
 8001998:	080019c9 	.word	0x080019c9
 800199c:	08001a4b 	.word	0x08001a4b
 80019a0:	08001a4b 	.word	0x08001a4b
 80019a4:	08001a4b 	.word	0x08001a4b
 80019a8:	08001a4b 	.word	0x08001a4b
 80019ac:	08001a4b 	.word	0x08001a4b
 80019b0:	08001a4b 	.word	0x08001a4b
 80019b4:	080019b9 	.word	0x080019b9
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80019b8:	4b44      	ldr	r3, [pc, #272]	; (8001acc <W25qxx_Init+0x19c>)
 80019ba:	220a      	movs	r2, #10
 80019bc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80019be:	4b43      	ldr	r3, [pc, #268]	; (8001acc <W25qxx_Init+0x19c>)
 80019c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019c4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80019c6:	e046      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80019c8:	4b40      	ldr	r3, [pc, #256]	; (8001acc <W25qxx_Init+0x19c>)
 80019ca:	2209      	movs	r2, #9
 80019cc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80019ce:	4b3f      	ldr	r3, [pc, #252]	; (8001acc <W25qxx_Init+0x19c>)
 80019d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 80019d6:	e03e      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80019d8:	4b3c      	ldr	r3, [pc, #240]	; (8001acc <W25qxx_Init+0x19c>)
 80019da:	2208      	movs	r2, #8
 80019dc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80019de:	4b3b      	ldr	r3, [pc, #236]	; (8001acc <W25qxx_Init+0x19c>)
 80019e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019e4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 80019e6:	e036      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80019e8:	4b38      	ldr	r3, [pc, #224]	; (8001acc <W25qxx_Init+0x19c>)
 80019ea:	2207      	movs	r2, #7
 80019ec:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80019ee:	4b37      	ldr	r3, [pc, #220]	; (8001acc <W25qxx_Init+0x19c>)
 80019f0:	2280      	movs	r2, #128	; 0x80
 80019f2:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 80019f4:	e02f      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 80019f6:	4b35      	ldr	r3, [pc, #212]	; (8001acc <W25qxx_Init+0x19c>)
 80019f8:	2206      	movs	r2, #6
 80019fa:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 80019fc:	4b33      	ldr	r3, [pc, #204]	; (8001acc <W25qxx_Init+0x19c>)
 80019fe:	2240      	movs	r2, #64	; 0x40
 8001a00:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8001a02:	e028      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8001a04:	4b31      	ldr	r3, [pc, #196]	; (8001acc <W25qxx_Init+0x19c>)
 8001a06:	2205      	movs	r2, #5
 8001a08:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8001a0a:	4b30      	ldr	r3, [pc, #192]	; (8001acc <W25qxx_Init+0x19c>)
 8001a0c:	2220      	movs	r2, #32
 8001a0e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8001a10:	e021      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8001a12:	4b2e      	ldr	r3, [pc, #184]	; (8001acc <W25qxx_Init+0x19c>)
 8001a14:	2204      	movs	r2, #4
 8001a16:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8001a18:	4b2c      	ldr	r3, [pc, #176]	; (8001acc <W25qxx_Init+0x19c>)
 8001a1a:	2210      	movs	r2, #16
 8001a1c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8001a1e:	e01a      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8001a20:	4b2a      	ldr	r3, [pc, #168]	; (8001acc <W25qxx_Init+0x19c>)
 8001a22:	2203      	movs	r2, #3
 8001a24:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8001a26:	4b29      	ldr	r3, [pc, #164]	; (8001acc <W25qxx_Init+0x19c>)
 8001a28:	2208      	movs	r2, #8
 8001a2a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8001a2c:	e013      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8001a2e:	4b27      	ldr	r3, [pc, #156]	; (8001acc <W25qxx_Init+0x19c>)
 8001a30:	2202      	movs	r2, #2
 8001a32:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8001a34:	4b25      	ldr	r3, [pc, #148]	; (8001acc <W25qxx_Init+0x19c>)
 8001a36:	2204      	movs	r2, #4
 8001a38:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8001a3a:	e00c      	b.n	8001a56 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8001a3c:	4b23      	ldr	r3, [pc, #140]	; (8001acc <W25qxx_Init+0x19c>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8001a42:	4b22      	ldr	r3, [pc, #136]	; (8001acc <W25qxx_Init+0x19c>)
 8001a44:	2202      	movs	r2, #2
 8001a46:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8001a48:	e005      	b.n	8001a56 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8001a4a:	4b20      	ldr	r3, [pc, #128]	; (8001acc <W25qxx_Init+0x19c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8001a52:	2300      	movs	r3, #0
 8001a54:	e036      	b.n	8001ac4 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8001a56:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <W25qxx_Init+0x19c>)
 8001a58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a5c:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <W25qxx_Init+0x19c>)
 8001a60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a64:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8001a66:	4b19      	ldr	r3, [pc, #100]	; (8001acc <W25qxx_Init+0x19c>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	011b      	lsls	r3, r3, #4
 8001a6c:	4a17      	ldr	r2, [pc, #92]	; (8001acc <W25qxx_Init+0x19c>)
 8001a6e:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8001a70:	4b16      	ldr	r3, [pc, #88]	; (8001acc <W25qxx_Init+0x19c>)
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	4a15      	ldr	r2, [pc, #84]	; (8001acc <W25qxx_Init+0x19c>)
 8001a76:	6912      	ldr	r2, [r2, #16]
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	4a13      	ldr	r2, [pc, #76]	; (8001acc <W25qxx_Init+0x19c>)
 8001a7e:	8952      	ldrh	r2, [r2, #10]
 8001a80:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a84:	4a11      	ldr	r2, [pc, #68]	; (8001acc <W25qxx_Init+0x19c>)
 8001a86:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8001a88:	4b10      	ldr	r3, [pc, #64]	; (8001acc <W25qxx_Init+0x19c>)
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <W25qxx_Init+0x19c>)
 8001a90:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <W25qxx_Init+0x19c>)
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	4a0d      	ldr	r2, [pc, #52]	; (8001acc <W25qxx_Init+0x19c>)
 8001a98:	6912      	ldr	r2, [r2, #16]
 8001a9a:	fb02 f303 	mul.w	r3, r2, r3
 8001a9e:	0a9b      	lsrs	r3, r3, #10
 8001aa0:	4a0a      	ldr	r2, [pc, #40]	; (8001acc <W25qxx_Init+0x19c>)
 8001aa2:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8001aa4:	f7ff fe88 	bl	80017b8 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	f7ff fed1 	bl	8001850 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8001aae:	2002      	movs	r0, #2
 8001ab0:	f7ff fece 	bl	8001850 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8001ab4:	2003      	movs	r0, #3
 8001ab6:	f7ff fecb 	bl	8001850 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <W25qxx_Init+0x19c>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8001ac2:	2301      	movs	r3, #1
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20003718 	.word	0x20003718
 8001ad0:	48000400 	.word	0x48000400

08001ad4 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8001adc:	e002      	b.n	8001ae4 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8001ade:	2001      	movs	r0, #1
 8001ae0:	f008 fbfa 	bl	800a2d8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001ae4:	4b25      	ldr	r3, [pc, #148]	; (8001b7c <W25qxx_EraseSector+0xa8>)
 8001ae6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d0f7      	beq.n	8001ade <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8001aee:	4b23      	ldr	r3, [pc, #140]	; (8001b7c <W25qxx_EraseSector+0xa8>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8001af6:	f7ff fef1 	bl	80018dc <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8001afa:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <W25qxx_EraseSector+0xa8>)
 8001afc:	691a      	ldr	r2, [r3, #16]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	fb02 f303 	mul.w	r3, r2, r3
 8001b04:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8001b06:	f7ff fe8d 	bl	8001824 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	481c      	ldr	r0, [pc, #112]	; (8001b80 <W25qxx_EraseSector+0xac>)
 8001b10:	f008 ff10 	bl	800a934 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <W25qxx_EraseSector+0xa8>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d909      	bls.n	8001b30 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8001b1c:	2021      	movs	r0, #33	; 0x21
 8001b1e:	f7ff fdff 	bl	8001720 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0e1b      	lsrs	r3, r3, #24
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fdf9 	bl	8001720 <W25qxx_Spi>
 8001b2e:	e002      	b.n	8001b36 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8001b30:	2020      	movs	r0, #32
 8001b32:	f7ff fdf5 	bl	8001720 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	0c1b      	lsrs	r3, r3, #16
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fdef 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	0a1b      	lsrs	r3, r3, #8
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fde9 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff fde4 	bl	8001720 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001b58:	2201      	movs	r2, #1
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	4808      	ldr	r0, [pc, #32]	; (8001b80 <W25qxx_EraseSector+0xac>)
 8001b5e:	f008 fee9 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8001b62:	f7ff febb 	bl	80018dc <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f008 fbb6 	bl	800a2d8 <HAL_Delay>
	w25qxx.Lock = 0;
 8001b6c:	4b03      	ldr	r3, [pc, #12]	; (8001b7c <W25qxx_EraseSector+0xa8>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001b74:	bf00      	nop
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20003718 	.word	0x20003718
 8001b80:	48000400 	.word	0x48000400

08001b84 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8001b8c:	4b07      	ldr	r3, [pc, #28]	; (8001bac <W25qxx_SectorToPage+0x28>)
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	fb02 f303 	mul.w	r3, r2, r3
 8001b96:	4a05      	ldr	r2, [pc, #20]	; (8001bac <W25qxx_SectorToPage+0x28>)
 8001b98:	8952      	ldrh	r2, [r2, #10]
 8001b9a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20003718 	.word	0x20003718

08001bb0 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8001bbe:	e002      	b.n	8001bc6 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f008 fb89 	bl	800a2d8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001bc6:	4b39      	ldr	r3, [pc, #228]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001bc8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d0f7      	beq.n	8001bc0 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8001bd0:	4b36      	ldr	r3, [pc, #216]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a33      	ldr	r2, [pc, #204]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001be0:	8952      	ldrh	r2, [r2, #10]
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d802      	bhi.n	8001bec <W25qxx_WritePage+0x3c>
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d105      	bne.n	8001bf8 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001bec:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001bee:	895b      	ldrh	r3, [r3, #10]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a2b      	ldr	r2, [pc, #172]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001c00:	8952      	ldrh	r2, [r2, #10]
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d905      	bls.n	8001c12 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001c06:	4b29      	ldr	r3, [pc, #164]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001c08:	895b      	ldrh	r3, [r3, #10]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8001c12:	f7ff fe63 	bl	80018dc <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8001c16:	f7ff fe05 	bl	8001824 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	4824      	ldr	r0, [pc, #144]	; (8001cb0 <W25qxx_WritePage+0x100>)
 8001c20:	f008 fe88 	bl	800a934 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8001c24:	4b21      	ldr	r3, [pc, #132]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001c26:	895b      	ldrh	r3, [r3, #10]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	fb02 f303 	mul.w	r3, r2, r3
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	4413      	add	r3, r2
 8001c34:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8001c36:	4b1d      	ldr	r3, [pc, #116]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d909      	bls.n	8001c52 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8001c3e:	2012      	movs	r0, #18
 8001c40:	f7ff fd6e 	bl	8001720 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	0e1b      	lsrs	r3, r3, #24
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fd68 	bl	8001720 <W25qxx_Spi>
 8001c50:	e002      	b.n	8001c58 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8001c52:	2002      	movs	r0, #2
 8001c54:	f7ff fd64 	bl	8001720 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	0c1b      	lsrs	r3, r3, #16
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fd5e 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	0a1b      	lsrs	r3, r3, #8
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fd58 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fd53 	bl	8001720 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	2364      	movs	r3, #100	; 0x64
 8001c80:	68f9      	ldr	r1, [r7, #12]
 8001c82:	480c      	ldr	r0, [pc, #48]	; (8001cb4 <W25qxx_WritePage+0x104>)
 8001c84:	f00a fa29 	bl	800c0da <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001c88:	2201      	movs	r2, #1
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	4808      	ldr	r0, [pc, #32]	; (8001cb0 <W25qxx_WritePage+0x100>)
 8001c8e:	f008 fe51 	bl	800a934 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8001c92:	f7ff fe23 	bl	80018dc <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8001c96:	2001      	movs	r0, #1
 8001c98:	f008 fb1e 	bl	800a2d8 <HAL_Delay>
	w25qxx.Lock = 0;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <W25qxx_WritePage+0xfc>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001ca4:	bf00      	nop
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20003718 	.word	0x20003718
 8001cb0:	48000400 	.word	0x48000400
 8001cb4:	20003560 	.word	0x20003560

08001cb8 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
 8001cc4:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8001cc6:	4b2c      	ldr	r3, [pc, #176]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	683a      	ldr	r2, [r7, #0]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d802      	bhi.n	8001cd6 <W25qxx_WriteSector+0x1e>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d102      	bne.n	8001cdc <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8001cd6:	4b28      	ldr	r3, [pc, #160]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8001cdc:	4b26      	ldr	r3, [pc, #152]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d243      	bcs.n	8001d6e <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	441a      	add	r2, r3
 8001cec:	4b22      	ldr	r3, [pc, #136]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d905      	bls.n	8001d00 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8001cf4:	4b20      	ldr	r3, [pc, #128]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001cf6:	691a      	ldr	r2, [r3, #16]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	61bb      	str	r3, [r7, #24]
 8001cfe:	e001      	b.n	8001d04 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8001d04:	68b8      	ldr	r0, [r7, #8]
 8001d06:	f7ff ff3d 	bl	8001b84 <W25qxx_SectorToPage>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001d0e:	895b      	ldrh	r3, [r3, #10]
 8001d10:	4619      	mov	r1, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d18:	4413      	add	r3, r2
 8001d1a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8001d1c:	4b16      	ldr	r3, [pc, #88]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001d1e:	895b      	ldrh	r3, [r3, #10]
 8001d20:	461a      	mov	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d28:	fb01 f202 	mul.w	r2, r1, r2
 8001d2c:	1a9b      	subs	r3, r3, r2
 8001d2e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	69f9      	ldr	r1, [r7, #28]
 8001d36:	68f8      	ldr	r0, [r7, #12]
 8001d38:	f7ff ff3a 	bl	8001bb0 <W25qxx_WritePage>
		StartPage++;
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8001d42:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001d44:	895b      	ldrh	r3, [r3, #10]
 8001d46:	461a      	mov	r2, r3
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	1a9a      	subs	r2, r3, r2
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	4413      	add	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <W25qxx_WriteSector+0xc0>)
 8001d54:	895b      	ldrh	r3, [r3, #10]
 8001d56:	461a      	mov	r2, r3
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	dce1      	bgt.n	8001d30 <W25qxx_WriteSector+0x78>
 8001d6c:	e000      	b.n	8001d70 <W25qxx_WriteSector+0xb8>
		return;
 8001d6e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8001d70:	3720      	adds	r7, #32
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20003718 	.word	0x20003718

08001d7c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
 8001d88:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8001d8a:	e002      	b.n	8001d92 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	f008 faa3 	bl	800a2d8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001d92:	4b36      	ldr	r3, [pc, #216]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001d94:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d0f7      	beq.n	8001d8c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8001d9c:	4b33      	ldr	r3, [pc, #204]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8001da4:	4b31      	ldr	r3, [pc, #196]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001da6:	895b      	ldrh	r3, [r3, #10]
 8001da8:	461a      	mov	r2, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d802      	bhi.n	8001db6 <W25qxx_ReadPage+0x3a>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d102      	bne.n	8001dbc <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8001db6:	4b2d      	ldr	r3, [pc, #180]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001db8:	895b      	ldrh	r3, [r3, #10]
 8001dba:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4a2a      	ldr	r2, [pc, #168]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001dc4:	8952      	ldrh	r2, [r2, #10]
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d905      	bls.n	8001dd6 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001dca:	4b28      	ldr	r3, [pc, #160]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001dcc:	895b      	ldrh	r3, [r3, #10]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8001dd6:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001dd8:	895b      	ldrh	r3, [r3, #10]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	fb02 f303 	mul.w	r3, r2, r3
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001de8:	2200      	movs	r2, #0
 8001dea:	2101      	movs	r1, #1
 8001dec:	4820      	ldr	r0, [pc, #128]	; (8001e70 <W25qxx_ReadPage+0xf4>)
 8001dee:	f008 fda1 	bl	800a934 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8001df2:	4b1e      	ldr	r3, [pc, #120]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d909      	bls.n	8001e0e <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8001dfa:	200c      	movs	r0, #12
 8001dfc:	f7ff fc90 	bl	8001720 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	0e1b      	lsrs	r3, r3, #24
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fc8a 	bl	8001720 <W25qxx_Spi>
 8001e0c:	e002      	b.n	8001e14 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8001e0e:	200b      	movs	r0, #11
 8001e10:	f7ff fc86 	bl	8001720 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	0c1b      	lsrs	r3, r3, #16
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff fc80 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	0a1b      	lsrs	r3, r3, #8
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fc7a 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fc75 	bl	8001720 <W25qxx_Spi>
	W25qxx_Spi(0);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f7ff fc72 	bl	8001720 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	2364      	movs	r3, #100	; 0x64
 8001e42:	68f9      	ldr	r1, [r7, #12]
 8001e44:	480b      	ldr	r0, [pc, #44]	; (8001e74 <W25qxx_ReadPage+0xf8>)
 8001e46:	f00a fab6 	bl	800c3b6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	4808      	ldr	r0, [pc, #32]	; (8001e70 <W25qxx_ReadPage+0xf4>)
 8001e50:	f008 fd70 	bl	800a934 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8001e54:	2001      	movs	r0, #1
 8001e56:	f008 fa3f 	bl	800a2d8 <HAL_Delay>
	w25qxx.Lock = 0;
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <W25qxx_ReadPage+0xf0>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001e62:	bf00      	nop
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20003718 	.word	0x20003718
 8001e70:	48000400 	.word	0x48000400
 8001e74:	20003560 	.word	0x20003560

08001e78 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8001e86:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d802      	bhi.n	8001e96 <W25qxx_ReadSector+0x1e>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d102      	bne.n	8001e9c <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8001e96:	4b28      	ldr	r3, [pc, #160]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8001e9c:	4b26      	ldr	r3, [pc, #152]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d243      	bcs.n	8001f2e <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	441a      	add	r2, r3
 8001eac:	4b22      	ldr	r3, [pc, #136]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d905      	bls.n	8001ec0 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8001eb4:	4b20      	ldr	r3, [pc, #128]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	61bb      	str	r3, [r7, #24]
 8001ebe:	e001      	b.n	8001ec4 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8001ec4:	68b8      	ldr	r0, [r7, #8]
 8001ec6:	f7ff fe5d 	bl	8001b84 <W25qxx_SectorToPage>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001ece:	895b      	ldrh	r3, [r3, #10]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ed8:	4413      	add	r3, r2
 8001eda:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8001edc:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001ede:	895b      	ldrh	r3, [r3, #10]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ee8:	fb01 f202 	mul.w	r2, r1, r2
 8001eec:	1a9b      	subs	r3, r3, r2
 8001eee:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	69f9      	ldr	r1, [r7, #28]
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f7ff ff40 	bl	8001d7c <W25qxx_ReadPage>
		StartPage++;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	3301      	adds	r3, #1
 8001f00:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8001f02:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001f04:	895b      	ldrh	r3, [r3, #10]
 8001f06:	461a      	mov	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	1a9a      	subs	r2, r3, r2
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	4413      	add	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <W25qxx_ReadSector+0xc0>)
 8001f14:	895b      	ldrh	r3, [r3, #10]
 8001f16:	461a      	mov	r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	4413      	add	r3, r2
 8001f20:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	dce1      	bgt.n	8001ef0 <W25qxx_ReadSector+0x78>
 8001f2c:	e000      	b.n	8001f30 <W25qxx_ReadSector+0xb8>
		return;
 8001f2e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8001f30:	3720      	adds	r7, #32
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20003718 	.word	0x20003718

08001f3c <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001f4a:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001f50:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <WIZCHIP_READ+0x24>
 8001f58:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d114      	bne.n	8001f8a <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001f60:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	0c12      	lsrs	r2, r2, #16
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001f6e:	4b18      	ldr	r3, [pc, #96]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	0a12      	lsrs	r2, r2, #8
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	4610      	mov	r0, r2
 8001f7a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001f7c:	4b14      	ldr	r3, [pc, #80]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	4610      	mov	r0, r2
 8001f86:	4798      	blx	r3
 8001f88:	e011      	b.n	8001fae <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	0c1b      	lsrs	r3, r3, #16
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	0a1b      	lsrs	r3, r3, #8
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa4:	f107 020c 	add.w	r2, r7, #12
 8001fa8:	2103      	movs	r1, #3
 8001faa:	4610      	mov	r0, r2
 8001fac:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8001fae:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	4798      	blx	r3
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001fb8:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001fbe:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <WIZCHIP_READ+0x94>)
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	4798      	blx	r3
   return ret;
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000040 	.word	0x20000040

08001fd4 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001fe0:	4b22      	ldr	r3, [pc, #136]	; (800206c <WIZCHIP_WRITE+0x98>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001fe6:	4b21      	ldr	r3, [pc, #132]	; (800206c <WIZCHIP_WRITE+0x98>)
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f043 0304 	orr.w	r3, r3, #4
 8001ff2:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001ff4:	4b1d      	ldr	r3, [pc, #116]	; (800206c <WIZCHIP_WRITE+0x98>)
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d119      	bne.n	8002030 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001ffc:	4b1b      	ldr	r3, [pc, #108]	; (800206c <WIZCHIP_WRITE+0x98>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	0c12      	lsrs	r2, r2, #16
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	4610      	mov	r0, r2
 8002008:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800200a:	4b18      	ldr	r3, [pc, #96]	; (800206c <WIZCHIP_WRITE+0x98>)
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	0a12      	lsrs	r2, r2, #8
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	4610      	mov	r0, r2
 8002016:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002018:	4b14      	ldr	r3, [pc, #80]	; (800206c <WIZCHIP_WRITE+0x98>)
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	4610      	mov	r0, r2
 8002022:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8002024:	4b11      	ldr	r3, [pc, #68]	; (800206c <WIZCHIP_WRITE+0x98>)
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	78fa      	ldrb	r2, [r7, #3]
 800202a:	4610      	mov	r0, r2
 800202c:	4798      	blx	r3
 800202e:	e013      	b.n	8002058 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	0c1b      	lsrs	r3, r3, #16
 8002034:	b2db      	uxtb	r3, r3
 8002036:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	0a1b      	lsrs	r3, r3, #8
 800203c:	b2db      	uxtb	r3, r3
 800203e:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	b2db      	uxtb	r3, r3
 8002044:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8002046:	78fb      	ldrb	r3, [r7, #3]
 8002048:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800204a:	4b08      	ldr	r3, [pc, #32]	; (800206c <WIZCHIP_WRITE+0x98>)
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	f107 020c 	add.w	r2, r7, #12
 8002052:	2104      	movs	r1, #4
 8002054:	4610      	mov	r0, r2
 8002056:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <WIZCHIP_WRITE+0x98>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800205e:	4b03      	ldr	r3, [pc, #12]	; (800206c <WIZCHIP_WRITE+0x98>)
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	4798      	blx	r3
}
 8002064:	bf00      	nop
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000040 	.word	0x20000040

08002070 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b087      	sub	sp, #28
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	4613      	mov	r3, r2
 800207c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800207e:	4b2b      	ldr	r3, [pc, #172]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002084:	4b29      	ldr	r3, [pc, #164]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800208a:	4b28      	ldr	r3, [pc, #160]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 800208c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <WIZCHIP_READ_BUF+0x2a>
 8002092:	4b26      	ldr	r3, [pc, #152]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 8002094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002096:	2b00      	cmp	r3, #0
 8002098:	d126      	bne.n	80020e8 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800209a:	4b24      	ldr	r3, [pc, #144]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	0c12      	lsrs	r2, r2, #16
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	4610      	mov	r0, r2
 80020a6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80020a8:	4b20      	ldr	r3, [pc, #128]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	0a12      	lsrs	r2, r2, #8
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	4610      	mov	r0, r2
 80020b4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80020b6:	4b1d      	ldr	r3, [pc, #116]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	4610      	mov	r0, r2
 80020c0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80020c2:	2300      	movs	r3, #0
 80020c4:	82fb      	strh	r3, [r7, #22]
 80020c6:	e00a      	b.n	80020de <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80020c8:	4b18      	ldr	r3, [pc, #96]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	8afa      	ldrh	r2, [r7, #22]
 80020ce:	68b9      	ldr	r1, [r7, #8]
 80020d0:	188c      	adds	r4, r1, r2
 80020d2:	4798      	blx	r3
 80020d4:	4603      	mov	r3, r0
 80020d6:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80020d8:	8afb      	ldrh	r3, [r7, #22]
 80020da:	3301      	adds	r3, #1
 80020dc:	82fb      	strh	r3, [r7, #22]
 80020de:	8afa      	ldrh	r2, [r7, #22]
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d3f0      	bcc.n	80020c8 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80020e6:	e017      	b.n	8002118 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	0c1b      	lsrs	r3, r3, #16
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0a1b      	lsrs	r3, r3, #8
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80020fe:	4b0b      	ldr	r3, [pc, #44]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002102:	f107 0210 	add.w	r2, r7, #16
 8002106:	2103      	movs	r1, #3
 8002108:	4610      	mov	r0, r2
 800210a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800210c:	4b07      	ldr	r3, [pc, #28]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 800210e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002110:	88fa      	ldrh	r2, [r7, #6]
 8002112:	4611      	mov	r1, r2
 8002114:	68b8      	ldr	r0, [r7, #8]
 8002116:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002118:	4b04      	ldr	r3, [pc, #16]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800211e:	4b03      	ldr	r3, [pc, #12]	; (800212c <WIZCHIP_READ_BUF+0xbc>)
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	4798      	blx	r3
}
 8002124:	bf00      	nop
 8002126:	371c      	adds	r7, #28
 8002128:	46bd      	mov	sp, r7
 800212a:	bd90      	pop	{r4, r7, pc}
 800212c:	20000040 	.word	0x20000040

08002130 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	4613      	mov	r3, r2
 800213c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800213e:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002144:	4b29      	ldr	r3, [pc, #164]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f043 0304 	orr.w	r3, r3, #4
 8002150:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002152:	4b26      	ldr	r3, [pc, #152]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 8002154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002156:	2b00      	cmp	r3, #0
 8002158:	d126      	bne.n	80021a8 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800215a:	4b24      	ldr	r3, [pc, #144]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	0c12      	lsrs	r2, r2, #16
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	4610      	mov	r0, r2
 8002166:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002168:	4b20      	ldr	r3, [pc, #128]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	0a12      	lsrs	r2, r2, #8
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	4610      	mov	r0, r2
 8002174:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002176:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	4610      	mov	r0, r2
 8002180:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002182:	2300      	movs	r3, #0
 8002184:	82fb      	strh	r3, [r7, #22]
 8002186:	e00a      	b.n	800219e <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	8afa      	ldrh	r2, [r7, #22]
 800218e:	68b9      	ldr	r1, [r7, #8]
 8002190:	440a      	add	r2, r1
 8002192:	7812      	ldrb	r2, [r2, #0]
 8002194:	4610      	mov	r0, r2
 8002196:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002198:	8afb      	ldrh	r3, [r7, #22]
 800219a:	3301      	adds	r3, #1
 800219c:	82fb      	strh	r3, [r7, #22]
 800219e:	8afa      	ldrh	r2, [r7, #22]
 80021a0:	88fb      	ldrh	r3, [r7, #6]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d3f0      	bcc.n	8002188 <WIZCHIP_WRITE_BUF+0x58>
 80021a6:	e017      	b.n	80021d8 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	0c1b      	lsrs	r3, r3, #16
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	0a1b      	lsrs	r3, r3, #8
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 80021c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c2:	f107 0210 	add.w	r2, r7, #16
 80021c6:	2103      	movs	r1, #3
 80021c8:	4610      	mov	r0, r2
 80021ca:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80021cc:	4b07      	ldr	r3, [pc, #28]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 80021ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d0:	88fa      	ldrh	r2, [r7, #6]
 80021d2:	4611      	mov	r1, r2
 80021d4:	68b8      	ldr	r0, [r7, #8]
 80021d6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80021d8:	4b04      	ldr	r3, [pc, #16]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80021de:	4b03      	ldr	r3, [pc, #12]	; (80021ec <WIZCHIP_WRITE_BUF+0xbc>)
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	4798      	blx	r3
}
 80021e4:	bf00      	nop
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000040 	.word	0x20000040

080021f0 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80021fa:	2300      	movs	r3, #0
 80021fc:	81fb      	strh	r3, [r7, #14]
 80021fe:	2300      	movs	r3, #0
 8002200:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	3301      	adds	r3, #1
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fe94 	bl	8001f3c <WIZCHIP_READ>
 8002214:	4603      	mov	r3, r0
 8002216:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002218:	89bb      	ldrh	r3, [r7, #12]
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	b29c      	uxth	r4, r3
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	3301      	adds	r3, #1
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff fe86 	bl	8001f3c <WIZCHIP_READ>
 8002230:	4603      	mov	r3, r0
 8002232:	b29b      	uxth	r3, r3
 8002234:	4423      	add	r3, r4
 8002236:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002238:	89bb      	ldrh	r3, [r7, #12]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d01a      	beq.n	8002274 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	3301      	adds	r3, #1
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff fe76 	bl	8001f3c <WIZCHIP_READ>
 8002250:	4603      	mov	r3, r0
 8002252:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002254:	89fb      	ldrh	r3, [r7, #14]
 8002256:	021b      	lsls	r3, r3, #8
 8002258:	b29c      	uxth	r4, r3
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	3301      	adds	r3, #1
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fe68 	bl	8001f3c <WIZCHIP_READ>
 800226c:	4603      	mov	r3, r0
 800226e:	b29b      	uxth	r3, r3
 8002270:	4423      	add	r3, r4
 8002272:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002274:	89fa      	ldrh	r2, [r7, #14]
 8002276:	89bb      	ldrh	r3, [r7, #12]
 8002278:	429a      	cmp	r2, r3
 800227a:	d1c2      	bne.n	8002202 <getSn_TX_FSR+0x12>
   return val;
 800227c:	89fb      	ldrh	r3, [r7, #14]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	bd90      	pop	{r4, r7, pc}

08002286 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8002286:	b590      	push	{r4, r7, lr}
 8002288:	b085      	sub	sp, #20
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002290:	2300      	movs	r3, #0
 8002292:	81fb      	strh	r3, [r7, #14]
 8002294:	2300      	movs	r3, #0
 8002296:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	3301      	adds	r3, #1
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff fe49 	bl	8001f3c <WIZCHIP_READ>
 80022aa:	4603      	mov	r3, r0
 80022ac:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80022ae:	89bb      	ldrh	r3, [r7, #12]
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	b29c      	uxth	r4, r3
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	3301      	adds	r3, #1
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff fe3b 	bl	8001f3c <WIZCHIP_READ>
 80022c6:	4603      	mov	r3, r0
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	4423      	add	r3, r4
 80022cc:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80022ce:	89bb      	ldrh	r3, [r7, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d01a      	beq.n	800230a <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	3301      	adds	r3, #1
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fe2b 	bl	8001f3c <WIZCHIP_READ>
 80022e6:	4603      	mov	r3, r0
 80022e8:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80022ea:	89fb      	ldrh	r3, [r7, #14]
 80022ec:	021b      	lsls	r3, r3, #8
 80022ee:	b29c      	uxth	r4, r3
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	3301      	adds	r3, #1
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff fe1d 	bl	8001f3c <WIZCHIP_READ>
 8002302:	4603      	mov	r3, r0
 8002304:	b29b      	uxth	r3, r3
 8002306:	4423      	add	r3, r4
 8002308:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800230a:	89fa      	ldrh	r2, [r7, #14]
 800230c:	89bb      	ldrh	r3, [r7, #12]
 800230e:	429a      	cmp	r2, r3
 8002310:	d1c2      	bne.n	8002298 <getSn_RX_RSR+0x12>
   return val;
 8002312:	89fb      	ldrh	r3, [r7, #14]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	bd90      	pop	{r4, r7, pc}

0800231c <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800231c:	b590      	push	{r4, r7, lr}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	71fb      	strb	r3, [r7, #7]
 8002328:	4613      	mov	r3, r2
 800232a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8002334:	88bb      	ldrh	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d048      	beq.n	80023cc <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 800233a:	79fb      	ldrb	r3, [r7, #7]
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	3301      	adds	r3, #1
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fdf8 	bl	8001f3c <WIZCHIP_READ>
 800234c:	4603      	mov	r3, r0
 800234e:	b29b      	uxth	r3, r3
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	b29c      	uxth	r4, r3
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	3301      	adds	r3, #1
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fdeb 	bl	8001f3c <WIZCHIP_READ>
 8002366:	4603      	mov	r3, r0
 8002368:	b29b      	uxth	r3, r3
 800236a:	4423      	add	r3, r4
 800236c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800236e:	89fb      	ldrh	r3, [r7, #14]
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	79fa      	ldrb	r2, [r7, #7]
 8002374:	0092      	lsls	r2, r2, #2
 8002376:	3202      	adds	r2, #2
 8002378:	00d2      	lsls	r2, r2, #3
 800237a:	4413      	add	r3, r2
 800237c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800237e:	88bb      	ldrh	r3, [r7, #4]
 8002380:	461a      	mov	r2, r3
 8002382:	6839      	ldr	r1, [r7, #0]
 8002384:	68b8      	ldr	r0, [r7, #8]
 8002386:	f7ff fed3 	bl	8002130 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800238a:	89fa      	ldrh	r2, [r7, #14]
 800238c:	88bb      	ldrh	r3, [r7, #4]
 800238e:	4413      	add	r3, r2
 8002390:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	3301      	adds	r3, #1
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800239e:	461a      	mov	r2, r3
 80023a0:	89fb      	ldrh	r3, [r7, #14]
 80023a2:	0a1b      	lsrs	r3, r3, #8
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f7ff fe12 	bl	8001fd4 <WIZCHIP_WRITE>
 80023b0:	79fb      	ldrb	r3, [r7, #7]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	3301      	adds	r3, #1
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80023bc:	461a      	mov	r2, r3
 80023be:	89fb      	ldrh	r3, [r7, #14]
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	4619      	mov	r1, r3
 80023c4:	4610      	mov	r0, r2
 80023c6:	f7ff fe05 	bl	8001fd4 <WIZCHIP_WRITE>
 80023ca:	e000      	b.n	80023ce <wiz_send_data+0xb2>
   if(len == 0)  return;
 80023cc:	bf00      	nop
}
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd90      	pop	{r4, r7, pc}

080023d4 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80023d4:	b590      	push	{r4, r7, lr}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	6039      	str	r1, [r7, #0]
 80023de:	71fb      	strb	r3, [r7, #7]
 80023e0:	4613      	mov	r3, r2
 80023e2:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80023e4:	2300      	movs	r3, #0
 80023e6:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 80023ec:	88bb      	ldrh	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d048      	beq.n	8002484 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	3301      	adds	r3, #1
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff fd9c 	bl	8001f3c <WIZCHIP_READ>
 8002404:	4603      	mov	r3, r0
 8002406:	b29b      	uxth	r3, r3
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	b29c      	uxth	r4, r3
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	3301      	adds	r3, #1
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fd8f 	bl	8001f3c <WIZCHIP_READ>
 800241e:	4603      	mov	r3, r0
 8002420:	b29b      	uxth	r3, r3
 8002422:	4423      	add	r3, r4
 8002424:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002426:	89fb      	ldrh	r3, [r7, #14]
 8002428:	021b      	lsls	r3, r3, #8
 800242a:	79fa      	ldrb	r2, [r7, #7]
 800242c:	0092      	lsls	r2, r2, #2
 800242e:	3203      	adds	r2, #3
 8002430:	00d2      	lsls	r2, r2, #3
 8002432:	4413      	add	r3, r2
 8002434:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002436:	88bb      	ldrh	r3, [r7, #4]
 8002438:	461a      	mov	r2, r3
 800243a:	6839      	ldr	r1, [r7, #0]
 800243c:	68b8      	ldr	r0, [r7, #8]
 800243e:	f7ff fe17 	bl	8002070 <WIZCHIP_READ_BUF>
   ptr += len;
 8002442:	89fa      	ldrh	r2, [r7, #14]
 8002444:	88bb      	ldrh	r3, [r7, #4]
 8002446:	4413      	add	r3, r2
 8002448:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	3301      	adds	r3, #1
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002456:	461a      	mov	r2, r3
 8002458:	89fb      	ldrh	r3, [r7, #14]
 800245a:	0a1b      	lsrs	r3, r3, #8
 800245c:	b29b      	uxth	r3, r3
 800245e:	b2db      	uxtb	r3, r3
 8002460:	4619      	mov	r1, r3
 8002462:	4610      	mov	r0, r2
 8002464:	f7ff fdb6 	bl	8001fd4 <WIZCHIP_WRITE>
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	3301      	adds	r3, #1
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002474:	461a      	mov	r2, r3
 8002476:	89fb      	ldrh	r3, [r7, #14]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	4619      	mov	r1, r3
 800247c:	4610      	mov	r0, r2
 800247e:	f7ff fda9 	bl	8001fd4 <WIZCHIP_WRITE>
 8002482:	e000      	b.n	8002486 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8002484:	bf00      	nop
}
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	bd90      	pop	{r4, r7, pc}

0800248c <httpc_init>:
192.168.0.206
*/
/* Public & Private functions ------------------------------------------------*/

uint8_t httpc_init(uint8_t sock, uint8_t * ip, uint16_t port, uint8_t * sbuf, uint8_t * rbuf)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
 8002492:	60b9      	str	r1, [r7, #8]
 8002494:	607b      	str	r3, [r7, #4]
 8002496:	4603      	mov	r3, r0
 8002498:	73fb      	strb	r3, [r7, #15]
 800249a:	4613      	mov	r3, r2
 800249c:	81bb      	strh	r3, [r7, #12]
	uint8_t ret = HTTPC_FALSE;
 800249e:	2300      	movs	r3, #0
 80024a0:	75fb      	strb	r3, [r7, #23]

	if(sock <= _WIZCHIP_SOCK_NUM_)
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d81e      	bhi.n	80024e6 <httpc_init+0x5a>
	{
		// Hardware socket number for HTTP client (0 ~ 7)
		httpsock = sock;
 80024a8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80024ac:	4b11      	ldr	r3, [pc, #68]	; (80024f4 <httpc_init+0x68>)
 80024ae:	701a      	strb	r2, [r3, #0]

		// Shared buffers: HTTP Send / Recevice
		httpc_send_buf = sbuf;
 80024b0:	4a11      	ldr	r2, [pc, #68]	; (80024f8 <httpc_init+0x6c>)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6013      	str	r3, [r2, #0]
		httpc_recv_buf = rbuf;
 80024b6:	4a11      	ldr	r2, [pc, #68]	; (80024fc <httpc_init+0x70>)
 80024b8:	6a3b      	ldr	r3, [r7, #32]
 80024ba:	6013      	str	r3, [r2, #0]

		// Destination IP address and Port number
		// (Destination = HTTP server)
		dest_ip[0] = ip[0];
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	781a      	ldrb	r2, [r3, #0]
 80024c0:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <httpc_init+0x74>)
 80024c2:	701a      	strb	r2, [r3, #0]
		dest_ip[1] = ip[1];
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	785a      	ldrb	r2, [r3, #1]
 80024c8:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <httpc_init+0x74>)
 80024ca:	705a      	strb	r2, [r3, #1]
		dest_ip[2] = ip[2];
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	789a      	ldrb	r2, [r3, #2]
 80024d0:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <httpc_init+0x74>)
 80024d2:	709a      	strb	r2, [r3, #2]
		dest_ip[3] = ip[3];
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	78da      	ldrb	r2, [r3, #3]
 80024d8:	4b09      	ldr	r3, [pc, #36]	; (8002500 <httpc_init+0x74>)
 80024da:	70da      	strb	r2, [r3, #3]
		dest_port = port;
 80024dc:	4a09      	ldr	r2, [pc, #36]	; (8002504 <httpc_init+0x78>)
 80024de:	89bb      	ldrh	r3, [r7, #12]
 80024e0:	8013      	strh	r3, [r2, #0]

		ret = HTTPC_TRUE;
 80024e2:	2301      	movs	r3, #1
 80024e4:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 80024e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	371c      	adds	r7, #28
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	200038a8 	.word	0x200038a8
 80024f8:	200038a0 	.word	0x200038a0
 80024fc:	200038a4 	.word	0x200038a4
 8002500:	2000001c 	.word	0x2000001c
 8002504:	20000020 	.word	0x20000020

08002508 <httpc_connection_handler>:


// return: true / false
uint8_t httpc_connection_handler()
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
	uint8_t ret = HTTPC_FALSE;
 800250e:	2300      	movs	r3, #0
 8002510:	71fb      	strb	r3, [r7, #7]
#ifdef _HTTPCLIENT_DEBUG_
	uint8_t destip[4] = {0, };
	uint16_t destport = 80;
#endif

	uint8_t state = getSn_SR(httpsock);
 8002512:	4b53      	ldr	r3, [pc, #332]	; (8002660 <httpc_connection_handler+0x158>)
 8002514:	f993 3000 	ldrsb.w	r3, [r3]
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	3301      	adds	r3, #1
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fd0a 	bl	8001f3c <WIZCHIP_READ>
 8002528:	4603      	mov	r3, r0
 800252a:	71bb      	strb	r3, [r7, #6]
	switch(state)
 800252c:	79bb      	ldrb	r3, [r7, #6]
 800252e:	2b1c      	cmp	r3, #28
 8002530:	f200 808d 	bhi.w	800264e <httpc_connection_handler+0x146>
 8002534:	a201      	add	r2, pc, #4	; (adr r2, 800253c <httpc_connection_handler+0x34>)
 8002536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253a:	bf00      	nop
 800253c:	0800260b 	.word	0x0800260b
 8002540:	0800264f 	.word	0x0800264f
 8002544:	0800264f 	.word	0x0800264f
 8002548:	0800264f 	.word	0x0800264f
 800254c:	0800264f 	.word	0x0800264f
 8002550:	0800264f 	.word	0x0800264f
 8002554:	0800264f 	.word	0x0800264f
 8002558:	0800264f 	.word	0x0800264f
 800255c:	0800264f 	.word	0x0800264f
 8002560:	0800264f 	.word	0x0800264f
 8002564:	0800264f 	.word	0x0800264f
 8002568:	0800264f 	.word	0x0800264f
 800256c:	0800264f 	.word	0x0800264f
 8002570:	0800264f 	.word	0x0800264f
 8002574:	0800264f 	.word	0x0800264f
 8002578:	0800264f 	.word	0x0800264f
 800257c:	0800264f 	.word	0x0800264f
 8002580:	0800264f 	.word	0x0800264f
 8002584:	0800264f 	.word	0x0800264f
 8002588:	080025b1 	.word	0x080025b1
 800258c:	0800264f 	.word	0x0800264f
 8002590:	0800264f 	.word	0x0800264f
 8002594:	0800264f 	.word	0x0800264f
 8002598:	080025b7 	.word	0x080025b7
 800259c:	0800260b 	.word	0x0800260b
 80025a0:	0800264f 	.word	0x0800264f
 80025a4:	0800264f 	.word	0x0800264f
 80025a8:	0800264f 	.word	0x0800264f
 80025ac:	080025fb 	.word	0x080025fb
	{
		case SOCK_INIT:
			// state: connect
			ret = HTTPC_TRUE;
 80025b0:	2301      	movs	r3, #1
 80025b2:	71fb      	strb	r3, [r7, #7]
			break;
 80025b4:	e04e      	b.n	8002654 <httpc_connection_handler+0x14c>

		case SOCK_ESTABLISHED:
			if(getSn_IR(httpsock) & Sn_IR_CON)
 80025b6:	4b2a      	ldr	r3, [pc, #168]	; (8002660 <httpc_connection_handler+0x158>)
 80025b8:	f993 3000 	ldrsb.w	r3, [r3]
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	3301      	adds	r3, #1
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff fcb8 	bl	8001f3c <WIZCHIP_READ>
 80025cc:	4603      	mov	r3, r0
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00e      	beq.n	80025f4 <httpc_connection_handler+0xec>
				// Serial debug message printout
				getsockopt(httpsock, SO_DESTIP, &destip);
				getsockopt(httpsock, SO_DESTPORT, &destport);
				printf(" > HTTP CLIENT: CONNECTED TO - %d.%d.%d.%d : %d\r\n",destip[0], destip[1], destip[2], destip[3], destport);
#endif
				httpc_isConnected = HTTPC_TRUE;
 80025d6:	4b23      	ldr	r3, [pc, #140]	; (8002664 <httpc_connection_handler+0x15c>)
 80025d8:	2201      	movs	r2, #1
 80025da:	701a      	strb	r2, [r3, #0]
				//receivehttpcheck();
				setSn_IR(httpsock, Sn_IR_CON);
 80025dc:	4b20      	ldr	r3, [pc, #128]	; (8002660 <httpc_connection_handler+0x158>)
 80025de:	f993 3000 	ldrsb.w	r3, [r3]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	3301      	adds	r3, #1
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80025ec:	2101      	movs	r1, #1
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fcf0 	bl	8001fd4 <WIZCHIP_WRITE>
			}

			//httpc_isReceived = getSn_RX_RSR(httpsock);
			ret = HTTPC_CONNECTED;
 80025f4:	2302      	movs	r3, #2
 80025f6:	71fb      	strb	r3, [r7, #7]
			break;
 80025f8:	e02c      	b.n	8002654 <httpc_connection_handler+0x14c>

		case SOCK_CLOSE_WAIT:
			disconnect(httpsock);
 80025fa:	4b19      	ldr	r3, [pc, #100]	; (8002660 <httpc_connection_handler+0x158>)
 80025fc:	f993 3000 	ldrsb.w	r3, [r3]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	4618      	mov	r0, r3
 8002604:	f001 f814 	bl	8003630 <disconnect>
			break;
 8002608:	e024      	b.n	8002654 <httpc_connection_handler+0x14c>

		case SOCK_FIN_WAIT:
		case SOCK_CLOSED:
			httpc_isSockOpen = HTTPC_FALSE;
 800260a:	4b17      	ldr	r3, [pc, #92]	; (8002668 <httpc_connection_handler+0x160>)
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]
			httpc_isConnected = HTTPC_FALSE;
 8002610:	4b14      	ldr	r3, [pc, #80]	; (8002664 <httpc_connection_handler+0x15c>)
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]

			source_port = get_httpc_any_port();
 8002616:	f000 f90d 	bl	8002834 <get_httpc_any_port>
 800261a:	4603      	mov	r3, r0
 800261c:	80bb      	strh	r3, [r7, #4]
#ifdef _HTTPCLIENT_DEBUG_
			printf(" > HTTP CLIENT: source_port = %d\r\n", source_port);
#endif

			if(socket(httpsock, Sn_MR_TCP, source_port, Sn_MR_ND) == httpsock)
 800261e:	4b10      	ldr	r3, [pc, #64]	; (8002660 <httpc_connection_handler+0x158>)
 8002620:	f993 3000 	ldrsb.w	r3, [r3]
 8002624:	b2d8      	uxtb	r0, r3
 8002626:	88ba      	ldrh	r2, [r7, #4]
 8002628:	2320      	movs	r3, #32
 800262a:	2101      	movs	r1, #1
 800262c:	f000 fda0 	bl	8003170 <socket>
 8002630:	4603      	mov	r3, r0
 8002632:	461a      	mov	r2, r3
 8002634:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <httpc_connection_handler+0x158>)
 8002636:	f993 3000 	ldrsb.w	r3, [r3]
 800263a:	429a      	cmp	r2, r3
 800263c:	d109      	bne.n	8002652 <httpc_connection_handler+0x14a>
			{
				if(httpc_isSockOpen == HTTPC_FALSE)
 800263e:	4b0a      	ldr	r3, [pc, #40]	; (8002668 <httpc_connection_handler+0x160>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d105      	bne.n	8002652 <httpc_connection_handler+0x14a>
				{
#ifdef _HTTPCLIENT_DEBUG_
					printf(" > HTTP CLIENT: SOCKOPEN\r\n");
#endif
					httpc_isSockOpen = HTTPC_TRUE;
 8002646:	4b08      	ldr	r3, [pc, #32]	; (8002668 <httpc_connection_handler+0x160>)
 8002648:	2201      	movs	r2, #1
 800264a:	701a      	strb	r2, [r3, #0]
				}
			}


			break;
 800264c:	e001      	b.n	8002652 <httpc_connection_handler+0x14a>

		default:
			break;
 800264e:	bf00      	nop
 8002650:	e000      	b.n	8002654 <httpc_connection_handler+0x14c>
			break;
 8002652:	bf00      	nop
	}

	return ret;
 8002654:	79fb      	ldrb	r3, [r7, #7]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	200038a8 	.word	0x200038a8
 8002664:	200038ad 	.word	0x200038ad
 8002668:	200038ac 	.word	0x200038ac

0800266c <httpc_connect>:


// return: socket status
uint8_t httpc_connect()
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
	uint8_t ret = HTTPC_FALSE;
 8002672:	2300      	movs	r3, #0
 8002674:	71fb      	strb	r3, [r7, #7]

	if(httpsock >= 0)
 8002676:	4b0f      	ldr	r3, [pc, #60]	; (80026b4 <httpc_connect+0x48>)
 8002678:	f993 3000 	ldrsb.w	r3, [r3]
 800267c:	2b00      	cmp	r3, #0
 800267e:	db14      	blt.n	80026aa <httpc_connect+0x3e>
	{
		if(httpc_isSockOpen == HTTPC_TRUE)
 8002680:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <httpc_connect+0x4c>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d110      	bne.n	80026aa <httpc_connect+0x3e>
		{
			// TCP connect
			ret = connect(httpsock, dest_ip, dest_port);
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <httpc_connect+0x48>)
 800268a:	f993 3000 	ldrsb.w	r3, [r3]
 800268e:	b2db      	uxtb	r3, r3
 8002690:	4a0a      	ldr	r2, [pc, #40]	; (80026bc <httpc_connect+0x50>)
 8002692:	8812      	ldrh	r2, [r2, #0]
 8002694:	490a      	ldr	r1, [pc, #40]	; (80026c0 <httpc_connect+0x54>)
 8002696:	4618      	mov	r0, r3
 8002698:	f000 feee 	bl	8003478 <connect>
 800269c:	4603      	mov	r3, r0
 800269e:	71fb      	strb	r3, [r7, #7]
			if(ret == SOCK_OK) ret = HTTPC_TRUE;
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d101      	bne.n	80026aa <httpc_connect+0x3e>
 80026a6:	2301      	movs	r3, #1
 80026a8:	71fb      	strb	r3, [r7, #7]
		}
	}

	return ret;
 80026aa:	79fb      	ldrb	r3, [r7, #7]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	200038a8 	.word	0x200038a8
 80026b8:	200038ac 	.word	0x200038ac
 80026bc:	20000020 	.word	0x20000020
 80026c0:	2000001c 	.word	0x2000001c

080026c4 <httpc_send>:
}


// return: sent data length
uint16_t httpc_send(HttpRequest * req, uint8_t * buf, uint8_t * body, uint16_t content_len)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	uint16_t len;
	uint8_t http_header_generated = HTTPC_FAILED;
 80026d2:	2300      	movs	r3, #0
 80026d4:	74fb      	strb	r3, [r7, #19]

	if(httpc_isConnected == HTTPC_TRUE)
 80026d6:	4b4d      	ldr	r3, [pc, #308]	; (800280c <httpc_send+0x148>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	f040 808e 	bne.w	80027fc <httpc_send+0x138>
	{
		do
		{
			memset(buf, 0x00, DATA_BUF_SIZE);
 80026e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026e4:	2100      	movs	r1, #0
 80026e6:	68b8      	ldr	r0, [r7, #8]
 80026e8:	f00c fbec 	bl	800eec4 <memset>

			/* HTTP request header */
			len = sprintf((char *)buf, "%s\r\n", req->uri);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	461a      	mov	r2, r3
 80026f2:	4947      	ldr	r1, [pc, #284]	; (8002810 <httpc_send+0x14c>)
 80026f4:	68b8      	ldr	r0, [r7, #8]
 80026f6:	f00c fd1b 	bl	800f130 <siprintf>
 80026fa:	4603      	mov	r3, r0
 80026fc:	82bb      	strh	r3, [r7, #20]
//			len += sprintf((char *)buf+len, "Host: %s\r\n", req->host);
			len += sprintf((char *)buf+len, "Connection: %s\r\n", req->connection);
 80026fe:	8abb      	ldrh	r3, [r7, #20]
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	18d0      	adds	r0, r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	461a      	mov	r2, r3
 800270a:	4942      	ldr	r1, [pc, #264]	; (8002814 <httpc_send+0x150>)
 800270c:	f00c fd10 	bl	800f130 <siprintf>
 8002710:	4603      	mov	r3, r0
 8002712:	b29a      	uxth	r2, r3
 8002714:	8abb      	ldrh	r3, [r7, #20]
 8002716:	4413      	add	r3, r2
 8002718:	82bb      	strh	r3, [r7, #20]

			// HTTP content type: POST / PUT only
			if(content_len > 0)
 800271a:	887b      	ldrh	r3, [r7, #2]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d032      	beq.n	8002786 <httpc_send+0xc2>
			{
				len += sprintf((char *)buf+len, "Content-Length: %d\r\n", content_len);
 8002720:	8abb      	ldrh	r3, [r7, #20]
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	4413      	add	r3, r2
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	493b      	ldr	r1, [pc, #236]	; (8002818 <httpc_send+0x154>)
 800272a:	4618      	mov	r0, r3
 800272c:	f00c fd00 	bl	800f130 <siprintf>
 8002730:	4603      	mov	r3, r0
 8002732:	b29a      	uxth	r2, r3
 8002734:	8abb      	ldrh	r3, [r7, #20]
 8002736:	4413      	add	r3, r2
 8002738:	82bb      	strh	r3, [r7, #20]

				if(strcmp((char *)req->content_type, HTTP_CTYPE_MULTIPART_FORM) == 0)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	4937      	ldr	r1, [pc, #220]	; (800281c <httpc_send+0x158>)
 8002740:	4618      	mov	r0, r3
 8002742:	f7fd fd45 	bl	80001d0 <strcmp>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10e      	bne.n	800276a <httpc_send+0xa6>
				{
					// HTTP content type: multipart/form-data
					len += sprintf((char *)buf+len, "Content-Type: %s; boundary=%s\r\n", req->content_type, formDataBoundary);
 800274c:	8abb      	ldrh	r3, [r7, #20]
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	18d0      	adds	r0, r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	4b32      	ldr	r3, [pc, #200]	; (8002820 <httpc_send+0x15c>)
 8002758:	4932      	ldr	r1, [pc, #200]	; (8002824 <httpc_send+0x160>)
 800275a:	f00c fce9 	bl	800f130 <siprintf>
 800275e:	4603      	mov	r3, r0
 8002760:	b29a      	uxth	r2, r3
 8002762:	8abb      	ldrh	r3, [r7, #20]
 8002764:	4413      	add	r3, r2
 8002766:	82bb      	strh	r3, [r7, #20]
 8002768:	e00d      	b.n	8002786 <httpc_send+0xc2>
				}
				else
				{
					// HTTP content type: others
					len += sprintf((char *)buf+len, "Content-Type: %s\r\n", req->content_type); // HTTP content type: others
 800276a:	8abb      	ldrh	r3, [r7, #20]
 800276c:	68ba      	ldr	r2, [r7, #8]
 800276e:	18d0      	adds	r0, r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	461a      	mov	r2, r3
 8002776:	492c      	ldr	r1, [pc, #176]	; (8002828 <httpc_send+0x164>)
 8002778:	f00c fcda 	bl	800f130 <siprintf>
 800277c:	4603      	mov	r3, r0
 800277e:	b29a      	uxth	r2, r3
 8002780:	8abb      	ldrh	r3, [r7, #20]
 8002782:	4413      	add	r3, r2
 8002784:	82bb      	strh	r3, [r7, #20]
				}
			}
			len += sprintf((char *)buf+len, "\r\n");
 8002786:	8abb      	ldrh	r3, [r7, #20]
 8002788:	68ba      	ldr	r2, [r7, #8]
 800278a:	4413      	add	r3, r2
 800278c:	4927      	ldr	r1, [pc, #156]	; (800282c <httpc_send+0x168>)
 800278e:	4618      	mov	r0, r3
 8002790:	f00c fcce 	bl	800f130 <siprintf>
 8002794:	4603      	mov	r3, r0
 8002796:	b29a      	uxth	r2, r3
 8002798:	8abb      	ldrh	r3, [r7, #20]
 800279a:	4413      	add	r3, r2
 800279c:	82bb      	strh	r3, [r7, #20]

			// Avoiding buffer overflow
			if((len + content_len) > DATA_BUF_SIZE) {
 800279e:	8aba      	ldrh	r2, [r7, #20]
 80027a0:	887b      	ldrh	r3, [r7, #2]
 80027a2:	4413      	add	r3, r2
 80027a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027a8:	dd04      	ble.n	80027b4 <httpc_send+0xf0>
				content_len = DATA_BUF_SIZE - len; // HTTP request header re-generation (do-while)
 80027aa:	8abb      	ldrh	r3, [r7, #20]
 80027ac:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80027b0:	807b      	strh	r3, [r7, #2]
 80027b2:	e001      	b.n	80027b8 <httpc_send+0xf4>
				//http_header_generated = FAILED;
			} else {
				http_header_generated = HTTPC_SUCCESS;
 80027b4:	2301      	movs	r3, #1
 80027b6:	74fb      	strb	r3, [r7, #19]
			}
		} while(http_header_generated != HTTPC_SUCCESS);
 80027b8:	7cfb      	ldrb	r3, [r7, #19]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d190      	bne.n	80026e0 <httpc_send+0x1c>

		/* HTTP request body */
		for(i = 0; i < content_len; i++)
 80027be:	2300      	movs	r3, #0
 80027c0:	82fb      	strh	r3, [r7, #22]
 80027c2:	e00d      	b.n	80027e0 <httpc_send+0x11c>
		{
			buf[len++] = body[i];
 80027c4:	8afb      	ldrh	r3, [r7, #22]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	441a      	add	r2, r3
 80027ca:	8abb      	ldrh	r3, [r7, #20]
 80027cc:	1c59      	adds	r1, r3, #1
 80027ce:	82b9      	strh	r1, [r7, #20]
 80027d0:	4619      	mov	r1, r3
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	440b      	add	r3, r1
 80027d6:	7812      	ldrb	r2, [r2, #0]
 80027d8:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < content_len; i++)
 80027da:	8afb      	ldrh	r3, [r7, #22]
 80027dc:	3301      	adds	r3, #1
 80027de:	82fb      	strh	r3, [r7, #22]
 80027e0:	8afa      	ldrh	r2, [r7, #22]
 80027e2:	887b      	ldrh	r3, [r7, #2]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d3ed      	bcc.n	80027c4 <httpc_send+0x100>
#ifdef _HTTPCLIENT_DEBUG_
		printf(" >> HTTP Request - Method: %s, URI: %s, Content-Length: %d\r\n", req->method, req->uri, content_len);
		for(i = 0; i < len; i++) printf("%c", buf[i]);
		printf("\r\n");
#endif
		send(httpsock, buf, len);
 80027e8:	4b11      	ldr	r3, [pc, #68]	; (8002830 <httpc_send+0x16c>)
 80027ea:	f993 3000 	ldrsb.w	r3, [r3]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	8aba      	ldrh	r2, [r7, #20]
 80027f2:	68b9      	ldr	r1, [r7, #8]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 ff91 	bl	800371c <send>
 80027fa:	e001      	b.n	8002800 <httpc_send+0x13c>
	}
	else
	{
		len = HTTPC_FAILED;
 80027fc:	2300      	movs	r3, #0
 80027fe:	82bb      	strh	r3, [r7, #20]
	}

	return len;
 8002800:	8abb      	ldrh	r3, [r7, #20]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	200038ad 	.word	0x200038ad
 8002810:	080104b8 	.word	0x080104b8
 8002814:	08010414 	.word	0x08010414
 8002818:	08010428 	.word	0x08010428
 800281c:	08010440 	.word	0x08010440
 8002820:	08010454 	.word	0x08010454
 8002824:	0801047c 	.word	0x0801047c
 8002828:	0801049c 	.word	0x0801049c
 800282c:	080104b4 	.word	0x080104b4
 8002830:	200038a8 	.word	0x200038a8

08002834 <get_httpc_any_port>:
}


// return: source port number for tcp client
uint16_t get_httpc_any_port(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	if(httpc_any_port)
 8002838:	4b1b      	ldr	r3, [pc, #108]	; (80028a8 <get_httpc_any_port+0x74>)
 800283a:	881b      	ldrh	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d014      	beq.n	800286a <get_httpc_any_port+0x36>
	{
		if((httpc_any_port >= HTTP_CLIENT_PORT_MIN) && (httpc_any_port < HTTP_CLIENT_PORT_MAX)) {
 8002840:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <get_httpc_any_port+0x74>)
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	f5b3 4f30 	cmp.w	r3, #45056	; 0xb000
 8002848:	d30c      	bcc.n	8002864 <get_httpc_any_port+0x30>
 800284a:	4b17      	ldr	r3, [pc, #92]	; (80028a8 <get_httpc_any_port+0x74>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002852:	4293      	cmp	r3, r2
 8002854:	d006      	beq.n	8002864 <get_httpc_any_port+0x30>
			httpc_any_port++;
 8002856:	4b14      	ldr	r3, [pc, #80]	; (80028a8 <get_httpc_any_port+0x74>)
 8002858:	881b      	ldrh	r3, [r3, #0]
 800285a:	3301      	adds	r3, #1
 800285c:	b29a      	uxth	r2, r3
 800285e:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <get_httpc_any_port+0x74>)
 8002860:	801a      	strh	r2, [r3, #0]
 8002862:	e002      	b.n	800286a <get_httpc_any_port+0x36>
		} else {
			httpc_any_port = 0;
 8002864:	4b10      	ldr	r3, [pc, #64]	; (80028a8 <get_httpc_any_port+0x74>)
 8002866:	2200      	movs	r2, #0
 8002868:	801a      	strh	r2, [r3, #0]
		}
	}

	if(httpc_any_port < HTTP_CLIENT_PORT_MIN)
 800286a:	4b0f      	ldr	r3, [pc, #60]	; (80028a8 <get_httpc_any_port+0x74>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	f5b3 4f30 	cmp.w	r3, #45056	; 0xb000
 8002872:	d214      	bcs.n	800289e <get_httpc_any_port+0x6a>
	{
		// todo: get random seed value
		httpc_any_port = (rand() % 10000) + 46000; // 46000 ~ 55999
 8002874:	f00c fc0e 	bl	800f094 <rand>
 8002878:	4603      	mov	r3, r0
 800287a:	4a0c      	ldr	r2, [pc, #48]	; (80028ac <get_httpc_any_port+0x78>)
 800287c:	fb82 1203 	smull	r1, r2, r2, r3
 8002880:	1311      	asrs	r1, r2, #12
 8002882:	17da      	asrs	r2, r3, #31
 8002884:	1a8a      	subs	r2, r1, r2
 8002886:	f242 7110 	movw	r1, #10000	; 0x2710
 800288a:	fb01 f202 	mul.w	r2, r1, r2
 800288e:	1a9a      	subs	r2, r3, r2
 8002890:	b293      	uxth	r3, r2
 8002892:	f5a3 4398 	sub.w	r3, r3, #19456	; 0x4c00
 8002896:	3b50      	subs	r3, #80	; 0x50
 8002898:	b29a      	uxth	r2, r3
 800289a:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <get_httpc_any_port+0x74>)
 800289c:	801a      	strh	r2, [r3, #0]
	}

	return httpc_any_port;
 800289e:	4b02      	ldr	r3, [pc, #8]	; (80028a8 <get_httpc_any_port+0x74>)
 80028a0:	881b      	ldrh	r3, [r3, #0]
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	200038aa 	.word	0x200038aa
 80028ac:	68db8bad 	.word	0x68db8bad

080028b0 <receivehttpcheck>:

void receivehttpcheck(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
	uint16_t Frame_2_StartAdd,Frame_2_NoOfData;
	uint16_t Frame_3_StartAdd,Frame_3_NoOfData;
	uint16_t Frame_4_StartAdd,Frame_4_NoOfData;
	uint16_t Frame_5_StartAdd,Frame_5_NoOfData;
	//uint8_t filtereddata[200];
	valhttp = getSn_RX_RSR(httpsock);
 80028b6:	4b91      	ldr	r3, [pc, #580]	; (8002afc <receivehttpcheck+0x24c>)
 80028b8:	f993 3000 	ldrsb.w	r3, [r3]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fce1 	bl	8002286 <getSn_RX_RSR>
 80028c4:	4603      	mov	r3, r0
 80028c6:	461a      	mov	r2, r3
 80028c8:	4b8d      	ldr	r3, [pc, #564]	; (8002b00 <receivehttpcheck+0x250>)
 80028ca:	801a      	strh	r2, [r3, #0]
//	filtereddata
	if(valhttp>0){
 80028cc:	4b8c      	ldr	r3, [pc, #560]	; (8002b00 <receivehttpcheck+0x250>)
 80028ce:	881b      	ldrh	r3, [r3, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 8437 	beq.w	8003144 <receivehttpcheck+0x894>
		//httpc_recv(rxBufhttp,valhttp);
		memset(rxBufhttp,0,sizeof(rxBufhttp));
 80028d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028da:	2100      	movs	r1, #0
 80028dc:	4889      	ldr	r0, [pc, #548]	; (8002b04 <receivehttpcheck+0x254>)
 80028de:	f00c faf1 	bl	800eec4 <memset>
		recv(httpsock, rxBufhttp, valhttp);
 80028e2:	4b86      	ldr	r3, [pc, #536]	; (8002afc <receivehttpcheck+0x24c>)
 80028e4:	f993 3000 	ldrsb.w	r3, [r3]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	4a85      	ldr	r2, [pc, #532]	; (8002b00 <receivehttpcheck+0x250>)
 80028ec:	8812      	ldrh	r2, [r2, #0]
 80028ee:	4985      	ldr	r1, [pc, #532]	; (8002b04 <receivehttpcheck+0x254>)
 80028f0:	4618      	mov	r0, r3
 80028f2:	f001 f80d 	bl	8003910 <recv>
		startPosition = strchr(rxBufhttp,'$');
 80028f6:	2124      	movs	r1, #36	; 0x24
 80028f8:	4882      	ldr	r0, [pc, #520]	; (8002b04 <receivehttpcheck+0x254>)
 80028fa:	f00c fc39 	bl	800f170 <strchr>
 80028fe:	4603      	mov	r3, r0
 8002900:	4a81      	ldr	r2, [pc, #516]	; (8002b08 <receivehttpcheck+0x258>)
 8002902:	6013      	str	r3, [r2, #0]
		strcpy(filtereddata,startPosition);
 8002904:	4b80      	ldr	r3, [pc, #512]	; (8002b08 <receivehttpcheck+0x258>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4619      	mov	r1, r3
 800290a:	4880      	ldr	r0, [pc, #512]	; (8002b0c <receivehttpcheck+0x25c>)
 800290c:	f00c fc3d 	bl	800f18a <strcpy>
		pch = strtok (filtereddata,",");
 8002910:	497f      	ldr	r1, [pc, #508]	; (8002b10 <receivehttpcheck+0x260>)
 8002912:	487e      	ldr	r0, [pc, #504]	; (8002b0c <receivehttpcheck+0x25c>)
 8002914:	f00c fc42 	bl	800f19c <strtok>
 8002918:	4603      	mov	r3, r0
 800291a:	4a7e      	ldr	r2, [pc, #504]	; (8002b14 <receivehttpcheck+0x264>)
 800291c:	6013      	str	r3, [r2, #0]
		if(pch!= NULL){
 800291e:	4b7d      	ldr	r3, [pc, #500]	; (8002b14 <receivehttpcheck+0x264>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d01e      	beq.n	8002964 <receivehttpcheck+0xb4>
			strcpy(token_1,pch);
 8002926:	4b7b      	ldr	r3, [pc, #492]	; (8002b14 <receivehttpcheck+0x264>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4619      	mov	r1, r3
 800292c:	487a      	ldr	r0, [pc, #488]	; (8002b18 <receivehttpcheck+0x268>)
 800292e:	f00c fc2c 	bl	800f18a <strcpy>
			if(token_1[0] == '$'){
 8002932:	4b79      	ldr	r3, [pc, #484]	; (8002b18 <receivehttpcheck+0x268>)
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b24      	cmp	r3, #36	; 0x24
 8002938:	d114      	bne.n	8002964 <receivehttpcheck+0xb4>
				Meter_Id_Rx = token_1[2]-48 +((token_1[1]-48)*10);
 800293a:	4b77      	ldr	r3, [pc, #476]	; (8002b18 <receivehttpcheck+0x268>)
 800293c:	789a      	ldrb	r2, [r3, #2]
 800293e:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <receivehttpcheck+0x268>)
 8002940:	785b      	ldrb	r3, [r3, #1]
 8002942:	4619      	mov	r1, r3
 8002944:	0089      	lsls	r1, r1, #2
 8002946:	440b      	add	r3, r1
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	b2db      	uxtb	r3, r3
 800294c:	4413      	add	r3, r2
 800294e:	b2db      	uxtb	r3, r3
 8002950:	3b10      	subs	r3, #16
 8002952:	b2da      	uxtb	r2, r3
 8002954:	4b71      	ldr	r3, [pc, #452]	; (8002b1c <receivehttpcheck+0x26c>)
 8002956:	701a      	strb	r2, [r3, #0]
				UpdateNewEntry =0;
 8002958:	4b71      	ldr	r3, [pc, #452]	; (8002b20 <receivehttpcheck+0x270>)
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
				LockUpdate=0;
 800295e:	4b71      	ldr	r3, [pc, #452]	; (8002b24 <receivehttpcheck+0x274>)
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]
			}
			else{
				//exit;
			}
		}
		pch = strtok (0,",");
 8002964:	496a      	ldr	r1, [pc, #424]	; (8002b10 <receivehttpcheck+0x260>)
 8002966:	2000      	movs	r0, #0
 8002968:	f00c fc18 	bl	800f19c <strtok>
 800296c:	4603      	mov	r3, r0
 800296e:	4a69      	ldr	r2, [pc, #420]	; (8002b14 <receivehttpcheck+0x264>)
 8002970:	6013      	str	r3, [r2, #0]
		while(pch!= NULL){
 8002972:	e3d2      	b.n	800311a <receivehttpcheck+0x86a>
			strcpy(token_1,pch);
 8002974:	4b67      	ldr	r3, [pc, #412]	; (8002b14 <receivehttpcheck+0x264>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4619      	mov	r1, r3
 800297a:	4867      	ldr	r0, [pc, #412]	; (8002b18 <receivehttpcheck+0x268>)
 800297c:	f00c fc05 	bl	800f18a <strcpy>
			if((token_1[0] == 'F')&&(token_1[1] == '1')){
 8002980:	4b65      	ldr	r3, [pc, #404]	; (8002b18 <receivehttpcheck+0x268>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b46      	cmp	r3, #70	; 0x46
 8002986:	f040 80d1 	bne.w	8002b2c <receivehttpcheck+0x27c>
 800298a:	4b63      	ldr	r3, [pc, #396]	; (8002b18 <receivehttpcheck+0x268>)
 800298c:	785b      	ldrb	r3, [r3, #1]
 800298e:	2b31      	cmp	r3, #49	; 0x31
 8002990:	f040 80cc 	bne.w	8002b2c <receivehttpcheck+0x27c>
/*Caluclation consume runtime*/Frame_1_StartAdd = token_1[7]-48 +((token_1[6]-48)*10)+((token_1[5]-48)*100)+((token_1[4]-48)*1000)+((token_1[3]-48)*10000);
 8002994:	4b60      	ldr	r3, [pc, #384]	; (8002b18 <receivehttpcheck+0x268>)
 8002996:	79db      	ldrb	r3, [r3, #7]
 8002998:	b29a      	uxth	r2, r3
 800299a:	4b5f      	ldr	r3, [pc, #380]	; (8002b18 <receivehttpcheck+0x268>)
 800299c:	799b      	ldrb	r3, [r3, #6]
 800299e:	3b30      	subs	r3, #48	; 0x30
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	4619      	mov	r1, r3
 80029a4:	0089      	lsls	r1, r1, #2
 80029a6:	440b      	add	r3, r1
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	4413      	add	r3, r2
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	4b59      	ldr	r3, [pc, #356]	; (8002b18 <receivehttpcheck+0x268>)
 80029b2:	795b      	ldrb	r3, [r3, #5]
 80029b4:	3b30      	subs	r3, #48	; 0x30
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	4619      	mov	r1, r3
 80029ba:	0089      	lsls	r1, r1, #2
 80029bc:	440b      	add	r3, r1
 80029be:	4619      	mov	r1, r3
 80029c0:	0088      	lsls	r0, r1, #2
 80029c2:	4619      	mov	r1, r3
 80029c4:	4603      	mov	r3, r0
 80029c6:	440b      	add	r3, r1
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	4413      	add	r3, r2
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	4b51      	ldr	r3, [pc, #324]	; (8002b18 <receivehttpcheck+0x268>)
 80029d2:	791b      	ldrb	r3, [r3, #4]
 80029d4:	3b30      	subs	r3, #48	; 0x30
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	4619      	mov	r1, r3
 80029da:	0149      	lsls	r1, r1, #5
 80029dc:	1ac9      	subs	r1, r1, r3
 80029de:	0089      	lsls	r1, r1, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	4413      	add	r3, r2
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	4b4b      	ldr	r3, [pc, #300]	; (8002b18 <receivehttpcheck+0x268>)
 80029ec:	78db      	ldrb	r3, [r3, #3]
 80029ee:	3b30      	subs	r3, #48	; 0x30
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	4619      	mov	r1, r3
 80029f4:	0149      	lsls	r1, r1, #5
 80029f6:	1ac9      	subs	r1, r1, r3
 80029f8:	0089      	lsls	r1, r1, #2
 80029fa:	440b      	add	r3, r1
 80029fc:	4619      	mov	r1, r3
 80029fe:	0088      	lsls	r0, r1, #2
 8002a00:	4619      	mov	r1, r3
 8002a02:	4603      	mov	r3, r0
 8002a04:	440b      	add	r3, r1
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	4413      	add	r3, r2
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	3b30      	subs	r3, #48	; 0x30
 8002a10:	82fb      	strh	r3, [r7, #22]
				Frame_1_NoOfData = token_1[13]-48 +((token_1[12]-48)*10)+((token_1[11]-48)*100)+((token_1[10]-48)*1000)+((token_1[9]-48)*10000);
 8002a12:	4b41      	ldr	r3, [pc, #260]	; (8002b18 <receivehttpcheck+0x268>)
 8002a14:	7b5b      	ldrb	r3, [r3, #13]
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	4b3f      	ldr	r3, [pc, #252]	; (8002b18 <receivehttpcheck+0x268>)
 8002a1a:	7b1b      	ldrb	r3, [r3, #12]
 8002a1c:	3b30      	subs	r3, #48	; 0x30
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	4619      	mov	r1, r3
 8002a22:	0089      	lsls	r1, r1, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	4b3a      	ldr	r3, [pc, #232]	; (8002b18 <receivehttpcheck+0x268>)
 8002a30:	7adb      	ldrb	r3, [r3, #11]
 8002a32:	3b30      	subs	r3, #48	; 0x30
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	4619      	mov	r1, r3
 8002a38:	0089      	lsls	r1, r1, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	0088      	lsls	r0, r1, #2
 8002a40:	4619      	mov	r1, r3
 8002a42:	4603      	mov	r3, r0
 8002a44:	440b      	add	r3, r1
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	4b32      	ldr	r3, [pc, #200]	; (8002b18 <receivehttpcheck+0x268>)
 8002a50:	7a9b      	ldrb	r3, [r3, #10]
 8002a52:	3b30      	subs	r3, #48	; 0x30
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	4619      	mov	r1, r3
 8002a58:	0149      	lsls	r1, r1, #5
 8002a5a:	1ac9      	subs	r1, r1, r3
 8002a5c:	0089      	lsls	r1, r1, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	4413      	add	r3, r2
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	4b2b      	ldr	r3, [pc, #172]	; (8002b18 <receivehttpcheck+0x268>)
 8002a6a:	7a5b      	ldrb	r3, [r3, #9]
 8002a6c:	3b30      	subs	r3, #48	; 0x30
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	4619      	mov	r1, r3
 8002a72:	0149      	lsls	r1, r1, #5
 8002a74:	1ac9      	subs	r1, r1, r3
 8002a76:	0089      	lsls	r1, r1, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	0088      	lsls	r0, r1, #2
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4603      	mov	r3, r0
 8002a82:	440b      	add	r3, r1
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	4413      	add	r3, r2
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	3b30      	subs	r3, #48	; 0x30
 8002a8e:	82bb      	strh	r3, [r7, #20]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[0].FrameStartAddress = Frame_1_StartAdd;
 8002a90:	4b22      	ldr	r3, [pc, #136]	; (8002b1c <receivehttpcheck+0x26c>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	3b01      	subs	r3, #1
 8002a96:	4a24      	ldr	r2, [pc, #144]	; (8002b28 <receivehttpcheck+0x278>)
 8002a98:	2116      	movs	r1, #22
 8002a9a:	fb01 f303 	mul.w	r3, r1, r3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	3302      	adds	r3, #2
 8002aa2:	8afa      	ldrh	r2, [r7, #22]
 8002aa4:	801a      	strh	r2, [r3, #0]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[0].FrameNoOfData = Frame_1_NoOfData;
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <receivehttpcheck+0x26c>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	4a1e      	ldr	r2, [pc, #120]	; (8002b28 <receivehttpcheck+0x278>)
 8002aae:	2116      	movs	r1, #22
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	8aba      	ldrh	r2, [r7, #20]
 8002aba:	801a      	strh	r2, [r3, #0]
				UpdateNewEntry=UpdateNewEntry+1;
 8002abc:	4b18      	ldr	r3, [pc, #96]	; (8002b20 <receivehttpcheck+0x270>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <receivehttpcheck+0x270>)
 8002ac6:	701a      	strb	r2, [r3, #0]
				if(UpdateNewEntry > 1){LockUpdate=1;}
 8002ac8:	4b15      	ldr	r3, [pc, #84]	; (8002b20 <receivehttpcheck+0x270>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d902      	bls.n	8002ad6 <receivehttpcheck+0x226>
 8002ad0:	4b14      	ldr	r3, [pc, #80]	; (8002b24 <receivehttpcheck+0x274>)
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	701a      	strb	r2, [r3, #0]
				(LockUpdate == 0)? (MeterInfo[Meter_Id_Rx-1].NoOfFrame = 1):(LockUpdate=1);
 8002ad6:	4b13      	ldr	r3, [pc, #76]	; (8002b24 <receivehttpcheck+0x274>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10a      	bne.n	8002af4 <receivehttpcheck+0x244>
 8002ade:	4b0f      	ldr	r3, [pc, #60]	; (8002b1c <receivehttpcheck+0x26c>)
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	4a10      	ldr	r2, [pc, #64]	; (8002b28 <receivehttpcheck+0x278>)
 8002ae6:	2116      	movs	r1, #22
 8002ae8:	fb01 f303 	mul.w	r3, r1, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	2201      	movs	r2, #1
 8002af0:	701a      	strb	r2, [r3, #0]
 8002af2:	e30b      	b.n	800310c <receivehttpcheck+0x85c>
 8002af4:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <receivehttpcheck+0x274>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e307      	b.n	800310c <receivehttpcheck+0x85c>
 8002afc:	200038a8 	.word	0x200038a8
 8002b00:	200038ae 	.word	0x200038ae
 8002b04:	200038b0 	.word	0x200038b0
 8002b08:	200040b0 	.word	0x200040b0
 8002b0c:	200040b4 	.word	0x200040b4
 8002b10:	080104c0 	.word	0x080104c0
 8002b14:	2000417c 	.word	0x2000417c
 8002b18:	20004184 	.word	0x20004184
 8002b1c:	20004180 	.word	0x20004180
 8002b20:	20004199 	.word	0x20004199
 8002b24:	2000419a 	.word	0x2000419a
 8002b28:	20003740 	.word	0x20003740
			}
			else if((token_1[0] == 'F')&&(token_1[1] == '2')){
 8002b2c:	4b5b      	ldr	r3, [pc, #364]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b46      	cmp	r3, #70	; 0x46
 8002b32:	f040 80bd 	bne.w	8002cb0 <receivehttpcheck+0x400>
 8002b36:	4b59      	ldr	r3, [pc, #356]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b38:	785b      	ldrb	r3, [r3, #1]
 8002b3a:	2b32      	cmp	r3, #50	; 0x32
 8002b3c:	f040 80b8 	bne.w	8002cb0 <receivehttpcheck+0x400>
				Frame_2_StartAdd = token_1[7]-48 +((token_1[6]-48)*10)+((token_1[5]-48)*100)+((token_1[4]-48)*1000)+((token_1[3]-48)*10000);
 8002b40:	4b56      	ldr	r3, [pc, #344]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b42:	79db      	ldrb	r3, [r3, #7]
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	4b55      	ldr	r3, [pc, #340]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b48:	799b      	ldrb	r3, [r3, #6]
 8002b4a:	3b30      	subs	r3, #48	; 0x30
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	4619      	mov	r1, r3
 8002b50:	0089      	lsls	r1, r1, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	4413      	add	r3, r2
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	4b4f      	ldr	r3, [pc, #316]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b5e:	795b      	ldrb	r3, [r3, #5]
 8002b60:	3b30      	subs	r3, #48	; 0x30
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	4619      	mov	r1, r3
 8002b66:	0089      	lsls	r1, r1, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	0088      	lsls	r0, r1, #2
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4603      	mov	r3, r0
 8002b72:	440b      	add	r3, r1
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	4413      	add	r3, r2
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	4b47      	ldr	r3, [pc, #284]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b7e:	791b      	ldrb	r3, [r3, #4]
 8002b80:	3b30      	subs	r3, #48	; 0x30
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	4619      	mov	r1, r3
 8002b86:	0149      	lsls	r1, r1, #5
 8002b88:	1ac9      	subs	r1, r1, r3
 8002b8a:	0089      	lsls	r1, r1, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	4413      	add	r3, r2
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	4b41      	ldr	r3, [pc, #260]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002b98:	78db      	ldrb	r3, [r3, #3]
 8002b9a:	3b30      	subs	r3, #48	; 0x30
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	0149      	lsls	r1, r1, #5
 8002ba2:	1ac9      	subs	r1, r1, r3
 8002ba4:	0089      	lsls	r1, r1, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	4619      	mov	r1, r3
 8002baa:	0088      	lsls	r0, r1, #2
 8002bac:	4619      	mov	r1, r3
 8002bae:	4603      	mov	r3, r0
 8002bb0:	440b      	add	r3, r1
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	4413      	add	r3, r2
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b30      	subs	r3, #48	; 0x30
 8002bbc:	827b      	strh	r3, [r7, #18]
				Frame_2_NoOfData = token_1[13]-48 +((token_1[12]-48)*10)+((token_1[11]-48)*100)+((token_1[10]-48)*1000)+((token_1[9]-48)*10000);
 8002bbe:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002bc0:	7b5b      	ldrb	r3, [r3, #13]
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	4b35      	ldr	r3, [pc, #212]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002bc6:	7b1b      	ldrb	r3, [r3, #12]
 8002bc8:	3b30      	subs	r3, #48	; 0x30
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	4619      	mov	r1, r3
 8002bce:	0089      	lsls	r1, r1, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	4413      	add	r3, r2
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	4b30      	ldr	r3, [pc, #192]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002bdc:	7adb      	ldrb	r3, [r3, #11]
 8002bde:	3b30      	subs	r3, #48	; 0x30
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	4619      	mov	r1, r3
 8002be4:	0089      	lsls	r1, r1, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	4619      	mov	r1, r3
 8002bea:	0088      	lsls	r0, r1, #2
 8002bec:	4619      	mov	r1, r3
 8002bee:	4603      	mov	r3, r0
 8002bf0:	440b      	add	r3, r1
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	4413      	add	r3, r2
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	4b28      	ldr	r3, [pc, #160]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002bfc:	7a9b      	ldrb	r3, [r3, #10]
 8002bfe:	3b30      	subs	r3, #48	; 0x30
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	4619      	mov	r1, r3
 8002c04:	0149      	lsls	r1, r1, #5
 8002c06:	1ac9      	subs	r1, r1, r3
 8002c08:	0089      	lsls	r1, r1, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	4413      	add	r3, r2
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	4b21      	ldr	r3, [pc, #132]	; (8002c9c <receivehttpcheck+0x3ec>)
 8002c16:	7a5b      	ldrb	r3, [r3, #9]
 8002c18:	3b30      	subs	r3, #48	; 0x30
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	0149      	lsls	r1, r1, #5
 8002c20:	1ac9      	subs	r1, r1, r3
 8002c22:	0089      	lsls	r1, r1, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	4619      	mov	r1, r3
 8002c28:	0088      	lsls	r0, r1, #2
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	440b      	add	r3, r1
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	4413      	add	r3, r2
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b30      	subs	r3, #48	; 0x30
 8002c3a:	823b      	strh	r3, [r7, #16]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[1].FrameStartAddress = Frame_2_StartAdd;
 8002c3c:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <receivehttpcheck+0x3f0>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	4a18      	ldr	r2, [pc, #96]	; (8002ca4 <receivehttpcheck+0x3f4>)
 8002c44:	2116      	movs	r1, #22
 8002c46:	fb01 f303 	mul.w	r3, r1, r3
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3306      	adds	r3, #6
 8002c4e:	8a7a      	ldrh	r2, [r7, #18]
 8002c50:	801a      	strh	r2, [r3, #0]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[1].FrameNoOfData = Frame_2_NoOfData;
 8002c52:	4b13      	ldr	r3, [pc, #76]	; (8002ca0 <receivehttpcheck+0x3f0>)
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	4a12      	ldr	r2, [pc, #72]	; (8002ca4 <receivehttpcheck+0x3f4>)
 8002c5a:	2116      	movs	r1, #22
 8002c5c:	fb01 f303 	mul.w	r3, r1, r3
 8002c60:	4413      	add	r3, r2
 8002c62:	3308      	adds	r3, #8
 8002c64:	8a3a      	ldrh	r2, [r7, #16]
 8002c66:	801a      	strh	r2, [r3, #0]
				UpdateNewEntry=UpdateNewEntry+1;
 8002c68:	4b0f      	ldr	r3, [pc, #60]	; (8002ca8 <receivehttpcheck+0x3f8>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	4b0d      	ldr	r3, [pc, #52]	; (8002ca8 <receivehttpcheck+0x3f8>)
 8002c72:	701a      	strb	r2, [r3, #0]
				(LockUpdate == 0)? (MeterInfo[Meter_Id_Rx-1].NoOfFrame = 2):(LockUpdate=1);
 8002c74:	4b0d      	ldr	r3, [pc, #52]	; (8002cac <receivehttpcheck+0x3fc>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10a      	bne.n	8002c92 <receivehttpcheck+0x3e2>
 8002c7c:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <receivehttpcheck+0x3f0>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	4a08      	ldr	r2, [pc, #32]	; (8002ca4 <receivehttpcheck+0x3f4>)
 8002c84:	2116      	movs	r1, #22
 8002c86:	fb01 f303 	mul.w	r3, r1, r3
 8002c8a:	4413      	add	r3, r2
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	701a      	strb	r2, [r3, #0]
 8002c90:	e23c      	b.n	800310c <receivehttpcheck+0x85c>
 8002c92:	4b06      	ldr	r3, [pc, #24]	; (8002cac <receivehttpcheck+0x3fc>)
 8002c94:	2201      	movs	r2, #1
 8002c96:	701a      	strb	r2, [r3, #0]
 8002c98:	e238      	b.n	800310c <receivehttpcheck+0x85c>
 8002c9a:	bf00      	nop
 8002c9c:	20004184 	.word	0x20004184
 8002ca0:	20004180 	.word	0x20004180
 8002ca4:	20003740 	.word	0x20003740
 8002ca8:	20004199 	.word	0x20004199
 8002cac:	2000419a 	.word	0x2000419a

			}
			else if((token_1[0] == 'F')&&(token_1[1] == '3')){
 8002cb0:	4bb1      	ldr	r3, [pc, #708]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b46      	cmp	r3, #70	; 0x46
 8002cb6:	f040 80b2 	bne.w	8002e1e <receivehttpcheck+0x56e>
 8002cba:	4baf      	ldr	r3, [pc, #700]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002cbc:	785b      	ldrb	r3, [r3, #1]
 8002cbe:	2b33      	cmp	r3, #51	; 0x33
 8002cc0:	f040 80ad 	bne.w	8002e1e <receivehttpcheck+0x56e>
				Frame_3_StartAdd = token_1[7]-48 +((token_1[6]-48)*10)+((token_1[5]-48)*100)+((token_1[4]-48)*1000)+((token_1[3]-48)*10000);
 8002cc4:	4bac      	ldr	r3, [pc, #688]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002cc6:	79db      	ldrb	r3, [r3, #7]
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	4bab      	ldr	r3, [pc, #684]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002ccc:	799b      	ldrb	r3, [r3, #6]
 8002cce:	3b30      	subs	r3, #48	; 0x30
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	0089      	lsls	r1, r1, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	4413      	add	r3, r2
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	4ba5      	ldr	r3, [pc, #660]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002ce2:	795b      	ldrb	r3, [r3, #5]
 8002ce4:	3b30      	subs	r3, #48	; 0x30
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	4619      	mov	r1, r3
 8002cea:	0089      	lsls	r1, r1, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	4619      	mov	r1, r3
 8002cf0:	0088      	lsls	r0, r1, #2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	440b      	add	r3, r1
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	4b9d      	ldr	r3, [pc, #628]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d02:	791b      	ldrb	r3, [r3, #4]
 8002d04:	3b30      	subs	r3, #48	; 0x30
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	4619      	mov	r1, r3
 8002d0a:	0149      	lsls	r1, r1, #5
 8002d0c:	1ac9      	subs	r1, r1, r3
 8002d0e:	0089      	lsls	r1, r1, #2
 8002d10:	440b      	add	r3, r1
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	4413      	add	r3, r2
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	4b97      	ldr	r3, [pc, #604]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d1c:	78db      	ldrb	r3, [r3, #3]
 8002d1e:	3b30      	subs	r3, #48	; 0x30
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	4619      	mov	r1, r3
 8002d24:	0149      	lsls	r1, r1, #5
 8002d26:	1ac9      	subs	r1, r1, r3
 8002d28:	0089      	lsls	r1, r1, #2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	0088      	lsls	r0, r1, #2
 8002d30:	4619      	mov	r1, r3
 8002d32:	4603      	mov	r3, r0
 8002d34:	440b      	add	r3, r1
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	3b30      	subs	r3, #48	; 0x30
 8002d40:	81fb      	strh	r3, [r7, #14]
				Frame_3_NoOfData = token_1[13]-48 +((token_1[12]-48)*10)+((token_1[11]-48)*100)+((token_1[10]-48)*1000)+((token_1[9]-48)*10000);
 8002d42:	4b8d      	ldr	r3, [pc, #564]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d44:	7b5b      	ldrb	r3, [r3, #13]
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	4b8b      	ldr	r3, [pc, #556]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d4a:	7b1b      	ldrb	r3, [r3, #12]
 8002d4c:	3b30      	subs	r3, #48	; 0x30
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	4619      	mov	r1, r3
 8002d52:	0089      	lsls	r1, r1, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	4413      	add	r3, r2
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	4b86      	ldr	r3, [pc, #536]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d60:	7adb      	ldrb	r3, [r3, #11]
 8002d62:	3b30      	subs	r3, #48	; 0x30
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	4619      	mov	r1, r3
 8002d68:	0089      	lsls	r1, r1, #2
 8002d6a:	440b      	add	r3, r1
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	0088      	lsls	r0, r1, #2
 8002d70:	4619      	mov	r1, r3
 8002d72:	4603      	mov	r3, r0
 8002d74:	440b      	add	r3, r1
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	4b7e      	ldr	r3, [pc, #504]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d80:	7a9b      	ldrb	r3, [r3, #10]
 8002d82:	3b30      	subs	r3, #48	; 0x30
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	4619      	mov	r1, r3
 8002d88:	0149      	lsls	r1, r1, #5
 8002d8a:	1ac9      	subs	r1, r1, r3
 8002d8c:	0089      	lsls	r1, r1, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	4413      	add	r3, r2
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	4b77      	ldr	r3, [pc, #476]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002d9a:	7a5b      	ldrb	r3, [r3, #9]
 8002d9c:	3b30      	subs	r3, #48	; 0x30
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	4619      	mov	r1, r3
 8002da2:	0149      	lsls	r1, r1, #5
 8002da4:	1ac9      	subs	r1, r1, r3
 8002da6:	0089      	lsls	r1, r1, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	4619      	mov	r1, r3
 8002dac:	0088      	lsls	r0, r1, #2
 8002dae:	4619      	mov	r1, r3
 8002db0:	4603      	mov	r3, r0
 8002db2:	440b      	add	r3, r1
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	4413      	add	r3, r2
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	3b30      	subs	r3, #48	; 0x30
 8002dbe:	81bb      	strh	r3, [r7, #12]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[2].FrameStartAddress = Frame_3_StartAdd;
 8002dc0:	4b6e      	ldr	r3, [pc, #440]	; (8002f7c <receivehttpcheck+0x6cc>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	4a6e      	ldr	r2, [pc, #440]	; (8002f80 <receivehttpcheck+0x6d0>)
 8002dc8:	2116      	movs	r1, #22
 8002dca:	fb01 f303 	mul.w	r3, r1, r3
 8002dce:	4413      	add	r3, r2
 8002dd0:	330a      	adds	r3, #10
 8002dd2:	89fa      	ldrh	r2, [r7, #14]
 8002dd4:	801a      	strh	r2, [r3, #0]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[2].FrameNoOfData = Frame_3_NoOfData;
 8002dd6:	4b69      	ldr	r3, [pc, #420]	; (8002f7c <receivehttpcheck+0x6cc>)
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	4a68      	ldr	r2, [pc, #416]	; (8002f80 <receivehttpcheck+0x6d0>)
 8002dde:	2116      	movs	r1, #22
 8002de0:	fb01 f303 	mul.w	r3, r1, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	330c      	adds	r3, #12
 8002de8:	89ba      	ldrh	r2, [r7, #12]
 8002dea:	801a      	strh	r2, [r3, #0]
				UpdateNewEntry=UpdateNewEntry+1;
 8002dec:	4b65      	ldr	r3, [pc, #404]	; (8002f84 <receivehttpcheck+0x6d4>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	4b63      	ldr	r3, [pc, #396]	; (8002f84 <receivehttpcheck+0x6d4>)
 8002df6:	701a      	strb	r2, [r3, #0]
				(LockUpdate == 0)? (MeterInfo[Meter_Id_Rx-1].NoOfFrame = 3):(LockUpdate=1);
 8002df8:	4b63      	ldr	r3, [pc, #396]	; (8002f88 <receivehttpcheck+0x6d8>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10a      	bne.n	8002e16 <receivehttpcheck+0x566>
 8002e00:	4b5e      	ldr	r3, [pc, #376]	; (8002f7c <receivehttpcheck+0x6cc>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	3b01      	subs	r3, #1
 8002e06:	4a5e      	ldr	r2, [pc, #376]	; (8002f80 <receivehttpcheck+0x6d0>)
 8002e08:	2116      	movs	r1, #22
 8002e0a:	fb01 f303 	mul.w	r3, r1, r3
 8002e0e:	4413      	add	r3, r2
 8002e10:	2203      	movs	r2, #3
 8002e12:	701a      	strb	r2, [r3, #0]
 8002e14:	e17a      	b.n	800310c <receivehttpcheck+0x85c>
 8002e16:	4b5c      	ldr	r3, [pc, #368]	; (8002f88 <receivehttpcheck+0x6d8>)
 8002e18:	2201      	movs	r2, #1
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	e176      	b.n	800310c <receivehttpcheck+0x85c>
			}
			else if((token_1[0] == 'F')&&(token_1[1] == '4')){
 8002e1e:	4b56      	ldr	r3, [pc, #344]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b46      	cmp	r3, #70	; 0x46
 8002e24:	f040 80bc 	bne.w	8002fa0 <receivehttpcheck+0x6f0>
 8002e28:	4b53      	ldr	r3, [pc, #332]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e2a:	785b      	ldrb	r3, [r3, #1]
 8002e2c:	2b34      	cmp	r3, #52	; 0x34
 8002e2e:	f040 80b7 	bne.w	8002fa0 <receivehttpcheck+0x6f0>
				Frame_4_StartAdd = token_1[7]-48 +((token_1[6]-48)*10)+((token_1[5]-48)*100)+((token_1[4]-48)*1000)+((token_1[3]-48)*10000);
 8002e32:	4b51      	ldr	r3, [pc, #324]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e34:	79db      	ldrb	r3, [r3, #7]
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	4b4f      	ldr	r3, [pc, #316]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e3a:	799b      	ldrb	r3, [r3, #6]
 8002e3c:	3b30      	subs	r3, #48	; 0x30
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4619      	mov	r1, r3
 8002e42:	0089      	lsls	r1, r1, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	4b4a      	ldr	r3, [pc, #296]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e50:	795b      	ldrb	r3, [r3, #5]
 8002e52:	3b30      	subs	r3, #48	; 0x30
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	4619      	mov	r1, r3
 8002e58:	0089      	lsls	r1, r1, #2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	0088      	lsls	r0, r1, #2
 8002e60:	4619      	mov	r1, r3
 8002e62:	4603      	mov	r3, r0
 8002e64:	440b      	add	r3, r1
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	4b42      	ldr	r3, [pc, #264]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e70:	791b      	ldrb	r3, [r3, #4]
 8002e72:	3b30      	subs	r3, #48	; 0x30
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	4619      	mov	r1, r3
 8002e78:	0149      	lsls	r1, r1, #5
 8002e7a:	1ac9      	subs	r1, r1, r3
 8002e7c:	0089      	lsls	r1, r1, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4413      	add	r3, r2
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	4b3b      	ldr	r3, [pc, #236]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002e8a:	78db      	ldrb	r3, [r3, #3]
 8002e8c:	3b30      	subs	r3, #48	; 0x30
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	4619      	mov	r1, r3
 8002e92:	0149      	lsls	r1, r1, #5
 8002e94:	1ac9      	subs	r1, r1, r3
 8002e96:	0089      	lsls	r1, r1, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	0088      	lsls	r0, r1, #2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	440b      	add	r3, r1
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	4413      	add	r3, r2
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b30      	subs	r3, #48	; 0x30
 8002eae:	817b      	strh	r3, [r7, #10]
				Frame_4_NoOfData = token_1[13]-48 +((token_1[12]-48)*10)+((token_1[11]-48)*100)+((token_1[10]-48)*1000)+((token_1[9]-48)*10000);
 8002eb0:	4b31      	ldr	r3, [pc, #196]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002eb2:	7b5b      	ldrb	r3, [r3, #13]
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	4b30      	ldr	r3, [pc, #192]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002eb8:	7b1b      	ldrb	r3, [r3, #12]
 8002eba:	3b30      	subs	r3, #48	; 0x30
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	0089      	lsls	r1, r1, #2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	4413      	add	r3, r2
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	4b2a      	ldr	r3, [pc, #168]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002ece:	7adb      	ldrb	r3, [r3, #11]
 8002ed0:	3b30      	subs	r3, #48	; 0x30
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	0089      	lsls	r1, r1, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	4619      	mov	r1, r3
 8002edc:	0088      	lsls	r0, r1, #2
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	440b      	add	r3, r1
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	4413      	add	r3, r2
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	4b22      	ldr	r3, [pc, #136]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002eee:	7a9b      	ldrb	r3, [r3, #10]
 8002ef0:	3b30      	subs	r3, #48	; 0x30
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	0149      	lsls	r1, r1, #5
 8002ef8:	1ac9      	subs	r1, r1, r3
 8002efa:	0089      	lsls	r1, r1, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	4413      	add	r3, r2
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	4b1c      	ldr	r3, [pc, #112]	; (8002f78 <receivehttpcheck+0x6c8>)
 8002f08:	7a5b      	ldrb	r3, [r3, #9]
 8002f0a:	3b30      	subs	r3, #48	; 0x30
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	4619      	mov	r1, r3
 8002f10:	0149      	lsls	r1, r1, #5
 8002f12:	1ac9      	subs	r1, r1, r3
 8002f14:	0089      	lsls	r1, r1, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	4619      	mov	r1, r3
 8002f1a:	0088      	lsls	r0, r1, #2
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4603      	mov	r3, r0
 8002f20:	440b      	add	r3, r1
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	4413      	add	r3, r2
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	3b30      	subs	r3, #48	; 0x30
 8002f2c:	813b      	strh	r3, [r7, #8]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[3].FrameStartAddress = Frame_4_StartAdd;
 8002f2e:	4b13      	ldr	r3, [pc, #76]	; (8002f7c <receivehttpcheck+0x6cc>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <receivehttpcheck+0x6d0>)
 8002f36:	2116      	movs	r1, #22
 8002f38:	fb01 f303 	mul.w	r3, r1, r3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	330e      	adds	r3, #14
 8002f40:	897a      	ldrh	r2, [r7, #10]
 8002f42:	801a      	strh	r2, [r3, #0]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[3].FrameNoOfData = Frame_4_NoOfData;
 8002f44:	4b0d      	ldr	r3, [pc, #52]	; (8002f7c <receivehttpcheck+0x6cc>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	4a0d      	ldr	r2, [pc, #52]	; (8002f80 <receivehttpcheck+0x6d0>)
 8002f4c:	2116      	movs	r1, #22
 8002f4e:	fb01 f303 	mul.w	r3, r1, r3
 8002f52:	4413      	add	r3, r2
 8002f54:	3310      	adds	r3, #16
 8002f56:	893a      	ldrh	r2, [r7, #8]
 8002f58:	801a      	strh	r2, [r3, #0]
				(LockUpdate == 0)? (MeterInfo[Meter_Id_Rx-1].NoOfFrame = 4):(LockUpdate=1);
 8002f5a:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <receivehttpcheck+0x6d8>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d114      	bne.n	8002f8c <receivehttpcheck+0x6dc>
 8002f62:	4b06      	ldr	r3, [pc, #24]	; (8002f7c <receivehttpcheck+0x6cc>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	4a05      	ldr	r2, [pc, #20]	; (8002f80 <receivehttpcheck+0x6d0>)
 8002f6a:	2116      	movs	r1, #22
 8002f6c:	fb01 f303 	mul.w	r3, r1, r3
 8002f70:	4413      	add	r3, r2
 8002f72:	2204      	movs	r2, #4
 8002f74:	701a      	strb	r2, [r3, #0]
 8002f76:	e00c      	b.n	8002f92 <receivehttpcheck+0x6e2>
 8002f78:	20004184 	.word	0x20004184
 8002f7c:	20004180 	.word	0x20004180
 8002f80:	20003740 	.word	0x20003740
 8002f84:	20004199 	.word	0x20004199
 8002f88:	2000419a 	.word	0x2000419a
 8002f8c:	4b6f      	ldr	r3, [pc, #444]	; (800314c <receivehttpcheck+0x89c>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	701a      	strb	r2, [r3, #0]
				UpdateNewEntry=UpdateNewEntry+1;
 8002f92:	4b6f      	ldr	r3, [pc, #444]	; (8003150 <receivehttpcheck+0x8a0>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	3301      	adds	r3, #1
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	4b6d      	ldr	r3, [pc, #436]	; (8003150 <receivehttpcheck+0x8a0>)
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e0b5      	b.n	800310c <receivehttpcheck+0x85c>
			}
			else if((token_1[0] == 'F')&&(token_1[1] == '5')){
 8002fa0:	4b6c      	ldr	r3, [pc, #432]	; (8003154 <receivehttpcheck+0x8a4>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	2b46      	cmp	r3, #70	; 0x46
 8002fa6:	f040 80b1 	bne.w	800310c <receivehttpcheck+0x85c>
 8002faa:	4b6a      	ldr	r3, [pc, #424]	; (8003154 <receivehttpcheck+0x8a4>)
 8002fac:	785b      	ldrb	r3, [r3, #1]
 8002fae:	2b35      	cmp	r3, #53	; 0x35
 8002fb0:	f040 80ac 	bne.w	800310c <receivehttpcheck+0x85c>
				Frame_5_StartAdd = token_1[7]-48 +((token_1[6]-48)*10)+((token_1[5]-48)*100)+((token_1[4]-48)*1000)+((token_1[3]-48)*10000);
 8002fb4:	4b67      	ldr	r3, [pc, #412]	; (8003154 <receivehttpcheck+0x8a4>)
 8002fb6:	79db      	ldrb	r3, [r3, #7]
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	4b66      	ldr	r3, [pc, #408]	; (8003154 <receivehttpcheck+0x8a4>)
 8002fbc:	799b      	ldrb	r3, [r3, #6]
 8002fbe:	3b30      	subs	r3, #48	; 0x30
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	0089      	lsls	r1, r1, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	4b60      	ldr	r3, [pc, #384]	; (8003154 <receivehttpcheck+0x8a4>)
 8002fd2:	795b      	ldrb	r3, [r3, #5]
 8002fd4:	3b30      	subs	r3, #48	; 0x30
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	4619      	mov	r1, r3
 8002fda:	0089      	lsls	r1, r1, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	4619      	mov	r1, r3
 8002fe0:	0088      	lsls	r0, r1, #2
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	440b      	add	r3, r1
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	4413      	add	r3, r2
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	4b58      	ldr	r3, [pc, #352]	; (8003154 <receivehttpcheck+0x8a4>)
 8002ff2:	791b      	ldrb	r3, [r3, #4]
 8002ff4:	3b30      	subs	r3, #48	; 0x30
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	0149      	lsls	r1, r1, #5
 8002ffc:	1ac9      	subs	r1, r1, r3
 8002ffe:	0089      	lsls	r1, r1, #2
 8003000:	440b      	add	r3, r1
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	b29b      	uxth	r3, r3
 8003006:	4413      	add	r3, r2
 8003008:	b29a      	uxth	r2, r3
 800300a:	4b52      	ldr	r3, [pc, #328]	; (8003154 <receivehttpcheck+0x8a4>)
 800300c:	78db      	ldrb	r3, [r3, #3]
 800300e:	3b30      	subs	r3, #48	; 0x30
 8003010:	b29b      	uxth	r3, r3
 8003012:	4619      	mov	r1, r3
 8003014:	0149      	lsls	r1, r1, #5
 8003016:	1ac9      	subs	r1, r1, r3
 8003018:	0089      	lsls	r1, r1, #2
 800301a:	440b      	add	r3, r1
 800301c:	4619      	mov	r1, r3
 800301e:	0088      	lsls	r0, r1, #2
 8003020:	4619      	mov	r1, r3
 8003022:	4603      	mov	r3, r0
 8003024:	440b      	add	r3, r1
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	b29b      	uxth	r3, r3
 800302a:	4413      	add	r3, r2
 800302c:	b29b      	uxth	r3, r3
 800302e:	3b30      	subs	r3, #48	; 0x30
 8003030:	80fb      	strh	r3, [r7, #6]
				Frame_5_NoOfData = token_1[13]-48 +((token_1[12]-48)*10)+((token_1[11]-48)*100)+((token_1[10]-48)*1000)+((token_1[9]-48)*10000);
 8003032:	4b48      	ldr	r3, [pc, #288]	; (8003154 <receivehttpcheck+0x8a4>)
 8003034:	7b5b      	ldrb	r3, [r3, #13]
 8003036:	b29a      	uxth	r2, r3
 8003038:	4b46      	ldr	r3, [pc, #280]	; (8003154 <receivehttpcheck+0x8a4>)
 800303a:	7b1b      	ldrb	r3, [r3, #12]
 800303c:	3b30      	subs	r3, #48	; 0x30
 800303e:	b29b      	uxth	r3, r3
 8003040:	4619      	mov	r1, r3
 8003042:	0089      	lsls	r1, r1, #2
 8003044:	440b      	add	r3, r1
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	b29b      	uxth	r3, r3
 800304a:	4413      	add	r3, r2
 800304c:	b29a      	uxth	r2, r3
 800304e:	4b41      	ldr	r3, [pc, #260]	; (8003154 <receivehttpcheck+0x8a4>)
 8003050:	7adb      	ldrb	r3, [r3, #11]
 8003052:	3b30      	subs	r3, #48	; 0x30
 8003054:	b29b      	uxth	r3, r3
 8003056:	4619      	mov	r1, r3
 8003058:	0089      	lsls	r1, r1, #2
 800305a:	440b      	add	r3, r1
 800305c:	4619      	mov	r1, r3
 800305e:	0088      	lsls	r0, r1, #2
 8003060:	4619      	mov	r1, r3
 8003062:	4603      	mov	r3, r0
 8003064:	440b      	add	r3, r1
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	b29b      	uxth	r3, r3
 800306a:	4413      	add	r3, r2
 800306c:	b29a      	uxth	r2, r3
 800306e:	4b39      	ldr	r3, [pc, #228]	; (8003154 <receivehttpcheck+0x8a4>)
 8003070:	7a9b      	ldrb	r3, [r3, #10]
 8003072:	3b30      	subs	r3, #48	; 0x30
 8003074:	b29b      	uxth	r3, r3
 8003076:	4619      	mov	r1, r3
 8003078:	0149      	lsls	r1, r1, #5
 800307a:	1ac9      	subs	r1, r1, r3
 800307c:	0089      	lsls	r1, r1, #2
 800307e:	440b      	add	r3, r1
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	b29b      	uxth	r3, r3
 8003084:	4413      	add	r3, r2
 8003086:	b29a      	uxth	r2, r3
 8003088:	4b32      	ldr	r3, [pc, #200]	; (8003154 <receivehttpcheck+0x8a4>)
 800308a:	7a5b      	ldrb	r3, [r3, #9]
 800308c:	3b30      	subs	r3, #48	; 0x30
 800308e:	b29b      	uxth	r3, r3
 8003090:	4619      	mov	r1, r3
 8003092:	0149      	lsls	r1, r1, #5
 8003094:	1ac9      	subs	r1, r1, r3
 8003096:	0089      	lsls	r1, r1, #2
 8003098:	440b      	add	r3, r1
 800309a:	4619      	mov	r1, r3
 800309c:	0088      	lsls	r0, r1, #2
 800309e:	4619      	mov	r1, r3
 80030a0:	4603      	mov	r3, r0
 80030a2:	440b      	add	r3, r1
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	4413      	add	r3, r2
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	3b30      	subs	r3, #48	; 0x30
 80030ae:	80bb      	strh	r3, [r7, #4]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[4].FrameStartAddress = Frame_5_StartAdd;
 80030b0:	4b29      	ldr	r3, [pc, #164]	; (8003158 <receivehttpcheck+0x8a8>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	4a29      	ldr	r2, [pc, #164]	; (800315c <receivehttpcheck+0x8ac>)
 80030b8:	2116      	movs	r1, #22
 80030ba:	fb01 f303 	mul.w	r3, r1, r3
 80030be:	4413      	add	r3, r2
 80030c0:	3312      	adds	r3, #18
 80030c2:	88fa      	ldrh	r2, [r7, #6]
 80030c4:	801a      	strh	r2, [r3, #0]
				MeterInfo[Meter_Id_Rx-1].ModbusFrameRegInfo[4].FrameNoOfData = Frame_5_NoOfData;
 80030c6:	4b24      	ldr	r3, [pc, #144]	; (8003158 <receivehttpcheck+0x8a8>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	4a23      	ldr	r2, [pc, #140]	; (800315c <receivehttpcheck+0x8ac>)
 80030ce:	2116      	movs	r1, #22
 80030d0:	fb01 f303 	mul.w	r3, r1, r3
 80030d4:	4413      	add	r3, r2
 80030d6:	3314      	adds	r3, #20
 80030d8:	88ba      	ldrh	r2, [r7, #4]
 80030da:	801a      	strh	r2, [r3, #0]
				(LockUpdate == 0)? (MeterInfo[Meter_Id_Rx-1].NoOfFrame = 5):(LockUpdate=1);
 80030dc:	4b1b      	ldr	r3, [pc, #108]	; (800314c <receivehttpcheck+0x89c>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10a      	bne.n	80030fa <receivehttpcheck+0x84a>
 80030e4:	4b1c      	ldr	r3, [pc, #112]	; (8003158 <receivehttpcheck+0x8a8>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	3b01      	subs	r3, #1
 80030ea:	4a1c      	ldr	r2, [pc, #112]	; (800315c <receivehttpcheck+0x8ac>)
 80030ec:	2116      	movs	r1, #22
 80030ee:	fb01 f303 	mul.w	r3, r1, r3
 80030f2:	4413      	add	r3, r2
 80030f4:	2205      	movs	r2, #5
 80030f6:	701a      	strb	r2, [r3, #0]
 80030f8:	e002      	b.n	8003100 <receivehttpcheck+0x850>
 80030fa:	4b14      	ldr	r3, [pc, #80]	; (800314c <receivehttpcheck+0x89c>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	701a      	strb	r2, [r3, #0]
				UpdateNewEntry=UpdateNewEntry+1;
 8003100:	4b13      	ldr	r3, [pc, #76]	; (8003150 <receivehttpcheck+0x8a0>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	3301      	adds	r3, #1
 8003106:	b2da      	uxtb	r2, r3
 8003108:	4b11      	ldr	r3, [pc, #68]	; (8003150 <receivehttpcheck+0x8a0>)
 800310a:	701a      	strb	r2, [r3, #0]
			}
			else{
				/*Wrong data*/
			}
			pch = strtok (0,",");
 800310c:	4914      	ldr	r1, [pc, #80]	; (8003160 <receivehttpcheck+0x8b0>)
 800310e:	2000      	movs	r0, #0
 8003110:	f00c f844 	bl	800f19c <strtok>
 8003114:	4603      	mov	r3, r0
 8003116:	4a13      	ldr	r2, [pc, #76]	; (8003164 <receivehttpcheck+0x8b4>)
 8003118:	6013      	str	r3, [r2, #0]
		while(pch!= NULL){
 800311a:	4b12      	ldr	r3, [pc, #72]	; (8003164 <receivehttpcheck+0x8b4>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	f47f ac28 	bne.w	8002974 <receivehttpcheck+0xc4>
		}

		//Total_No_Of_Meter = 9;/*modify manual*/
		if(Meter_Id_Rx == No_Of_Meter)
 8003124:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <receivehttpcheck+0x8a8>)
 8003126:	781a      	ldrb	r2, [r3, #0]
 8003128:	4b0f      	ldr	r3, [pc, #60]	; (8003168 <receivehttpcheck+0x8b8>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d103      	bne.n	8003138 <receivehttpcheck+0x888>
		{
			Meter_Id =1;
 8003130:	4b0e      	ldr	r3, [pc, #56]	; (800316c <receivehttpcheck+0x8bc>)
 8003132:	2201      	movs	r2, #1
 8003134:	701a      	strb	r2, [r3, #0]
			Meter_Id =Meter_Id_Rx+1;
		}

	//   	}
	}
}
 8003136:	e005      	b.n	8003144 <receivehttpcheck+0x894>
			Meter_Id =Meter_Id_Rx+1;
 8003138:	4b07      	ldr	r3, [pc, #28]	; (8003158 <receivehttpcheck+0x8a8>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	3301      	adds	r3, #1
 800313e:	b2da      	uxtb	r2, r3
 8003140:	4b0a      	ldr	r3, [pc, #40]	; (800316c <receivehttpcheck+0x8bc>)
 8003142:	701a      	strb	r2, [r3, #0]
}
 8003144:	bf00      	nop
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	2000419a 	.word	0x2000419a
 8003150:	20004199 	.word	0x20004199
 8003154:	20004184 	.word	0x20004184
 8003158:	20004180 	.word	0x20004180
 800315c:	20003740 	.word	0x20003740
 8003160:	080104c0 	.word	0x080104c0
 8003164:	2000417c 	.word	0x2000417c
 8003168:	2000550c 	.word	0x2000550c
 800316c:	200053ca 	.word	0x200053ca

08003170 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8003170:	b590      	push	{r4, r7, lr}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	4604      	mov	r4, r0
 8003178:	4608      	mov	r0, r1
 800317a:	4611      	mov	r1, r2
 800317c:	461a      	mov	r2, r3
 800317e:	4623      	mov	r3, r4
 8003180:	71fb      	strb	r3, [r7, #7]
 8003182:	4603      	mov	r3, r0
 8003184:	71bb      	strb	r3, [r7, #6]
 8003186:	460b      	mov	r3, r1
 8003188:	80bb      	strh	r3, [r7, #4]
 800318a:	4613      	mov	r3, r2
 800318c:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800318e:	79fb      	ldrb	r3, [r7, #7]
 8003190:	2b08      	cmp	r3, #8
 8003192:	d902      	bls.n	800319a <socket+0x2a>
 8003194:	f04f 33ff 	mov.w	r3, #4294967295
 8003198:	e0f2      	b.n	8003380 <socket+0x210>
	switch(protocol)
 800319a:	79bb      	ldrb	r3, [r7, #6]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d005      	beq.n	80031ac <socket+0x3c>
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	dd11      	ble.n	80031c8 <socket+0x58>
 80031a4:	3b02      	subs	r3, #2
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d80e      	bhi.n	80031c8 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 80031aa:	e011      	b.n	80031d0 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 80031ac:	f107 030c 	add.w	r3, r7, #12
 80031b0:	2204      	movs	r2, #4
 80031b2:	4619      	mov	r1, r3
 80031b4:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80031b8:	f7fe ff5a 	bl	8002070 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d105      	bne.n	80031ce <socket+0x5e>
 80031c2:	f06f 0302 	mvn.w	r3, #2
 80031c6:	e0db      	b.n	8003380 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 80031c8:	f06f 0304 	mvn.w	r3, #4
 80031cc:	e0d8      	b.n	8003380 <socket+0x210>
	    break;
 80031ce:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 80031d0:	78fb      	ldrb	r3, [r7, #3]
 80031d2:	f003 0304 	and.w	r3, r3, #4
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <socket+0x70>
 80031da:	f06f 0305 	mvn.w	r3, #5
 80031de:	e0cf      	b.n	8003380 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d025      	beq.n	8003232 <socket+0xc2>
	{
   	switch(protocol)
 80031e6:	79bb      	ldrb	r3, [r7, #6]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d002      	beq.n	80031f2 <socket+0x82>
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d008      	beq.n	8003202 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80031f0:	e024      	b.n	800323c <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80031f2:	78fb      	ldrb	r3, [r7, #3]
 80031f4:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d11c      	bne.n	8003236 <socket+0xc6>
 80031fc:	f06f 0305 	mvn.w	r3, #5
 8003200:	e0be      	b.n	8003380 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 8003202:	78fb      	ldrb	r3, [r7, #3]
 8003204:	f003 0320 	and.w	r3, r3, #32
 8003208:	2b00      	cmp	r3, #0
 800320a:	d006      	beq.n	800321a <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 800320c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003210:	2b00      	cmp	r3, #0
 8003212:	db02      	blt.n	800321a <socket+0xaa>
 8003214:	f06f 0305 	mvn.w	r3, #5
 8003218:	e0b2      	b.n	8003380 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00a      	beq.n	800323a <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8003224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003228:	2b00      	cmp	r3, #0
 800322a:	db06      	blt.n	800323a <socket+0xca>
 800322c:	f06f 0305 	mvn.w	r3, #5
 8003230:	e0a6      	b.n	8003380 <socket+0x210>
   	}
   }
 8003232:	bf00      	nop
 8003234:	e002      	b.n	800323c <socket+0xcc>
   	      break;
 8003236:	bf00      	nop
 8003238:	e000      	b.n	800323c <socket+0xcc>
   	      break;
 800323a:	bf00      	nop
	close(sn);
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f8ac 	bl	800339c <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8003244:	79fb      	ldrb	r3, [r7, #7]
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	3301      	adds	r3, #1
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4618      	mov	r0, r3
 800324e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003252:	f023 030f 	bic.w	r3, r3, #15
 8003256:	b25a      	sxtb	r2, r3
 8003258:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800325c:	4313      	orrs	r3, r2
 800325e:	b25b      	sxtb	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	4619      	mov	r1, r3
 8003264:	f7fe feb6 	bl	8001fd4 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8003268:	88bb      	ldrh	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d110      	bne.n	8003290 <socket+0x120>
	{
	   port = sock_any_port++;
 800326e:	4b46      	ldr	r3, [pc, #280]	; (8003388 <socket+0x218>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	b291      	uxth	r1, r2
 8003276:	4a44      	ldr	r2, [pc, #272]	; (8003388 <socket+0x218>)
 8003278:	8011      	strh	r1, [r2, #0]
 800327a:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 800327c:	4b42      	ldr	r3, [pc, #264]	; (8003388 <socket+0x218>)
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8003284:	4293      	cmp	r3, r2
 8003286:	d103      	bne.n	8003290 <socket+0x120>
 8003288:	4b3f      	ldr	r3, [pc, #252]	; (8003388 <socket+0x218>)
 800328a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800328e:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	3301      	adds	r3, #1
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800329c:	461a      	mov	r2, r3
 800329e:	88bb      	ldrh	r3, [r7, #4]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	4619      	mov	r1, r3
 80032a8:	4610      	mov	r0, r2
 80032aa:	f7fe fe93 	bl	8001fd4 <WIZCHIP_WRITE>
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	3301      	adds	r3, #1
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ba:	461a      	mov	r2, r3
 80032bc:	88bb      	ldrh	r3, [r7, #4]
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	4619      	mov	r1, r3
 80032c2:	4610      	mov	r0, r2
 80032c4:	f7fe fe86 	bl	8001fd4 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	3301      	adds	r3, #1
 80032ce:	00db      	lsls	r3, r3, #3
 80032d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80032d4:	2101      	movs	r1, #1
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7fe fe7c 	bl	8001fd4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80032dc:	bf00      	nop
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	3301      	adds	r3, #1
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fe fe26 	bl	8001f3c <WIZCHIP_READ>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1f3      	bne.n	80032de <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	2201      	movs	r2, #1
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	b21b      	sxth	r3, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	b21a      	sxth	r2, r3
 8003304:	4b21      	ldr	r3, [pc, #132]	; (800338c <socket+0x21c>)
 8003306:	881b      	ldrh	r3, [r3, #0]
 8003308:	b21b      	sxth	r3, r3
 800330a:	4013      	ands	r3, r2
 800330c:	b21b      	sxth	r3, r3
 800330e:	b29a      	uxth	r2, r3
 8003310:	4b1e      	ldr	r3, [pc, #120]	; (800338c <socket+0x21c>)
 8003312:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8003314:	78fb      	ldrb	r3, [r7, #3]
 8003316:	f003 0201 	and.w	r2, r3, #1
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	b21a      	sxth	r2, r3
 8003322:	4b1a      	ldr	r3, [pc, #104]	; (800338c <socket+0x21c>)
 8003324:	881b      	ldrh	r3, [r3, #0]
 8003326:	b21b      	sxth	r3, r3
 8003328:	4313      	orrs	r3, r2
 800332a:	b21b      	sxth	r3, r3
 800332c:	b29a      	uxth	r2, r3
 800332e:	4b17      	ldr	r3, [pc, #92]	; (800338c <socket+0x21c>)
 8003330:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	2201      	movs	r2, #1
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	b21b      	sxth	r3, r3
 800333c:	43db      	mvns	r3, r3
 800333e:	b21a      	sxth	r2, r3
 8003340:	4b13      	ldr	r3, [pc, #76]	; (8003390 <socket+0x220>)
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	b21b      	sxth	r3, r3
 8003346:	4013      	ands	r3, r2
 8003348:	b21b      	sxth	r3, r3
 800334a:	b29a      	uxth	r2, r3
 800334c:	4b10      	ldr	r3, [pc, #64]	; (8003390 <socket+0x220>)
 800334e:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	4a10      	ldr	r2, [pc, #64]	; (8003394 <socket+0x224>)
 8003354:	2100      	movs	r1, #0
 8003356:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	4a0e      	ldr	r2, [pc, #56]	; (8003398 <socket+0x228>)
 800335e:	2100      	movs	r1, #0
 8003360:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8003362:	bf00      	nop
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	3301      	adds	r3, #1
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003370:	4618      	mov	r0, r3
 8003372:	f7fe fde3 	bl	8001f3c <WIZCHIP_READ>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f3      	beq.n	8003364 <socket+0x1f4>
   return (int8_t)sn;
 800337c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8003380:	4618      	mov	r0, r3
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	bd90      	pop	{r4, r7, pc}
 8003388:	20000022 	.word	0x20000022
 800338c:	2000419c 	.word	0x2000419c
 8003390:	2000419e 	.word	0x2000419e
 8003394:	200041a0 	.word	0x200041a0
 8003398:	200041b0 	.word	0x200041b0

0800339c <close>:

int8_t close(uint8_t sn)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80033a6:	79fb      	ldrb	r3, [r7, #7]
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d902      	bls.n	80033b2 <close+0x16>
 80033ac:	f04f 33ff 	mov.w	r3, #4294967295
 80033b0:	e055      	b.n	800345e <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	3301      	adds	r3, #1
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80033be:	2110      	movs	r1, #16
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fe fe07 	bl	8001fd4 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80033c6:	bf00      	nop
 80033c8:	79fb      	ldrb	r3, [r7, #7]
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	3301      	adds	r3, #1
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fe fdb1 	bl	8001f3c <WIZCHIP_READ>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1f3      	bne.n	80033c8 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	3301      	adds	r3, #1
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80033ec:	211f      	movs	r1, #31
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe fdf0 	bl	8001fd4 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	2201      	movs	r2, #1
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	b21b      	sxth	r3, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	b21a      	sxth	r2, r3
 8003402:	4b19      	ldr	r3, [pc, #100]	; (8003468 <close+0xcc>)
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	b21b      	sxth	r3, r3
 8003408:	4013      	ands	r3, r2
 800340a:	b21b      	sxth	r3, r3
 800340c:	b29a      	uxth	r2, r3
 800340e:	4b16      	ldr	r3, [pc, #88]	; (8003468 <close+0xcc>)
 8003410:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8003412:	79fb      	ldrb	r3, [r7, #7]
 8003414:	2201      	movs	r2, #1
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	b21b      	sxth	r3, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	b21a      	sxth	r2, r3
 8003420:	4b12      	ldr	r3, [pc, #72]	; (800346c <close+0xd0>)
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	b21b      	sxth	r3, r3
 8003426:	4013      	ands	r3, r2
 8003428:	b21b      	sxth	r3, r3
 800342a:	b29a      	uxth	r2, r3
 800342c:	4b0f      	ldr	r3, [pc, #60]	; (800346c <close+0xd0>)
 800342e:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	4a0f      	ldr	r2, [pc, #60]	; (8003470 <close+0xd4>)
 8003434:	2100      	movs	r1, #0
 8003436:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	4a0d      	ldr	r2, [pc, #52]	; (8003474 <close+0xd8>)
 800343e:	2100      	movs	r1, #0
 8003440:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8003442:	bf00      	nop
 8003444:	79fb      	ldrb	r3, [r7, #7]
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	3301      	adds	r3, #1
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003450:	4618      	mov	r0, r3
 8003452:	f7fe fd73 	bl	8001f3c <WIZCHIP_READ>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1f3      	bne.n	8003444 <close+0xa8>
	return SOCK_OK;
 800345c:	2301      	movs	r3, #1
}
 800345e:	4618      	mov	r0, r3
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	2000419c 	.word	0x2000419c
 800346c:	2000419e 	.word	0x2000419e
 8003470:	200041a0 	.word	0x200041a0
 8003474:	200041b0 	.word	0x200041b0

08003478 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	6039      	str	r1, [r7, #0]
 8003482:	71fb      	strb	r3, [r7, #7]
 8003484:	4613      	mov	r3, r2
 8003486:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8003488:	79fb      	ldrb	r3, [r7, #7]
 800348a:	2b08      	cmp	r3, #8
 800348c:	d902      	bls.n	8003494 <connect+0x1c>
 800348e:	f04f 33ff 	mov.w	r3, #4294967295
 8003492:	e0c6      	b.n	8003622 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003494:	79fb      	ldrb	r3, [r7, #7]
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	3301      	adds	r3, #1
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	4618      	mov	r0, r3
 800349e:	f7fe fd4d 	bl	8001f3c <WIZCHIP_READ>
 80034a2:	4603      	mov	r3, r0
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d002      	beq.n	80034b2 <connect+0x3a>
 80034ac:	f06f 0304 	mvn.w	r3, #4
 80034b0:	e0b7      	b.n	8003622 <connect+0x1aa>
   CHECK_SOCKINIT();
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	3301      	adds	r3, #1
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fe fd3c 	bl	8001f3c <WIZCHIP_READ>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b13      	cmp	r3, #19
 80034c8:	d002      	beq.n	80034d0 <connect+0x58>
 80034ca:	f06f 0302 	mvn.w	r3, #2
 80034ce:	e0a8      	b.n	8003622 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	021b      	lsls	r3, r3, #8
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	3201      	adds	r2, #1
 80034de:	7812      	ldrb	r2, [r2, #0]
 80034e0:	4413      	add	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	021b      	lsls	r3, r3, #8
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	3202      	adds	r2, #2
 80034ec:	7812      	ldrb	r2, [r2, #0]
 80034ee:	4413      	add	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	021b      	lsls	r3, r3, #8
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	3203      	adds	r2, #3
 80034fa:	7812      	ldrb	r2, [r2, #0]
 80034fc:	4413      	add	r3, r2
 80034fe:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003506:	d002      	beq.n	800350e <connect+0x96>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d102      	bne.n	8003514 <connect+0x9c>
 800350e:	f06f 030b 	mvn.w	r3, #11
 8003512:	e086      	b.n	8003622 <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8003514:	88bb      	ldrh	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d102      	bne.n	8003520 <connect+0xa8>
 800351a:	f06f 030a 	mvn.w	r3, #10
 800351e:	e080      	b.n	8003622 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 8003520:	79fb      	ldrb	r3, [r7, #7]
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	3301      	adds	r3, #1
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800352c:	2204      	movs	r2, #4
 800352e:	6839      	ldr	r1, [r7, #0]
 8003530:	4618      	mov	r0, r3
 8003532:	f7fe fdfd 	bl	8002130 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8003536:	79fb      	ldrb	r3, [r7, #7]
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	3301      	adds	r3, #1
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003542:	461a      	mov	r2, r3
 8003544:	88bb      	ldrh	r3, [r7, #4]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	b29b      	uxth	r3, r3
 800354a:	b2db      	uxtb	r3, r3
 800354c:	4619      	mov	r1, r3
 800354e:	4610      	mov	r0, r2
 8003550:	f7fe fd40 	bl	8001fd4 <WIZCHIP_WRITE>
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	3301      	adds	r3, #1
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003560:	461a      	mov	r2, r3
 8003562:	88bb      	ldrh	r3, [r7, #4]
 8003564:	b2db      	uxtb	r3, r3
 8003566:	4619      	mov	r1, r3
 8003568:	4610      	mov	r0, r2
 800356a:	f7fe fd33 	bl	8001fd4 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	3301      	adds	r3, #1
 8003574:	00db      	lsls	r3, r3, #3
 8003576:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800357a:	2104      	movs	r1, #4
 800357c:	4618      	mov	r0, r3
 800357e:	f7fe fd29 	bl	8001fd4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8003582:	bf00      	nop
 8003584:	79fb      	ldrb	r3, [r7, #7]
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	3301      	adds	r3, #1
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe fcd3 	bl	8001f3c <WIZCHIP_READ>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1f3      	bne.n	8003584 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 800359c:	4b23      	ldr	r3, [pc, #140]	; (800362c <connect+0x1b4>)
 800359e:	881b      	ldrh	r3, [r3, #0]
 80035a0:	461a      	mov	r2, r3
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	fa42 f303 	asr.w	r3, r2, r3
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d02b      	beq.n	8003608 <connect+0x190>
 80035b0:	2300      	movs	r3, #0
 80035b2:	e036      	b.n	8003622 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	3301      	adds	r3, #1
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fe fcbb 	bl	8001f3c <WIZCHIP_READ>
 80035c6:	4603      	mov	r3, r0
 80035c8:	f003 0308 	and.w	r3, r3, #8
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00c      	beq.n	80035ea <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 80035d0:	79fb      	ldrb	r3, [r7, #7]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	3301      	adds	r3, #1
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80035dc:	2108      	movs	r1, #8
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fe fcf8 	bl	8001fd4 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 80035e4:	f06f 030c 	mvn.w	r3, #12
 80035e8:	e01b      	b.n	8003622 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	3301      	adds	r3, #1
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe fca0 	bl	8001f3c <WIZCHIP_READ>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d102      	bne.n	8003608 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8003602:	f06f 0303 	mvn.w	r3, #3
 8003606:	e00c      	b.n	8003622 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8003608:	79fb      	ldrb	r3, [r7, #7]
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	3301      	adds	r3, #1
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003614:	4618      	mov	r0, r3
 8003616:	f7fe fc91 	bl	8001f3c <WIZCHIP_READ>
 800361a:	4603      	mov	r3, r0
 800361c:	2b17      	cmp	r3, #23
 800361e:	d1c9      	bne.n	80035b4 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8003620:	2301      	movs	r3, #1
}
 8003622:	4618      	mov	r0, r3
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	2000419c 	.word	0x2000419c

08003630 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 800363a:	79fb      	ldrb	r3, [r7, #7]
 800363c:	2b08      	cmp	r3, #8
 800363e:	d902      	bls.n	8003646 <disconnect+0x16>
 8003640:	f04f 33ff 	mov.w	r3, #4294967295
 8003644:	e062      	b.n	800370c <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	3301      	adds	r3, #1
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fc74 	bl	8001f3c <WIZCHIP_READ>
 8003654:	4603      	mov	r3, r0
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	2b01      	cmp	r3, #1
 800365c:	d002      	beq.n	8003664 <disconnect+0x34>
 800365e:	f06f 0304 	mvn.w	r3, #4
 8003662:	e053      	b.n	800370c <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	3301      	adds	r3, #1
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003670:	2108      	movs	r1, #8
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fcae 	bl	8001fd4 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8003678:	bf00      	nop
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	3301      	adds	r3, #1
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003686:	4618      	mov	r0, r3
 8003688:	f7fe fc58 	bl	8001f3c <WIZCHIP_READ>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1f3      	bne.n	800367a <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	2201      	movs	r2, #1
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	b21b      	sxth	r3, r3
 800369c:	43db      	mvns	r3, r3
 800369e:	b21a      	sxth	r2, r3
 80036a0:	4b1c      	ldr	r3, [pc, #112]	; (8003714 <disconnect+0xe4>)
 80036a2:	881b      	ldrh	r3, [r3, #0]
 80036a4:	b21b      	sxth	r3, r3
 80036a6:	4013      	ands	r3, r2
 80036a8:	b21b      	sxth	r3, r3
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	4b19      	ldr	r3, [pc, #100]	; (8003714 <disconnect+0xe4>)
 80036ae:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 80036b0:	4b19      	ldr	r3, [pc, #100]	; (8003718 <disconnect+0xe8>)
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	461a      	mov	r2, r3
 80036b6:	79fb      	ldrb	r3, [r7, #7]
 80036b8:	fa42 f303 	asr.w	r3, r2, r3
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d016      	beq.n	80036f2 <disconnect+0xc2>
 80036c4:	2300      	movs	r3, #0
 80036c6:	e021      	b.n	800370c <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 80036c8:	79fb      	ldrb	r3, [r7, #7]
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	3301      	adds	r3, #1
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fe fc31 	bl	8001f3c <WIZCHIP_READ>
 80036da:	4603      	mov	r3, r0
 80036dc:	f003 0308 	and.w	r3, r3, #8
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d006      	beq.n	80036f2 <disconnect+0xc2>
	   {
	      close(sn);
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff fe58 	bl	800339c <close>
	      return SOCKERR_TIMEOUT;
 80036ec:	f06f 030c 	mvn.w	r3, #12
 80036f0:	e00c      	b.n	800370c <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	3301      	adds	r3, #1
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fe fc1c 	bl	8001f3c <WIZCHIP_READ>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1de      	bne.n	80036c8 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 800370a:	2301      	movs	r3, #1
}
 800370c:	4618      	mov	r0, r3
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	2000419e 	.word	0x2000419e
 8003718:	2000419c 	.word	0x2000419c

0800371c <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	6039      	str	r1, [r7, #0]
 8003726:	71fb      	strb	r3, [r7, #7]
 8003728:	4613      	mov	r3, r2
 800372a:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 800372c:	2300      	movs	r3, #0
 800372e:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8003730:	2300      	movs	r3, #0
 8003732:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8003734:	79fb      	ldrb	r3, [r7, #7]
 8003736:	2b08      	cmp	r3, #8
 8003738:	d902      	bls.n	8003740 <send+0x24>
 800373a:	f04f 33ff 	mov.w	r3, #4294967295
 800373e:	e0de      	b.n	80038fe <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003740:	79fb      	ldrb	r3, [r7, #7]
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	3301      	adds	r3, #1
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4618      	mov	r0, r3
 800374a:	f7fe fbf7 	bl	8001f3c <WIZCHIP_READ>
 800374e:	4603      	mov	r3, r0
 8003750:	f003 030f 	and.w	r3, r3, #15
 8003754:	2b01      	cmp	r3, #1
 8003756:	d002      	beq.n	800375e <send+0x42>
 8003758:	f06f 0304 	mvn.w	r3, #4
 800375c:	e0cf      	b.n	80038fe <send+0x1e2>
   CHECK_SOCKDATA();
 800375e:	88bb      	ldrh	r3, [r7, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d102      	bne.n	800376a <send+0x4e>
 8003764:	f06f 030d 	mvn.w	r3, #13
 8003768:	e0c9      	b.n	80038fe <send+0x1e2>
   tmp = getSn_SR(sn);
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	3301      	adds	r3, #1
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe fbe0 	bl	8001f3c <WIZCHIP_READ>
 800377c:	4603      	mov	r3, r0
 800377e:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8003780:	7bfb      	ldrb	r3, [r7, #15]
 8003782:	2b17      	cmp	r3, #23
 8003784:	d005      	beq.n	8003792 <send+0x76>
 8003786:	7bfb      	ldrb	r3, [r7, #15]
 8003788:	2b1c      	cmp	r3, #28
 800378a:	d002      	beq.n	8003792 <send+0x76>
 800378c:	f06f 0306 	mvn.w	r3, #6
 8003790:	e0b5      	b.n	80038fe <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8003792:	4b5d      	ldr	r3, [pc, #372]	; (8003908 <send+0x1ec>)
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	461a      	mov	r2, r3
 8003798:	79fb      	ldrb	r3, [r7, #7]
 800379a:	fa42 f303 	asr.w	r3, r2, r3
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d039      	beq.n	800381a <send+0xfe>
   {
      tmp = getSn_IR(sn);
 80037a6:	79fb      	ldrb	r3, [r7, #7]
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	3301      	adds	r3, #1
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fe fbc2 	bl	8001f3c <WIZCHIP_READ>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f003 031f 	and.w	r3, r3, #31
 80037be:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 80037c0:	7bfb      	ldrb	r3, [r7, #15]
 80037c2:	f003 0310 	and.w	r3, r3, #16
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d019      	beq.n	80037fe <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80037ca:	79fb      	ldrb	r3, [r7, #7]
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	3301      	adds	r3, #1
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80037d6:	2110      	movs	r1, #16
 80037d8:	4618      	mov	r0, r3
 80037da:	f7fe fbfb 	bl	8001fd4 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	2201      	movs	r2, #1
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	b21b      	sxth	r3, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	b21a      	sxth	r2, r3
 80037ec:	4b46      	ldr	r3, [pc, #280]	; (8003908 <send+0x1ec>)
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	b21b      	sxth	r3, r3
 80037f2:	4013      	ands	r3, r2
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	4b43      	ldr	r3, [pc, #268]	; (8003908 <send+0x1ec>)
 80037fa:	801a      	strh	r2, [r3, #0]
 80037fc:	e00d      	b.n	800381a <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d006      	beq.n	8003816 <send+0xfa>
      {
         close(sn);
 8003808:	79fb      	ldrb	r3, [r7, #7]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff fdc6 	bl	800339c <close>
         return SOCKERR_TIMEOUT;
 8003810:	f06f 030c 	mvn.w	r3, #12
 8003814:	e073      	b.n	80038fe <send+0x1e2>
      }
      else return SOCK_BUSY;
 8003816:	2300      	movs	r3, #0
 8003818:	e071      	b.n	80038fe <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	3301      	adds	r3, #1
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe fb88 	bl	8001f3c <WIZCHIP_READ>
 800382c:	4603      	mov	r3, r0
 800382e:	b29b      	uxth	r3, r3
 8003830:	029b      	lsls	r3, r3, #10
 8003832:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8003834:	88ba      	ldrh	r2, [r7, #4]
 8003836:	89bb      	ldrh	r3, [r7, #12]
 8003838:	429a      	cmp	r2, r3
 800383a:	d901      	bls.n	8003840 <send+0x124>
 800383c:	89bb      	ldrh	r3, [r7, #12]
 800383e:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8003840:	79fb      	ldrb	r3, [r7, #7]
 8003842:	4618      	mov	r0, r3
 8003844:	f7fe fcd4 	bl	80021f0 <getSn_TX_FSR>
 8003848:	4603      	mov	r3, r0
 800384a:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 800384c:	79fb      	ldrb	r3, [r7, #7]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	3301      	adds	r3, #1
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003858:	4618      	mov	r0, r3
 800385a:	f7fe fb6f 	bl	8001f3c <WIZCHIP_READ>
 800385e:	4603      	mov	r3, r0
 8003860:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	2b17      	cmp	r3, #23
 8003866:	d009      	beq.n	800387c <send+0x160>
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b1c      	cmp	r3, #28
 800386c:	d006      	beq.n	800387c <send+0x160>
      {
         close(sn);
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff fd93 	bl	800339c <close>
         return SOCKERR_SOCKSTATUS;
 8003876:	f06f 0306 	mvn.w	r3, #6
 800387a:	e040      	b.n	80038fe <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800387c:	4b23      	ldr	r3, [pc, #140]	; (800390c <send+0x1f0>)
 800387e:	881b      	ldrh	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	fa42 f303 	asr.w	r3, r2, r3
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <send+0x180>
 8003890:	88ba      	ldrh	r2, [r7, #4]
 8003892:	89bb      	ldrh	r3, [r7, #12]
 8003894:	429a      	cmp	r2, r3
 8003896:	d901      	bls.n	800389c <send+0x180>
 8003898:	2300      	movs	r3, #0
 800389a:	e030      	b.n	80038fe <send+0x1e2>
      if(len <= freesize) break;
 800389c:	88ba      	ldrh	r2, [r7, #4]
 800389e:	89bb      	ldrh	r3, [r7, #12]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d900      	bls.n	80038a6 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 80038a4:	e7cc      	b.n	8003840 <send+0x124>
      if(len <= freesize) break;
 80038a6:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 80038a8:	88ba      	ldrh	r2, [r7, #4]
 80038aa:	79fb      	ldrb	r3, [r7, #7]
 80038ac:	6839      	ldr	r1, [r7, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fe fd34 	bl	800231c <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	3301      	adds	r3, #1
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80038c0:	2120      	movs	r1, #32
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fe fb86 	bl	8001fd4 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 80038c8:	bf00      	nop
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	3301      	adds	r3, #1
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fe fb30 	bl	8001f3c <WIZCHIP_READ>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f3      	bne.n	80038ca <send+0x1ae>
   sock_is_sending |= (1 << sn);
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	2201      	movs	r2, #1
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	b21a      	sxth	r2, r3
 80038ec:	4b06      	ldr	r3, [pc, #24]	; (8003908 <send+0x1ec>)
 80038ee:	881b      	ldrh	r3, [r3, #0]
 80038f0:	b21b      	sxth	r3, r3
 80038f2:	4313      	orrs	r3, r2
 80038f4:	b21b      	sxth	r3, r3
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	4b03      	ldr	r3, [pc, #12]	; (8003908 <send+0x1ec>)
 80038fa:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80038fc:	88bb      	ldrh	r3, [r7, #4]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	2000419e 	.word	0x2000419e
 800390c:	2000419c 	.word	0x2000419c

08003910 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8003910:	b590      	push	{r4, r7, lr}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	4603      	mov	r3, r0
 8003918:	6039      	str	r1, [r7, #0]
 800391a:	71fb      	strb	r3, [r7, #7]
 800391c:	4613      	mov	r3, r2
 800391e:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8003920:	2300      	movs	r3, #0
 8003922:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8003924:	2300      	movs	r3, #0
 8003926:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	2b08      	cmp	r3, #8
 800392c:	d902      	bls.n	8003934 <recv+0x24>
 800392e:	f04f 33ff 	mov.w	r3, #4294967295
 8003932:	e09c      	b.n	8003a6e <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	3301      	adds	r3, #1
 800393a:	00db      	lsls	r3, r3, #3
 800393c:	4618      	mov	r0, r3
 800393e:	f7fe fafd 	bl	8001f3c <WIZCHIP_READ>
 8003942:	4603      	mov	r3, r0
 8003944:	f003 030f 	and.w	r3, r3, #15
 8003948:	2b01      	cmp	r3, #1
 800394a:	d002      	beq.n	8003952 <recv+0x42>
 800394c:	f06f 0304 	mvn.w	r3, #4
 8003950:	e08d      	b.n	8003a6e <recv+0x15e>
   CHECK_SOCKDATA();
 8003952:	88bb      	ldrh	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d102      	bne.n	800395e <recv+0x4e>
 8003958:	f06f 030d 	mvn.w	r3, #13
 800395c:	e087      	b.n	8003a6e <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	3301      	adds	r3, #1
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fae6 	bl	8001f3c <WIZCHIP_READ>
 8003970:	4603      	mov	r3, r0
 8003972:	b29b      	uxth	r3, r3
 8003974:	029b      	lsls	r3, r3, #10
 8003976:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8003978:	89ba      	ldrh	r2, [r7, #12]
 800397a:	88bb      	ldrh	r3, [r7, #4]
 800397c:	429a      	cmp	r2, r3
 800397e:	d201      	bcs.n	8003984 <recv+0x74>
 8003980:	89bb      	ldrh	r3, [r7, #12]
 8003982:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	4618      	mov	r0, r3
 8003988:	f7fe fc7d 	bl	8002286 <getSn_RX_RSR>
 800398c:	4603      	mov	r3, r0
 800398e:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8003990:	79fb      	ldrb	r3, [r7, #7]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	3301      	adds	r3, #1
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800399c:	4618      	mov	r0, r3
 800399e:	f7fe facd 	bl	8001f3c <WIZCHIP_READ>
 80039a2:	4603      	mov	r3, r0
 80039a4:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	2b17      	cmp	r3, #23
 80039aa:	d026      	beq.n	80039fa <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2b1c      	cmp	r3, #28
 80039b0:	d11c      	bne.n	80039ec <recv+0xdc>
            {
               if(recvsize != 0) break;
 80039b2:	89bb      	ldrh	r3, [r7, #12]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d133      	bne.n	8003a20 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fe fc18 	bl	80021f0 <getSn_TX_FSR>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461c      	mov	r4, r3
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	3301      	adds	r3, #1
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe fab3 	bl	8001f3c <WIZCHIP_READ>
 80039d6:	4603      	mov	r3, r0
 80039d8:	029b      	lsls	r3, r3, #10
 80039da:	429c      	cmp	r4, r3
 80039dc:	d10d      	bne.n	80039fa <recv+0xea>
               {
                  close(sn);
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff fcdb 	bl	800339c <close>
                  return SOCKERR_SOCKSTATUS;
 80039e6:	f06f 0306 	mvn.w	r3, #6
 80039ea:	e040      	b.n	8003a6e <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 80039ec:	79fb      	ldrb	r3, [r7, #7]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff fcd4 	bl	800339c <close>
               return SOCKERR_SOCKSTATUS;
 80039f4:	f06f 0306 	mvn.w	r3, #6
 80039f8:	e039      	b.n	8003a6e <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80039fa:	4b1f      	ldr	r3, [pc, #124]	; (8003a78 <recv+0x168>)
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	461a      	mov	r2, r3
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	fa42 f303 	asr.w	r3, r2, r3
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d004      	beq.n	8003a18 <recv+0x108>
 8003a0e:	89bb      	ldrh	r3, [r7, #12]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <recv+0x108>
 8003a14:	2300      	movs	r3, #0
 8003a16:	e02a      	b.n	8003a6e <recv+0x15e>
         if(recvsize != 0) break;
 8003a18:	89bb      	ldrh	r3, [r7, #12]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d102      	bne.n	8003a24 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 8003a1e:	e7b1      	b.n	8003984 <recv+0x74>
               if(recvsize != 0) break;
 8003a20:	bf00      	nop
 8003a22:	e000      	b.n	8003a26 <recv+0x116>
         if(recvsize != 0) break;
 8003a24:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8003a26:	89ba      	ldrh	r2, [r7, #12]
 8003a28:	88bb      	ldrh	r3, [r7, #4]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d201      	bcs.n	8003a32 <recv+0x122>
 8003a2e:	89bb      	ldrh	r3, [r7, #12]
 8003a30:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8003a32:	88ba      	ldrh	r2, [r7, #4]
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	6839      	ldr	r1, [r7, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fe fccb 	bl	80023d4 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	3301      	adds	r3, #1
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003a4a:	2140      	movs	r1, #64	; 0x40
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7fe fac1 	bl	8001fd4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8003a52:	bf00      	nop
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	3301      	adds	r3, #1
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fe fa6b 	bl	8001f3c <WIZCHIP_READ>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1f3      	bne.n	8003a54 <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8003a6c:	88bb      	ldrh	r3, [r7, #4]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd90      	pop	{r4, r7, pc}
 8003a76:	bf00      	nop
 8003a78:	2000419c 	.word	0x2000419c

08003a7c <wizchip_select>:
void ethernetHTTPRoutine(void);

void initializeHttp(void);

void wizchip_select(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, W5500_CS_Pin, GPIO_PIN_RESET);
 8003a80:	2200      	movs	r2, #0
 8003a82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a86:	4802      	ldr	r0, [pc, #8]	; (8003a90 <wizchip_select+0x14>)
 8003a88:	f006 ff54 	bl	800a934 <HAL_GPIO_WritePin>
}
 8003a8c:	bf00      	nop
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	48000400 	.word	0x48000400

08003a94 <wizchip_deselect>:

void wizchip_deselect(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, W5500_CS_Pin, GPIO_PIN_SET);
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a9e:	4802      	ldr	r0, [pc, #8]	; (8003aa8 <wizchip_deselect+0x14>)
 8003aa0:	f006 ff48 	bl	800a934 <HAL_GPIO_WritePin>
}
 8003aa4:	bf00      	nop
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	48000400 	.word	0x48000400

08003aac <W5500_Spi>:
{
    HAL_SPI_Transmit(&_W5500_SPI,buff,len,HAL_MAX_DELAY) ;
}

uint8_t W5500_Spi(uint8_t Data)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W5500_SPI, &Data, &ret, 1, 100);
 8003ab6:	f107 020f 	add.w	r2, r7, #15
 8003aba:	1df9      	adds	r1, r7, #7
 8003abc:	2364      	movs	r3, #100	; 0x64
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	4804      	ldr	r0, [pc, #16]	; (8003ad4 <W5500_Spi+0x28>)
 8003ac4:	f008 fda7 	bl	800c616 <HAL_SPI_TransmitReceive>
	return ret;
 8003ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200035c4 	.word	0x200035c4

08003ad8 <wiz5500Init>:
	wizchip_setnetinfo ( & net_info ) ;
}*/


void wiz5500Init(void)
{
 8003ad8:	b590      	push	{r4, r7, lr}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0

	uint8_t memsize[2][8] = { {2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8003ade:	4b40      	ldr	r3, [pc, #256]	; (8003be0 <wiz5500Init+0x108>)
 8003ae0:	f107 0408 	add.w	r4, r7, #8
 8003ae4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ae6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t tmp;
	//hardware reset the module
	HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_RESET);
 8003aea:	2200      	movs	r2, #0
 8003aec:	2180      	movs	r1, #128	; 0x80
 8003aee:	483d      	ldr	r0, [pc, #244]	; (8003be4 <wiz5500Init+0x10c>)
 8003af0:	f006 ff20 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_Delay(15000);
 8003af4:	f643 2098 	movw	r0, #15000	; 0x3a98
 8003af8:	f006 fbee 	bl	800a2d8 <HAL_Delay>
	HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8003afc:	2201      	movs	r2, #1
 8003afe:	2180      	movs	r1, #128	; 0x80
 8003b00:	4838      	ldr	r0, [pc, #224]	; (8003be4 <wiz5500Init+0x10c>)
 8003b02:	f006 ff17 	bl	800a934 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select,wizchip_deselect);
 8003b06:	4938      	ldr	r1, [pc, #224]	; (8003be8 <wiz5500Init+0x110>)
 8003b08:	4838      	ldr	r0, [pc, #224]	; (8003bec <wiz5500Init+0x114>)
 8003b0a:	f000 fd5f 	bl	80045cc <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_Spi,W5500_Spi);
 8003b0e:	4938      	ldr	r1, [pc, #224]	; (8003bf0 <wiz5500Init+0x118>)
 8003b10:	4837      	ldr	r0, [pc, #220]	; (8003bf0 <wiz5500Init+0x118>)
 8003b12:	f000 fd81 	bl	8004618 <reg_wizchip_spi_cbfunc>
//	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff,W5500_WriteBuff);

	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 8003b16:	f107 0308 	add.w	r3, r7, #8
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	f000 fda7 	bl	8004670 <ctlwizchip>
 8003b22:	4603      	mov	r3, r0
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d103      	bne.n	8003b32 <wiz5500Init+0x5a>
	{
		statusChipInit=1;
 8003b2a:	4b32      	ldr	r3, [pc, #200]	; (8003bf4 <wiz5500Init+0x11c>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	701a      	strb	r2, [r3, #0]
		return;
 8003b30:	e052      	b.n	8003bd8 <wiz5500Init+0x100>
	}
	/* PHY link status check */
	do
	{
		if(ctlwizchip(CW_GET_PHYSTATUS, (void*)&tmp) == -1)
 8003b32:	1dfb      	adds	r3, r7, #7
 8003b34:	4619      	mov	r1, r3
 8003b36:	200c      	movs	r0, #12
 8003b38:	f000 fd9a 	bl	8004670 <ctlwizchip>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b42:	d103      	bne.n	8003b4c <wiz5500Init+0x74>
		{
			statusPhysLink=1;
 8003b44:	4b2c      	ldr	r3, [pc, #176]	; (8003bf8 <wiz5500Init+0x120>)
 8003b46:	2201      	movs	r2, #1
 8003b48:	701a      	strb	r2, [r3, #0]
			return;
 8003b4a:	e045      	b.n	8003bd8 <wiz5500Init+0x100>
		}
		statusPhysLink=0;
 8003b4c:	4b2a      	ldr	r3, [pc, #168]	; (8003bf8 <wiz5500Init+0x120>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
	} while (tmp == PHY_LINK_OFF);
 8003b52:	79fb      	ldrb	r3, [r7, #7]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0ec      	beq.n	8003b32 <wiz5500Init+0x5a>
	HAL_Delay(3000);
 8003b58:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003b5c:	f006 fbbc 	bl	800a2d8 <HAL_Delay>
	//getVERSIONR();
	gWIZNETINFO.ip[0]=Ip_config_Ip[0];
 8003b60:	4b26      	ldr	r3, [pc, #152]	; (8003bfc <wiz5500Init+0x124>)
 8003b62:	781a      	ldrb	r2, [r3, #0]
 8003b64:	4b26      	ldr	r3, [pc, #152]	; (8003c00 <wiz5500Init+0x128>)
 8003b66:	719a      	strb	r2, [r3, #6]
	gWIZNETINFO.ip[1]=Ip_config_Ip[1];
 8003b68:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <wiz5500Init+0x124>)
 8003b6a:	785a      	ldrb	r2, [r3, #1]
 8003b6c:	4b24      	ldr	r3, [pc, #144]	; (8003c00 <wiz5500Init+0x128>)
 8003b6e:	71da      	strb	r2, [r3, #7]
	gWIZNETINFO.ip[2]=Ip_config_Ip[2];
 8003b70:	4b22      	ldr	r3, [pc, #136]	; (8003bfc <wiz5500Init+0x124>)
 8003b72:	789a      	ldrb	r2, [r3, #2]
 8003b74:	4b22      	ldr	r3, [pc, #136]	; (8003c00 <wiz5500Init+0x128>)
 8003b76:	721a      	strb	r2, [r3, #8]
	gWIZNETINFO.ip[3]=Ip_config_Ip[3];
 8003b78:	4b20      	ldr	r3, [pc, #128]	; (8003bfc <wiz5500Init+0x124>)
 8003b7a:	78da      	ldrb	r2, [r3, #3]
 8003b7c:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <wiz5500Init+0x128>)
 8003b7e:	725a      	strb	r2, [r3, #9]

	gWIZNETINFO.sn[0]=Ip_Config_Subnet[0];
 8003b80:	4b20      	ldr	r3, [pc, #128]	; (8003c04 <wiz5500Init+0x12c>)
 8003b82:	781a      	ldrb	r2, [r3, #0]
 8003b84:	4b1e      	ldr	r3, [pc, #120]	; (8003c00 <wiz5500Init+0x128>)
 8003b86:	729a      	strb	r2, [r3, #10]
	gWIZNETINFO.sn[1]=Ip_Config_Subnet[1];
 8003b88:	4b1e      	ldr	r3, [pc, #120]	; (8003c04 <wiz5500Init+0x12c>)
 8003b8a:	785a      	ldrb	r2, [r3, #1]
 8003b8c:	4b1c      	ldr	r3, [pc, #112]	; (8003c00 <wiz5500Init+0x128>)
 8003b8e:	72da      	strb	r2, [r3, #11]
	gWIZNETINFO.sn[2]=Ip_Config_Subnet[2];
 8003b90:	4b1c      	ldr	r3, [pc, #112]	; (8003c04 <wiz5500Init+0x12c>)
 8003b92:	789a      	ldrb	r2, [r3, #2]
 8003b94:	4b1a      	ldr	r3, [pc, #104]	; (8003c00 <wiz5500Init+0x128>)
 8003b96:	731a      	strb	r2, [r3, #12]
	gWIZNETINFO.sn[3]=Ip_Config_Subnet[3];
 8003b98:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <wiz5500Init+0x12c>)
 8003b9a:	78da      	ldrb	r2, [r3, #3]
 8003b9c:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <wiz5500Init+0x128>)
 8003b9e:	735a      	strb	r2, [r3, #13]

	gWIZNETINFO.gw[0]=Ip_config_gateway[0];
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <wiz5500Init+0x130>)
 8003ba2:	781a      	ldrb	r2, [r3, #0]
 8003ba4:	4b16      	ldr	r3, [pc, #88]	; (8003c00 <wiz5500Init+0x128>)
 8003ba6:	739a      	strb	r2, [r3, #14]
	gWIZNETINFO.gw[1]=Ip_config_gateway[1];
 8003ba8:	4b17      	ldr	r3, [pc, #92]	; (8003c08 <wiz5500Init+0x130>)
 8003baa:	785a      	ldrb	r2, [r3, #1]
 8003bac:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <wiz5500Init+0x128>)
 8003bae:	73da      	strb	r2, [r3, #15]
	gWIZNETINFO.gw[2]=Ip_config_gateway[2];
 8003bb0:	4b15      	ldr	r3, [pc, #84]	; (8003c08 <wiz5500Init+0x130>)
 8003bb2:	789a      	ldrb	r2, [r3, #2]
 8003bb4:	4b12      	ldr	r3, [pc, #72]	; (8003c00 <wiz5500Init+0x128>)
 8003bb6:	741a      	strb	r2, [r3, #16]
	gWIZNETINFO.gw[3]=Ip_config_gateway[3];
 8003bb8:	4b13      	ldr	r3, [pc, #76]	; (8003c08 <wiz5500Init+0x130>)
 8003bba:	78da      	ldrb	r2, [r3, #3]
 8003bbc:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <wiz5500Init+0x128>)
 8003bbe:	745a      	strb	r2, [r3, #17]
	wizchip_setnetinfo(&gWIZNETINFO);
 8003bc0:	480f      	ldr	r0, [pc, #60]	; (8003c00 <wiz5500Init+0x128>)
 8003bc2:	f001 f8f1 	bl	8004da8 <wizchip_setnetinfo>
	HAL_Delay(1000);
 8003bc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003bca:	f006 fb85 	bl	800a2d8 <HAL_Delay>


//	processDHCP();

	wizchip_getnetinfo(&checkgWIZNETINFO);
 8003bce:	480f      	ldr	r0, [pc, #60]	; (8003c0c <wiz5500Init+0x134>)
 8003bd0:	f001 f92a 	bl	8004e28 <wizchip_getnetinfo>

	initializeHttp();
 8003bd4:	f000 f81c 	bl	8003c10 <initializeHttp>

}
 8003bd8:	371c      	adds	r7, #28
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd90      	pop	{r4, r7, pc}
 8003bde:	bf00      	nop
 8003be0:	080104c4 	.word	0x080104c4
 8003be4:	48000800 	.word	0x48000800
 8003be8:	08003a95 	.word	0x08003a95
 8003bec:	08003a7d 	.word	0x08003a7d
 8003bf0:	08003aad 	.word	0x08003aad
 8003bf4:	200053c8 	.word	0x200053c8
 8003bf8:	200053c9 	.word	0x200053c9
 8003bfc:	200054f4 	.word	0x200054f4
 8003c00:	20000024 	.word	0x20000024
 8003c04:	200054f8 	.word	0x200054f8
 8003c08:	200054fc 	.word	0x200054fc
 8003c0c:	200041b8 	.word	0x200041b8

08003c10 <initializeHttp>:
		}
	}
}

void initializeHttp(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af02      	add	r7, sp, #8
	Domain_IP[0] = Ip_config_Server[0];
 8003c16:	4b0e      	ldr	r3, [pc, #56]	; (8003c50 <initializeHttp+0x40>)
 8003c18:	781a      	ldrb	r2, [r3, #0]
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <initializeHttp+0x44>)
 8003c1c:	701a      	strb	r2, [r3, #0]
	Domain_IP[1] = Ip_config_Server[1];
 8003c1e:	4b0c      	ldr	r3, [pc, #48]	; (8003c50 <initializeHttp+0x40>)
 8003c20:	785a      	ldrb	r2, [r3, #1]
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <initializeHttp+0x44>)
 8003c24:	705a      	strb	r2, [r3, #1]
	Domain_IP[2] = Ip_config_Server[2];
 8003c26:	4b0a      	ldr	r3, [pc, #40]	; (8003c50 <initializeHttp+0x40>)
 8003c28:	789a      	ldrb	r2, [r3, #2]
 8003c2a:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <initializeHttp+0x44>)
 8003c2c:	709a      	strb	r2, [r3, #2]
	Domain_IP[3] = Ip_config_Server[3];
 8003c2e:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <initializeHttp+0x40>)
 8003c30:	78da      	ldrb	r2, [r3, #3]
 8003c32:	4b08      	ldr	r3, [pc, #32]	; (8003c54 <initializeHttp+0x44>)
 8003c34:	70da      	strb	r2, [r3, #3]

	httpc_init(0, Domain_IP, Ip_config_Server_Port, g_send_buf, g_recv_buf);
 8003c36:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <initializeHttp+0x48>)
 8003c38:	881a      	ldrh	r2, [r3, #0]
 8003c3a:	4b08      	ldr	r3, [pc, #32]	; (8003c5c <initializeHttp+0x4c>)
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <initializeHttp+0x50>)
 8003c40:	4904      	ldr	r1, [pc, #16]	; (8003c54 <initializeHttp+0x44>)
 8003c42:	2000      	movs	r0, #0
 8003c44:	f7fe fc22 	bl	800248c <httpc_init>
}
 8003c48:	bf00      	nop
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	20005504 	.word	0x20005504
 8003c54:	2000003c 	.word	0x2000003c
 8003c58:	2000550a 	.word	0x2000550a
 8003c5c:	200049d4 	.word	0x200049d4
 8003c60:	200041d4 	.word	0x200041d4

08003c64 <ethernetHTTPRoutine>:

void ethernetHTTPRoutine(void)
{
 8003c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c66:	b09f      	sub	sp, #124	; 0x7c
 8003c68:	af12      	add	r7, sp, #72	; 0x48

	receivehttpcheck();
 8003c6a:	f7fe fe21 	bl	80028b0 <receivehttpcheck>
	httpc_connection_handler();
 8003c6e:	f7fe fc4b 	bl	8002508 <httpc_connection_handler>

	if(httpc_isSockOpen)
 8003c72:	4bae      	ldr	r3, [pc, #696]	; (8003f2c <ethernetHTTPRoutine+0x2c8>)
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <ethernetHTTPRoutine+0x22>
	{
		connectionCheck = httpc_connect();
 8003c7a:	f7fe fcf7 	bl	800266c <httpc_connect>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	4bab      	ldr	r3, [pc, #684]	; (8003f30 <ethernetHTTPRoutine+0x2cc>)
 8003c84:	701a      	strb	r2, [r3, #0]
	}
	if(httpc_isConnected)
 8003c86:	4bab      	ldr	r3, [pc, #684]	; (8003f34 <ethernetHTTPRoutine+0x2d0>)
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 844a 	beq.w	8004524 <ethernetHTTPRoutine+0x8c0>
			//x++;
		}
		}
#endif

		length1 = sprintf(URI,"POST /powermeter?mid=%d&bid=2 HTTP/1.0\r\n"
 8003c90:	4ba9      	ldr	r3, [pc, #676]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	461a      	mov	r2, r3
 8003c96:	4ba9      	ldr	r3, [pc, #676]	; (8003f3c <ethernetHTTPRoutine+0x2d8>)
 8003c98:	881b      	ldrh	r3, [r3, #0]
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	2322      	movs	r3, #34	; 0x22
 8003c9e:	9301      	str	r3, [sp, #4]
 8003ca0:	f240 1309 	movw	r3, #265	; 0x109
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	49a5      	ldr	r1, [pc, #660]	; (8003f40 <ethernetHTTPRoutine+0x2dc>)
 8003caa:	48a6      	ldr	r0, [pc, #664]	; (8003f44 <ethernetHTTPRoutine+0x2e0>)
 8003cac:	f00b fa40 	bl	800f130 <siprintf>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	4ba4      	ldr	r3, [pc, #656]	; (8003f48 <ethernetHTTPRoutine+0x2e4>)
 8003cb6:	801a      	strh	r2, [r3, #0]
						"Host: isc2.power-meter.acceedo.in:%d\r\n"
						"Accept: text/html\r\n"
						"Content-Type: application/json \r\n"
						"Content-Length: %d\r\n\r\n"
						"[%c",Meter_Id,Ip_config_Server_Port,265,'"');
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003cb8:	4ba3      	ldr	r3, [pc, #652]	; (8003f48 <ethernetHTTPRoutine+0x2e4>)
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4ba1      	ldr	r3, [pc, #644]	; (8003f44 <ethernetHTTPRoutine+0x2e0>)
 8003cc0:	18d5      	adds	r5, r2, r3
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][3],
 8003cc2:	4b9d      	ldr	r3, [pc, #628]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	4aa0      	ldr	r2, [pc, #640]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003cca:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003cce:	fb01 f303 	mul.w	r3, r1, r3
 8003cd2:	4413      	add	r3, r2
 8003cd4:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003cd6:	469c      	mov	ip, r3
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][3],
 8003cd8:	4b97      	ldr	r3, [pc, #604]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	4a9b      	ldr	r2, [pc, #620]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003ce0:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003ce4:	fb01 f303 	mul.w	r3, r1, r3
 8003ce8:	4413      	add	r3, r2
 8003cea:	3301      	adds	r3, #1
 8003cec:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003cee:	469e      	mov	lr, r3
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][3],
 8003cf0:	4b91      	ldr	r3, [pc, #580]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	4a95      	ldr	r2, [pc, #596]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003cf8:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003cfc:	fb01 f303 	mul.w	r3, r1, r3
 8003d00:	4413      	add	r3, r2
 8003d02:	3302      	adds	r3, #2
 8003d04:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][3],
 8003d08:	4b8b      	ldr	r3, [pc, #556]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	4a8f      	ldr	r2, [pc, #572]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003d10:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003d14:	fb01 f303 	mul.w	r3, r1, r3
 8003d18:	4413      	add	r3, r2
 8003d1a:	3303      	adds	r3, #3
 8003d1c:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d1e:	62bb      	str	r3, [r7, #40]	; 0x28
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][7],
 8003d20:	4b85      	ldr	r3, [pc, #532]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	3b01      	subs	r3, #1
 8003d26:	4a89      	ldr	r2, [pc, #548]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003d28:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003d2c:	fb01 f303 	mul.w	r3, r1, r3
 8003d30:	4413      	add	r3, r2
 8003d32:	3304      	adds	r3, #4
 8003d34:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d36:	627b      	str	r3, [r7, #36]	; 0x24
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][7],
 8003d38:	4b7f      	ldr	r3, [pc, #508]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	4a83      	ldr	r2, [pc, #524]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003d40:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003d44:	fb01 f303 	mul.w	r3, r1, r3
 8003d48:	4413      	add	r3, r2
 8003d4a:	3305      	adds	r3, #5
 8003d4c:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d4e:	623b      	str	r3, [r7, #32]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][7],
 8003d50:	4b79      	ldr	r3, [pc, #484]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	4a7d      	ldr	r2, [pc, #500]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003d58:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003d5c:	fb01 f303 	mul.w	r3, r1, r3
 8003d60:	4413      	add	r3, r2
 8003d62:	3306      	adds	r3, #6
 8003d64:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d66:	61fb      	str	r3, [r7, #28]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][7],
 8003d68:	4b73      	ldr	r3, [pc, #460]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	4a77      	ldr	r2, [pc, #476]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003d70:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003d74:	fb01 f303 	mul.w	r3, r1, r3
 8003d78:	4413      	add	r3, r2
 8003d7a:	3307      	adds	r3, #7
 8003d7c:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d7e:	61bb      	str	r3, [r7, #24]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][11],
 8003d80:	4b6d      	ldr	r3, [pc, #436]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	4a71      	ldr	r2, [pc, #452]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003d88:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003d8c:	fb01 f303 	mul.w	r3, r1, r3
 8003d90:	4413      	add	r3, r2
 8003d92:	3308      	adds	r3, #8
 8003d94:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003d96:	617b      	str	r3, [r7, #20]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][11],
 8003d98:	4b67      	ldr	r3, [pc, #412]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	4a6b      	ldr	r2, [pc, #428]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003da0:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003da4:	fb01 f303 	mul.w	r3, r1, r3
 8003da8:	4413      	add	r3, r2
 8003daa:	3309      	adds	r3, #9
 8003dac:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003dae:	613b      	str	r3, [r7, #16]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][11],
 8003db0:	4b61      	ldr	r3, [pc, #388]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	4a65      	ldr	r2, [pc, #404]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003db8:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003dbc:	fb01 f303 	mul.w	r3, r1, r3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	330a      	adds	r3, #10
 8003dc4:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003dc6:	60fb      	str	r3, [r7, #12]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][11],
 8003dc8:	4b5b      	ldr	r3, [pc, #364]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	1e5a      	subs	r2, r3, #1
 8003dce:	495f      	ldr	r1, [pc, #380]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003dd0:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	440b      	add	r3, r1
 8003dda:	330b      	adds	r3, #11
 8003ddc:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003dde:	60bb      	str	r3, [r7, #8]
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][15],
 8003de0:	4b55      	ldr	r3, [pc, #340]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	1e5a      	subs	r2, r3, #1
 8003de6:	4959      	ldr	r1, [pc, #356]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003de8:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003dec:	fb02 f303 	mul.w	r3, r2, r3
 8003df0:	440b      	add	r3, r1
 8003df2:	330c      	adds	r3, #12
 8003df4:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003df6:	461e      	mov	r6, r3
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][15],
 8003df8:	4b4f      	ldr	r3, [pc, #316]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	1e5a      	subs	r2, r3, #1
 8003dfe:	4953      	ldr	r1, [pc, #332]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003e00:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003e04:	fb02 f303 	mul.w	r3, r2, r3
 8003e08:	440b      	add	r3, r1
 8003e0a:	330d      	adds	r3, #13
 8003e0c:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003e0e:	461c      	mov	r4, r3
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][15],
 8003e10:	4b49      	ldr	r3, [pc, #292]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	1e5a      	subs	r2, r3, #1
 8003e16:	494d      	ldr	r1, [pc, #308]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003e18:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003e1c:	fb02 f303 	mul.w	r3, r2, r3
 8003e20:	440b      	add	r3, r1
 8003e22:	330e      	adds	r3, #14
 8003e24:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003e26:	4618      	mov	r0, r3
						  PowerMeterdatabase[Meter_Id-1].loc_datastore[0][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[0][15],
 8003e28:	4b43      	ldr	r3, [pc, #268]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	1e5a      	subs	r2, r3, #1
 8003e2e:	4947      	ldr	r1, [pc, #284]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003e30:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003e34:	fb02 f303 	mul.w	r3, r2, r3
 8003e38:	440b      	add	r3, r1
 8003e3a:	330f      	adds	r3, #15
 8003e3c:	781b      	ldrb	r3, [r3, #0]
		length2 =  sprintf(URI+length1,"%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003e3e:	461a      	mov	r2, r3
 8003e40:	2322      	movs	r3, #34	; 0x22
 8003e42:	930e      	str	r3, [sp, #56]	; 0x38
 8003e44:	920d      	str	r2, [sp, #52]	; 0x34
 8003e46:	900c      	str	r0, [sp, #48]	; 0x30
 8003e48:	940b      	str	r4, [sp, #44]	; 0x2c
 8003e4a:	960a      	str	r6, [sp, #40]	; 0x28
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	9209      	str	r2, [sp, #36]	; 0x24
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	9208      	str	r2, [sp, #32]
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	9207      	str	r2, [sp, #28]
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	9206      	str	r2, [sp, #24]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	9205      	str	r2, [sp, #20]
 8003e60:	69fa      	ldr	r2, [r7, #28]
 8003e62:	9204      	str	r2, [sp, #16]
 8003e64:	6a3a      	ldr	r2, [r7, #32]
 8003e66:	9203      	str	r2, [sp, #12]
 8003e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e6a:	9202      	str	r2, [sp, #8]
 8003e6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e6e:	9201      	str	r2, [sp, #4]
 8003e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e72:	9300      	str	r3, [sp, #0]
 8003e74:	4673      	mov	r3, lr
 8003e76:	4662      	mov	r2, ip
 8003e78:	4935      	ldr	r1, [pc, #212]	; (8003f50 <ethernetHTTPRoutine+0x2ec>)
 8003e7a:	4628      	mov	r0, r5
 8003e7c:	f00b f958 	bl	800f130 <siprintf>
 8003e80:	4603      	mov	r3, r0
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	4b33      	ldr	r3, [pc, #204]	; (8003f54 <ethernetHTTPRoutine+0x2f0>)
 8003e86:	801a      	strh	r2, [r3, #0]
						  '"');//48+2+15
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003e88:	4b32      	ldr	r3, [pc, #200]	; (8003f54 <ethernetHTTPRoutine+0x2f0>)
 8003e8a:	881b      	ldrh	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <ethernetHTTPRoutine+0x2e4>)
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	4413      	add	r3, r2
 8003e94:	4a2b      	ldr	r2, [pc, #172]	; (8003f44 <ethernetHTTPRoutine+0x2e0>)
 8003e96:	189d      	adds	r5, r3, r2
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[1][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][3],
 8003e98:	4b27      	ldr	r3, [pc, #156]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	4a2b      	ldr	r2, [pc, #172]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003ea0:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003ea4:	fb01 f303 	mul.w	r3, r1, r3
 8003ea8:	4413      	add	r3, r2
 8003eaa:	33c8      	adds	r3, #200	; 0xc8
 8003eac:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003eae:	62fb      	str	r3, [r7, #44]	; 0x2c
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[1][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][3],
 8003eb0:	4b21      	ldr	r3, [pc, #132]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	4a25      	ldr	r2, [pc, #148]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003eb8:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003ebc:	fb01 f303 	mul.w	r3, r1, r3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	33c9      	adds	r3, #201	; 0xc9
 8003ec4:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003ec6:	62bb      	str	r3, [r7, #40]	; 0x28
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[1][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][3],
 8003ec8:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	4a1f      	ldr	r2, [pc, #124]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003ed0:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003ed4:	fb01 f303 	mul.w	r3, r1, r3
 8003ed8:	4413      	add	r3, r2
 8003eda:	33ca      	adds	r3, #202	; 0xca
 8003edc:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003ede:	627b      	str	r3, [r7, #36]	; 0x24
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[1][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][3],
 8003ee0:	4b15      	ldr	r3, [pc, #84]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	4a19      	ldr	r2, [pc, #100]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003ee8:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003eec:	fb01 f303 	mul.w	r3, r1, r3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	33cb      	adds	r3, #203	; 0xcb
 8003ef4:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003ef6:	623b      	str	r3, [r7, #32]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][7],
 8003ef8:	4b0f      	ldr	r3, [pc, #60]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	3b01      	subs	r3, #1
 8003efe:	4a13      	ldr	r2, [pc, #76]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003f00:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003f04:	fb01 f303 	mul.w	r3, r1, r3
 8003f08:	4413      	add	r3, r2
 8003f0a:	33cc      	adds	r3, #204	; 0xcc
 8003f0c:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003f0e:	61fb      	str	r3, [r7, #28]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][7],
 8003f10:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <ethernetHTTPRoutine+0x2d4>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	4a0d      	ldr	r2, [pc, #52]	; (8003f4c <ethernetHTTPRoutine+0x2e8>)
 8003f18:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003f1c:	fb01 f303 	mul.w	r3, r1, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	33cd      	adds	r3, #205	; 0xcd
 8003f24:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003f26:	61bb      	str	r3, [r7, #24]
 8003f28:	e016      	b.n	8003f58 <ethernetHTTPRoutine+0x2f4>
 8003f2a:	bf00      	nop
 8003f2c:	200038ac 	.word	0x200038ac
 8003f30:	200041d0 	.word	0x200041d0
 8003f34:	200038ad 	.word	0x200038ad
 8003f38:	200053ca 	.word	0x200053ca
 8003f3c:	2000550a 	.word	0x2000550a
 8003f40:	080104d4 	.word	0x080104d4
 8003f44:	200051d4 	.word	0x200051d4
 8003f48:	200053cc 	.word	0x200053cc
 8003f4c:	20000134 	.word	0x20000134
 8003f50:	08010570 	.word	0x08010570
 8003f54:	200053ce 	.word	0x200053ce
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][7],
 8003f58:	4bb0      	ldr	r3, [pc, #704]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	4ab0      	ldr	r2, [pc, #704]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003f60:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003f64:	fb01 f303 	mul.w	r3, r1, r3
 8003f68:	4413      	add	r3, r2
 8003f6a:	33ce      	adds	r3, #206	; 0xce
 8003f6c:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003f6e:	617b      	str	r3, [r7, #20]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][7],
 8003f70:	4baa      	ldr	r3, [pc, #680]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	4aaa      	ldr	r2, [pc, #680]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003f78:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003f7c:	fb01 f303 	mul.w	r3, r1, r3
 8003f80:	4413      	add	r3, r2
 8003f82:	33cf      	adds	r3, #207	; 0xcf
 8003f84:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003f86:	613b      	str	r3, [r7, #16]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][11],
 8003f88:	4ba4      	ldr	r3, [pc, #656]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	4aa4      	ldr	r2, [pc, #656]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003f90:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003f94:	fb01 f303 	mul.w	r3, r1, r3
 8003f98:	4413      	add	r3, r2
 8003f9a:	33d0      	adds	r3, #208	; 0xd0
 8003f9c:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003f9e:	60fb      	str	r3, [r7, #12]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][11],
 8003fa0:	4b9e      	ldr	r3, [pc, #632]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	4a9e      	ldr	r2, [pc, #632]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003fa8:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003fac:	fb01 f303 	mul.w	r3, r1, r3
 8003fb0:	4413      	add	r3, r2
 8003fb2:	33d1      	adds	r3, #209	; 0xd1
 8003fb4:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003fb6:	60bb      	str	r3, [r7, #8]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][11],
 8003fb8:	4b98      	ldr	r3, [pc, #608]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	4a98      	ldr	r2, [pc, #608]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003fc0:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003fc4:	fb01 f303 	mul.w	r3, r1, r3
 8003fc8:	4413      	add	r3, r2
 8003fca:	33d2      	adds	r3, #210	; 0xd2
 8003fcc:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003fce:	607b      	str	r3, [r7, #4]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][11],
 8003fd0:	4b92      	ldr	r3, [pc, #584]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	1e5a      	subs	r2, r3, #1
 8003fd6:	4992      	ldr	r1, [pc, #584]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003fd8:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003fdc:	fb02 f303 	mul.w	r3, r2, r3
 8003fe0:	440b      	add	r3, r1
 8003fe2:	33d3      	adds	r3, #211	; 0xd3
 8003fe4:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003fe6:	603b      	str	r3, [r7, #0]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][15],
 8003fe8:	4b8c      	ldr	r3, [pc, #560]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	1e5a      	subs	r2, r3, #1
 8003fee:	498c      	ldr	r1, [pc, #560]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8003ff0:	f44f 7349 	mov.w	r3, #804	; 0x324
 8003ff4:	fb02 f303 	mul.w	r3, r2, r3
 8003ff8:	440b      	add	r3, r1
 8003ffa:	33d4      	adds	r3, #212	; 0xd4
 8003ffc:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8003ffe:	461e      	mov	r6, r3
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][15],
 8004000:	4b86      	ldr	r3, [pc, #536]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	1e5a      	subs	r2, r3, #1
 8004006:	4986      	ldr	r1, [pc, #536]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004008:	f44f 7349 	mov.w	r3, #804	; 0x324
 800400c:	fb02 f303 	mul.w	r3, r2, r3
 8004010:	440b      	add	r3, r1
 8004012:	33d5      	adds	r3, #213	; 0xd5
 8004014:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004016:	461c      	mov	r4, r3
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][15],
 8004018:	4b80      	ldr	r3, [pc, #512]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	1e5a      	subs	r2, r3, #1
 800401e:	4980      	ldr	r1, [pc, #512]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004020:	f44f 7349 	mov.w	r3, #804	; 0x324
 8004024:	fb02 f303 	mul.w	r3, r2, r3
 8004028:	440b      	add	r3, r1
 800402a:	33d6      	adds	r3, #214	; 0xd6
 800402c:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 800402e:	4618      	mov	r0, r3
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[1][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[1][15],
 8004030:	4b7a      	ldr	r3, [pc, #488]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	1e5a      	subs	r2, r3, #1
 8004036:	497a      	ldr	r1, [pc, #488]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004038:	f44f 7349 	mov.w	r3, #804	; 0x324
 800403c:	fb02 f303 	mul.w	r3, r2, r3
 8004040:	440b      	add	r3, r1
 8004042:	33d7      	adds	r3, #215	; 0xd7
 8004044:	781b      	ldrb	r3, [r3, #0]
		length3 =  sprintf(URI+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004046:	461a      	mov	r2, r3
 8004048:	2322      	movs	r3, #34	; 0x22
 800404a:	9310      	str	r3, [sp, #64]	; 0x40
 800404c:	920f      	str	r2, [sp, #60]	; 0x3c
 800404e:	900e      	str	r0, [sp, #56]	; 0x38
 8004050:	940d      	str	r4, [sp, #52]	; 0x34
 8004052:	960c      	str	r6, [sp, #48]	; 0x30
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	920b      	str	r2, [sp, #44]	; 0x2c
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	920a      	str	r2, [sp, #40]	; 0x28
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	9209      	str	r2, [sp, #36]	; 0x24
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	9208      	str	r2, [sp, #32]
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	9207      	str	r2, [sp, #28]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	9206      	str	r2, [sp, #24]
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	9205      	str	r2, [sp, #20]
 8004070:	69fa      	ldr	r2, [r7, #28]
 8004072:	9204      	str	r2, [sp, #16]
 8004074:	6a3a      	ldr	r2, [r7, #32]
 8004076:	9203      	str	r2, [sp, #12]
 8004078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800407a:	9202      	str	r2, [sp, #8]
 800407c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800407e:	9201      	str	r2, [sp, #4]
 8004080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	2322      	movs	r3, #34	; 0x22
 8004086:	222c      	movs	r2, #44	; 0x2c
 8004088:	4966      	ldr	r1, [pc, #408]	; (8004224 <ethernetHTTPRoutine+0x5c0>)
 800408a:	4628      	mov	r0, r5
 800408c:	f00b f850 	bl	800f130 <siprintf>
 8004090:	4603      	mov	r3, r0
 8004092:	b29a      	uxth	r2, r3
 8004094:	4b64      	ldr	r3, [pc, #400]	; (8004228 <ethernetHTTPRoutine+0x5c4>)
 8004096:	801a      	strh	r2, [r3, #0]
								  '"');
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004098:	4b63      	ldr	r3, [pc, #396]	; (8004228 <ethernetHTTPRoutine+0x5c4>)
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	4b63      	ldr	r3, [pc, #396]	; (800422c <ethernetHTTPRoutine+0x5c8>)
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	4413      	add	r3, r2
 80040a4:	4a62      	ldr	r2, [pc, #392]	; (8004230 <ethernetHTTPRoutine+0x5cc>)
 80040a6:	8812      	ldrh	r2, [r2, #0]
 80040a8:	4413      	add	r3, r2
 80040aa:	4a62      	ldr	r2, [pc, #392]	; (8004234 <ethernetHTTPRoutine+0x5d0>)
 80040ac:	189d      	adds	r5, r3, r2
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[2][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][3],
 80040ae:	4b5b      	ldr	r3, [pc, #364]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	3b01      	subs	r3, #1
 80040b4:	4a5a      	ldr	r2, [pc, #360]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80040b6:	f44f 7149 	mov.w	r1, #804	; 0x324
 80040ba:	fb01 f303 	mul.w	r3, r1, r3
 80040be:	4413      	add	r3, r2
 80040c0:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80040c4:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80040c6:	62fb      	str	r3, [r7, #44]	; 0x2c
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[2][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][3],
 80040c8:	4b54      	ldr	r3, [pc, #336]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	3b01      	subs	r3, #1
 80040ce:	4a54      	ldr	r2, [pc, #336]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80040d0:	f44f 7149 	mov.w	r1, #804	; 0x324
 80040d4:	fb01 f303 	mul.w	r3, r1, r3
 80040d8:	4413      	add	r3, r2
 80040da:	f203 1391 	addw	r3, r3, #401	; 0x191
 80040de:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80040e0:	62bb      	str	r3, [r7, #40]	; 0x28
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[2][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][3],
 80040e2:	4b4e      	ldr	r3, [pc, #312]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	3b01      	subs	r3, #1
 80040e8:	4a4d      	ldr	r2, [pc, #308]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80040ea:	f44f 7149 	mov.w	r1, #804	; 0x324
 80040ee:	fb01 f303 	mul.w	r3, r1, r3
 80040f2:	4413      	add	r3, r2
 80040f4:	f503 73c9 	add.w	r3, r3, #402	; 0x192
 80040f8:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80040fa:	627b      	str	r3, [r7, #36]	; 0x24
								 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[2][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][3],
 80040fc:	4b47      	ldr	r3, [pc, #284]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	3b01      	subs	r3, #1
 8004102:	4a47      	ldr	r2, [pc, #284]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004104:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004108:	fb01 f303 	mul.w	r3, r1, r3
 800410c:	4413      	add	r3, r2
 800410e:	f203 1393 	addw	r3, r3, #403	; 0x193
 8004112:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004114:	623b      	str	r3, [r7, #32]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][7],
 8004116:	4b41      	ldr	r3, [pc, #260]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	3b01      	subs	r3, #1
 800411c:	4a40      	ldr	r2, [pc, #256]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 800411e:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004122:	fb01 f303 	mul.w	r3, r1, r3
 8004126:	4413      	add	r3, r2
 8004128:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 800412c:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 800412e:	61fb      	str	r3, [r7, #28]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][7],
 8004130:	4b3a      	ldr	r3, [pc, #232]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	3b01      	subs	r3, #1
 8004136:	4a3a      	ldr	r2, [pc, #232]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004138:	f44f 7149 	mov.w	r1, #804	; 0x324
 800413c:	fb01 f303 	mul.w	r3, r1, r3
 8004140:	4413      	add	r3, r2
 8004142:	f203 1395 	addw	r3, r3, #405	; 0x195
 8004146:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004148:	61bb      	str	r3, [r7, #24]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][7],
 800414a:	4b34      	ldr	r3, [pc, #208]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	3b01      	subs	r3, #1
 8004150:	4a33      	ldr	r2, [pc, #204]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004152:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004156:	fb01 f303 	mul.w	r3, r1, r3
 800415a:	4413      	add	r3, r2
 800415c:	f503 73cb 	add.w	r3, r3, #406	; 0x196
 8004160:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004162:	617b      	str	r3, [r7, #20]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][7],
 8004164:	4b2d      	ldr	r3, [pc, #180]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	3b01      	subs	r3, #1
 800416a:	4a2d      	ldr	r2, [pc, #180]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 800416c:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004170:	fb01 f303 	mul.w	r3, r1, r3
 8004174:	4413      	add	r3, r2
 8004176:	f203 1397 	addw	r3, r3, #407	; 0x197
 800417a:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 800417c:	613b      	str	r3, [r7, #16]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][11],
 800417e:	4b27      	ldr	r3, [pc, #156]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	3b01      	subs	r3, #1
 8004184:	4a26      	ldr	r2, [pc, #152]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004186:	f44f 7149 	mov.w	r1, #804	; 0x324
 800418a:	fb01 f303 	mul.w	r3, r1, r3
 800418e:	4413      	add	r3, r2
 8004190:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8004194:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004196:	60fb      	str	r3, [r7, #12]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][11],
 8004198:	4b20      	ldr	r3, [pc, #128]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	3b01      	subs	r3, #1
 800419e:	4a20      	ldr	r2, [pc, #128]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80041a0:	f44f 7149 	mov.w	r1, #804	; 0x324
 80041a4:	fb01 f303 	mul.w	r3, r1, r3
 80041a8:	4413      	add	r3, r2
 80041aa:	f203 1399 	addw	r3, r3, #409	; 0x199
 80041ae:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80041b0:	60bb      	str	r3, [r7, #8]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][11],
 80041b2:	4b1a      	ldr	r3, [pc, #104]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	4a19      	ldr	r2, [pc, #100]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80041ba:	f44f 7149 	mov.w	r1, #804	; 0x324
 80041be:	fb01 f303 	mul.w	r3, r1, r3
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 73cd 	add.w	r3, r3, #410	; 0x19a
 80041c8:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80041ca:	607b      	str	r3, [r7, #4]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][11],
 80041cc:	4b13      	ldr	r3, [pc, #76]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	1e5a      	subs	r2, r3, #1
 80041d2:	4913      	ldr	r1, [pc, #76]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80041d4:	f44f 7349 	mov.w	r3, #804	; 0x324
 80041d8:	fb02 f303 	mul.w	r3, r2, r3
 80041dc:	440b      	add	r3, r1
 80041de:	f203 139b 	addw	r3, r3, #411	; 0x19b
 80041e2:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80041e4:	603b      	str	r3, [r7, #0]
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][15],
 80041e6:	4b0d      	ldr	r3, [pc, #52]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	1e5a      	subs	r2, r3, #1
 80041ec:	490c      	ldr	r1, [pc, #48]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 80041ee:	f44f 7349 	mov.w	r3, #804	; 0x324
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	440b      	add	r3, r1
 80041f8:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 80041fc:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 80041fe:	461e      	mov	r6, r3
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][15],
 8004200:	4b06      	ldr	r3, [pc, #24]	; (800421c <ethernetHTTPRoutine+0x5b8>)
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	1e5a      	subs	r2, r3, #1
 8004206:	4906      	ldr	r1, [pc, #24]	; (8004220 <ethernetHTTPRoutine+0x5bc>)
 8004208:	f44f 7349 	mov.w	r3, #804	; 0x324
 800420c:	fb02 f303 	mul.w	r3, r2, r3
 8004210:	440b      	add	r3, r1
 8004212:	f203 139d 	addw	r3, r3, #413	; 0x19d
 8004216:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004218:	461c      	mov	r4, r3
 800421a:	e00d      	b.n	8004238 <ethernetHTTPRoutine+0x5d4>
 800421c:	200053ca 	.word	0x200053ca
 8004220:	20000134 	.word	0x20000134
 8004224:	080105c4 	.word	0x080105c4
 8004228:	200053d0 	.word	0x200053d0
 800422c:	200053ce 	.word	0x200053ce
 8004230:	200053cc 	.word	0x200053cc
 8004234:	200051d4 	.word	0x200051d4
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][15],
 8004238:	4ba9      	ldr	r3, [pc, #676]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	1e5a      	subs	r2, r3, #1
 800423e:	49a9      	ldr	r1, [pc, #676]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004240:	f44f 7349 	mov.w	r3, #804	; 0x324
 8004244:	fb02 f303 	mul.w	r3, r2, r3
 8004248:	440b      	add	r3, r1
 800424a:	f503 73cf 	add.w	r3, r3, #414	; 0x19e
 800424e:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 8004250:	4618      	mov	r0, r3
								  PowerMeterdatabase[Meter_Id-1].loc_datastore[2][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[2][15],
 8004252:	4ba3      	ldr	r3, [pc, #652]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	1e5a      	subs	r2, r3, #1
 8004258:	49a2      	ldr	r1, [pc, #648]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 800425a:	f44f 7349 	mov.w	r3, #804	; 0x324
 800425e:	fb02 f303 	mul.w	r3, r2, r3
 8004262:	440b      	add	r3, r1
 8004264:	f203 139f 	addw	r3, r3, #415	; 0x19f
 8004268:	781b      	ldrb	r3, [r3, #0]
		length4 =  sprintf(URI+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c",
 800426a:	461a      	mov	r2, r3
 800426c:	2322      	movs	r3, #34	; 0x22
 800426e:	9310      	str	r3, [sp, #64]	; 0x40
 8004270:	920f      	str	r2, [sp, #60]	; 0x3c
 8004272:	900e      	str	r0, [sp, #56]	; 0x38
 8004274:	940d      	str	r4, [sp, #52]	; 0x34
 8004276:	960c      	str	r6, [sp, #48]	; 0x30
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	920b      	str	r2, [sp, #44]	; 0x2c
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	920a      	str	r2, [sp, #40]	; 0x28
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	9209      	str	r2, [sp, #36]	; 0x24
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	9208      	str	r2, [sp, #32]
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	9207      	str	r2, [sp, #28]
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	9206      	str	r2, [sp, #24]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	9205      	str	r2, [sp, #20]
 8004294:	69fa      	ldr	r2, [r7, #28]
 8004296:	9204      	str	r2, [sp, #16]
 8004298:	6a3a      	ldr	r2, [r7, #32]
 800429a:	9203      	str	r2, [sp, #12]
 800429c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800429e:	9202      	str	r2, [sp, #8]
 80042a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042a2:	9201      	str	r2, [sp, #4]
 80042a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	2322      	movs	r3, #34	; 0x22
 80042aa:	222c      	movs	r2, #44	; 0x2c
 80042ac:	498e      	ldr	r1, [pc, #568]	; (80044e8 <ethernetHTTPRoutine+0x884>)
 80042ae:	4628      	mov	r0, r5
 80042b0:	f00a ff3e 	bl	800f130 <siprintf>
 80042b4:	4603      	mov	r3, r0
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	4b8c      	ldr	r3, [pc, #560]	; (80044ec <ethernetHTTPRoutine+0x888>)
 80042ba:	801a      	strh	r2, [r3, #0]
								  '"');
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 80042bc:	4b8b      	ldr	r3, [pc, #556]	; (80044ec <ethernetHTTPRoutine+0x888>)
 80042be:	881b      	ldrh	r3, [r3, #0]
 80042c0:	461a      	mov	r2, r3
 80042c2:	4b8b      	ldr	r3, [pc, #556]	; (80044f0 <ethernetHTTPRoutine+0x88c>)
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	4413      	add	r3, r2
 80042c8:	4a8a      	ldr	r2, [pc, #552]	; (80044f4 <ethernetHTTPRoutine+0x890>)
 80042ca:	8812      	ldrh	r2, [r2, #0]
 80042cc:	4413      	add	r3, r2
 80042ce:	4a8a      	ldr	r2, [pc, #552]	; (80044f8 <ethernetHTTPRoutine+0x894>)
 80042d0:	8812      	ldrh	r2, [r2, #0]
 80042d2:	4413      	add	r3, r2
 80042d4:	4a89      	ldr	r2, [pc, #548]	; (80044fc <ethernetHTTPRoutine+0x898>)
 80042d6:	189d      	adds	r5, r3, r2
										 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[3][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][3],
 80042d8:	4b81      	ldr	r3, [pc, #516]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	3b01      	subs	r3, #1
 80042de:	4a81      	ldr	r2, [pc, #516]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 80042e0:	f44f 7149 	mov.w	r1, #804	; 0x324
 80042e4:	fb01 f303 	mul.w	r3, r1, r3
 80042e8:	4413      	add	r3, r2
 80042ea:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80042ee:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 80042f0:	62fb      	str	r3, [r7, #44]	; 0x2c
										 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[3][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][3],
 80042f2:	4b7b      	ldr	r3, [pc, #492]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	4a7a      	ldr	r2, [pc, #488]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 80042fa:	f44f 7149 	mov.w	r1, #804	; 0x324
 80042fe:	fb01 f303 	mul.w	r3, r1, r3
 8004302:	4413      	add	r3, r2
 8004304:	f203 2359 	addw	r3, r3, #601	; 0x259
 8004308:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 800430a:	62bb      	str	r3, [r7, #40]	; 0x28
										 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[3][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][3],
 800430c:	4b74      	ldr	r3, [pc, #464]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	3b01      	subs	r3, #1
 8004312:	4a74      	ldr	r2, [pc, #464]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004314:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004318:	fb01 f303 	mul.w	r3, r1, r3
 800431c:	4413      	add	r3, r2
 800431e:	f203 235a 	addw	r3, r3, #602	; 0x25a
 8004322:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 8004324:	627b      	str	r3, [r7, #36]	; 0x24
										 ',','"',PowerMeterdatabase[Meter_Id-1].loc_datastore[3][0],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][1],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][2],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][3],
 8004326:	4b6e      	ldr	r3, [pc, #440]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	3b01      	subs	r3, #1
 800432c:	4a6d      	ldr	r2, [pc, #436]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 800432e:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004332:	fb01 f303 	mul.w	r3, r1, r3
 8004336:	4413      	add	r3, r2
 8004338:	f203 235b 	addw	r3, r3, #603	; 0x25b
 800433c:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 800433e:	623b      	str	r3, [r7, #32]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][7],
 8004340:	4b67      	ldr	r3, [pc, #412]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	3b01      	subs	r3, #1
 8004346:	4a67      	ldr	r2, [pc, #412]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004348:	f44f 7149 	mov.w	r1, #804	; 0x324
 800434c:	fb01 f303 	mul.w	r3, r1, r3
 8004350:	4413      	add	r3, r2
 8004352:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8004356:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 8004358:	61fb      	str	r3, [r7, #28]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][7],
 800435a:	4b61      	ldr	r3, [pc, #388]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	3b01      	subs	r3, #1
 8004360:	4a60      	ldr	r2, [pc, #384]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004362:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004366:	fb01 f303 	mul.w	r3, r1, r3
 800436a:	4413      	add	r3, r2
 800436c:	f203 235d 	addw	r3, r3, #605	; 0x25d
 8004370:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 8004372:	61bb      	str	r3, [r7, #24]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][7],
 8004374:	4b5a      	ldr	r3, [pc, #360]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	3b01      	subs	r3, #1
 800437a:	4a5a      	ldr	r2, [pc, #360]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 800437c:	f44f 7149 	mov.w	r1, #804	; 0x324
 8004380:	fb01 f303 	mul.w	r3, r1, r3
 8004384:	4413      	add	r3, r2
 8004386:	f203 235e 	addw	r3, r3, #606	; 0x25e
 800438a:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 800438c:	617b      	str	r3, [r7, #20]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][4],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][5],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][6],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][7],
 800438e:	4b54      	ldr	r3, [pc, #336]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	3b01      	subs	r3, #1
 8004394:	4a53      	ldr	r2, [pc, #332]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004396:	f44f 7149 	mov.w	r1, #804	; 0x324
 800439a:	fb01 f303 	mul.w	r3, r1, r3
 800439e:	4413      	add	r3, r2
 80043a0:	f203 235f 	addw	r3, r3, #607	; 0x25f
 80043a4:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 80043a6:	613b      	str	r3, [r7, #16]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][11],
 80043a8:	4b4d      	ldr	r3, [pc, #308]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	3b01      	subs	r3, #1
 80043ae:	4a4d      	ldr	r2, [pc, #308]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 80043b0:	f44f 7149 	mov.w	r1, #804	; 0x324
 80043b4:	fb01 f303 	mul.w	r3, r1, r3
 80043b8:	4413      	add	r3, r2
 80043ba:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80043be:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 80043c0:	60fb      	str	r3, [r7, #12]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][11],
 80043c2:	4b47      	ldr	r3, [pc, #284]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	4a46      	ldr	r2, [pc, #280]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 80043ca:	f44f 7149 	mov.w	r1, #804	; 0x324
 80043ce:	fb01 f303 	mul.w	r3, r1, r3
 80043d2:	4413      	add	r3, r2
 80043d4:	f203 2361 	addw	r3, r3, #609	; 0x261
 80043d8:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 80043da:	60bb      	str	r3, [r7, #8]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][11],
 80043dc:	4b40      	ldr	r3, [pc, #256]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	4a40      	ldr	r2, [pc, #256]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 80043e4:	f44f 7149 	mov.w	r1, #804	; 0x324
 80043e8:	fb01 f303 	mul.w	r3, r1, r3
 80043ec:	4413      	add	r3, r2
 80043ee:	f203 2362 	addw	r3, r3, #610	; 0x262
 80043f2:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 80043f4:	607b      	str	r3, [r7, #4]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][8],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][9],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][10],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][11],
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	1e5a      	subs	r2, r3, #1
 80043fc:	4939      	ldr	r1, [pc, #228]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 80043fe:	f44f 7349 	mov.w	r3, #804	; 0x324
 8004402:	fb02 f303 	mul.w	r3, r2, r3
 8004406:	440b      	add	r3, r1
 8004408:	f203 2363 	addw	r3, r3, #611	; 0x263
 800440c:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 800440e:	603b      	str	r3, [r7, #0]
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][15],
 8004410:	4b33      	ldr	r3, [pc, #204]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	1e5a      	subs	r2, r3, #1
 8004416:	4933      	ldr	r1, [pc, #204]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004418:	f44f 7349 	mov.w	r3, #804	; 0x324
 800441c:	fb02 f303 	mul.w	r3, r2, r3
 8004420:	440b      	add	r3, r1
 8004422:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8004426:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 8004428:	461e      	mov	r6, r3
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][15],
 800442a:	4b2d      	ldr	r3, [pc, #180]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	1e5a      	subs	r2, r3, #1
 8004430:	492c      	ldr	r1, [pc, #176]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004432:	f44f 7349 	mov.w	r3, #804	; 0x324
 8004436:	fb02 f303 	mul.w	r3, r2, r3
 800443a:	440b      	add	r3, r1
 800443c:	f203 2365 	addw	r3, r3, #613	; 0x265
 8004440:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 8004442:	461c      	mov	r4, r3
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][15],
 8004444:	4b26      	ldr	r3, [pc, #152]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	1e5a      	subs	r2, r3, #1
 800444a:	4926      	ldr	r1, [pc, #152]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 800444c:	f44f 7349 	mov.w	r3, #804	; 0x324
 8004450:	fb02 f303 	mul.w	r3, r2, r3
 8004454:	440b      	add	r3, r1
 8004456:	f203 2366 	addw	r3, r3, #614	; 0x266
 800445a:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 800445c:	4618      	mov	r0, r3
										  PowerMeterdatabase[Meter_Id-1].loc_datastore[3][12],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][13],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][14],PowerMeterdatabase[Meter_Id-1].loc_datastore[3][15],
 800445e:	4b20      	ldr	r3, [pc, #128]	; (80044e0 <ethernetHTTPRoutine+0x87c>)
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	1e5a      	subs	r2, r3, #1
 8004464:	491f      	ldr	r1, [pc, #124]	; (80044e4 <ethernetHTTPRoutine+0x880>)
 8004466:	f44f 7349 	mov.w	r3, #804	; 0x324
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	440b      	add	r3, r1
 8004470:	f203 2367 	addw	r3, r3, #615	; 0x267
 8004474:	781b      	ldrb	r3, [r3, #0]
		length5 = sprintf(URI+length4+length3+length2+length1,"%c%c%03d,%03d,%03d,%03d,%03d,%03d,%03d%,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d,%03d%c%c",
 8004476:	461a      	mov	r2, r3
 8004478:	235d      	movs	r3, #93	; 0x5d
 800447a:	9311      	str	r3, [sp, #68]	; 0x44
 800447c:	2322      	movs	r3, #34	; 0x22
 800447e:	9310      	str	r3, [sp, #64]	; 0x40
 8004480:	920f      	str	r2, [sp, #60]	; 0x3c
 8004482:	900e      	str	r0, [sp, #56]	; 0x38
 8004484:	940d      	str	r4, [sp, #52]	; 0x34
 8004486:	960c      	str	r6, [sp, #48]	; 0x30
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	920b      	str	r2, [sp, #44]	; 0x2c
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	920a      	str	r2, [sp, #40]	; 0x28
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	9209      	str	r2, [sp, #36]	; 0x24
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	9208      	str	r2, [sp, #32]
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	9207      	str	r2, [sp, #28]
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	9206      	str	r2, [sp, #24]
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	9205      	str	r2, [sp, #20]
 80044a4:	69fa      	ldr	r2, [r7, #28]
 80044a6:	9204      	str	r2, [sp, #16]
 80044a8:	6a3a      	ldr	r2, [r7, #32]
 80044aa:	9203      	str	r2, [sp, #12]
 80044ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ae:	9202      	str	r2, [sp, #8]
 80044b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044b2:	9201      	str	r2, [sp, #4]
 80044b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	2322      	movs	r3, #34	; 0x22
 80044ba:	222c      	movs	r2, #44	; 0x2c
 80044bc:	4910      	ldr	r1, [pc, #64]	; (8004500 <ethernetHTTPRoutine+0x89c>)
 80044be:	4628      	mov	r0, r5
 80044c0:	f00a fe36 	bl	800f130 <siprintf>
 80044c4:	4603      	mov	r3, r0
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	4b0e      	ldr	r3, [pc, #56]	; (8004504 <ethernetHTTPRoutine+0x8a0>)
 80044ca:	801a      	strh	r2, [r3, #0]
				"%c30,183,72,48,10,100,72,48,28,101,78,34%c,"
				"%c40,183,72,48,10,100,72,48,28,101,78,34%c,"
				"%c20,183,72,48,10,100,72,48,28,101,78,34%c]",Meter_Id,165,'"','"','"','"','"','"','"','"');
#endif
		//request.method = (uint8_t *)HTTP_POST;
		request.uri = (uint8_t *)URI;
 80044cc:	4b0e      	ldr	r3, [pc, #56]	; (8004508 <ethernetHTTPRoutine+0x8a4>)
 80044ce:	4a0b      	ldr	r2, [pc, #44]	; (80044fc <ethernetHTTPRoutine+0x898>)
 80044d0:	605a      	str	r2, [r3, #4]
		//request.host = (uint8_t *)Domain_name;
	    request.connection=(uint8_t *)HTTP_CONNECTION_CLOSE;
 80044d2:	4b0d      	ldr	r3, [pc, #52]	; (8004508 <ethernetHTTPRoutine+0x8a4>)
 80044d4:	4a0d      	ldr	r2, [pc, #52]	; (800450c <ethernetHTTPRoutine+0x8a8>)
 80044d6:	611a      	str	r2, [r3, #16]
	   // request.content_type = (uint8_t *)HTTP_CTYPE_TEXT_HTML;

		// HTTP client example #1: Function for send HTTP request (header and body fields are integrated)
			{
			httpc_send(&request, g_recv_buf, g_send_buf, 0);
 80044d8:	2300      	movs	r3, #0
 80044da:	4a0d      	ldr	r2, [pc, #52]	; (8004510 <ethernetHTTPRoutine+0x8ac>)
 80044dc:	490d      	ldr	r1, [pc, #52]	; (8004514 <ethernetHTTPRoutine+0x8b0>)
 80044de:	e01b      	b.n	8004518 <ethernetHTTPRoutine+0x8b4>
 80044e0:	200053ca 	.word	0x200053ca
 80044e4:	20000134 	.word	0x20000134
 80044e8:	080105c4 	.word	0x080105c4
 80044ec:	200053d2 	.word	0x200053d2
 80044f0:	200053d0 	.word	0x200053d0
 80044f4:	200053ce 	.word	0x200053ce
 80044f8:	200053cc 	.word	0x200053cc
 80044fc:	200051d4 	.word	0x200051d4
 8004500:	0801061c 	.word	0x0801061c
 8004504:	200053d4 	.word	0x200053d4
 8004508:	20000004 	.word	0x20000004
 800450c:	08010678 	.word	0x08010678
 8004510:	200041d4 	.word	0x200041d4
 8004514:	200049d4 	.word	0x200049d4
 8004518:	4804      	ldr	r0, [pc, #16]	; (800452c <ethernetHTTPRoutine+0x8c8>)
 800451a:	f7fe f8d3 	bl	80026c4 <httpc_send>
			}
			flag_sent_http_request = ENABLE;
 800451e:	4b04      	ldr	r3, [pc, #16]	; (8004530 <ethernetHTTPRoutine+0x8cc>)
 8004520:	2201      	movs	r2, #1
 8004522:	701a      	strb	r2, [r3, #0]
		}
		// Recv: HTTP response

	}

}
 8004524:	bf00      	nop
 8004526:	3734      	adds	r7, #52	; 0x34
 8004528:	46bd      	mov	sp, r7
 800452a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800452c:	20000004 	.word	0x20000004
 8004530:	200041cf 	.word	0x200041cf

08004534 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
 8004538:	bf00      	nop
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8004542:	b480      	push	{r7}
 8004544:	af00      	add	r7, sp, #0
 8004546:	bf00      	nop
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
 8004554:	bf00      	nop
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800455e:	b480      	push	{r7}
 8004560:	af00      	add	r7, sp, #0
 8004562:	bf00      	nop
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	b2db      	uxtb	r3, r3
 800457a:	4618      	mov	r0, r3
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	460b      	mov	r3, r1
 8004590:	70fb      	strb	r3, [r7, #3]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	78fa      	ldrb	r2, [r7, #3]
 8004596:	701a      	strb	r2, [r3, #0]
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	2300      	movs	r3, #0
 80045aa:	4618      	mov	r0, r3
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	4603      	mov	r3, r0
 80045bc:	71fb      	strb	r3, [r7, #7]
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
	...

080045cc <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <reg_wizchip_cs_cbfunc+0x16>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d106      	bne.n	80045f0 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80045e2:	4b0a      	ldr	r3, [pc, #40]	; (800460c <reg_wizchip_cs_cbfunc+0x40>)
 80045e4:	4a0a      	ldr	r2, [pc, #40]	; (8004610 <reg_wizchip_cs_cbfunc+0x44>)
 80045e6:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80045e8:	4b08      	ldr	r3, [pc, #32]	; (800460c <reg_wizchip_cs_cbfunc+0x40>)
 80045ea:	4a0a      	ldr	r2, [pc, #40]	; (8004614 <reg_wizchip_cs_cbfunc+0x48>)
 80045ec:	619a      	str	r2, [r3, #24]
 80045ee:	e006      	b.n	80045fe <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80045f0:	4a06      	ldr	r2, [pc, #24]	; (800460c <reg_wizchip_cs_cbfunc+0x40>)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80045f6:	4a05      	ldr	r2, [pc, #20]	; (800460c <reg_wizchip_cs_cbfunc+0x40>)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	6193      	str	r3, [r2, #24]
   }
}
 80045fc:	bf00      	nop
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	20000040 	.word	0x20000040
 8004610:	08004551 	.word	0x08004551
 8004614:	0800455f 	.word	0x0800455f

08004618 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8004622:	bf00      	nop
 8004624:	4b0f      	ldr	r3, [pc, #60]	; (8004664 <reg_wizchip_spi_cbfunc+0x4c>)
 8004626:	881b      	ldrh	r3, [r3, #0]
 8004628:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f9      	beq.n	8004624 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <reg_wizchip_spi_cbfunc+0x24>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d106      	bne.n	800464a <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800463c:	4b09      	ldr	r3, [pc, #36]	; (8004664 <reg_wizchip_spi_cbfunc+0x4c>)
 800463e:	4a0a      	ldr	r2, [pc, #40]	; (8004668 <reg_wizchip_spi_cbfunc+0x50>)
 8004640:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8004642:	4b08      	ldr	r3, [pc, #32]	; (8004664 <reg_wizchip_spi_cbfunc+0x4c>)
 8004644:	4a09      	ldr	r2, [pc, #36]	; (800466c <reg_wizchip_spi_cbfunc+0x54>)
 8004646:	621a      	str	r2, [r3, #32]
 8004648:	e006      	b.n	8004658 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800464a:	4a06      	ldr	r2, [pc, #24]	; (8004664 <reg_wizchip_spi_cbfunc+0x4c>)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8004650:	4a04      	ldr	r2, [pc, #16]	; (8004664 <reg_wizchip_spi_cbfunc+0x4c>)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	6213      	str	r3, [r2, #32]
   }
}
 8004656:	bf00      	nop
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	20000040 	.word	0x20000040
 8004668:	080045a5 	.word	0x080045a5
 800466c:	080045b5 	.word	0x080045b5

08004670 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8004670:	b590      	push	{r4, r7, lr}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
 8004676:	4603      	mov	r3, r0
 8004678:	6039      	str	r1, [r7, #0]
 800467a:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8004680:	2300      	movs	r3, #0
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	2b0f      	cmp	r3, #15
 800468c:	f200 80c7 	bhi.w	800481e <ctlwizchip+0x1ae>
 8004690:	a201      	add	r2, pc, #4	; (adr r2, 8004698 <ctlwizchip+0x28>)
 8004692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004696:	bf00      	nop
 8004698:	080046d9 	.word	0x080046d9
 800469c:	080046df 	.word	0x080046df
 80046a0:	0800470b 	.word	0x0800470b
 80046a4:	080046ff 	.word	0x080046ff
 80046a8:	08004719 	.word	0x08004719
 80046ac:	08004725 	.word	0x08004725
 80046b0:	08004733 	.word	0x08004733
 80046b4:	08004759 	.word	0x08004759
 80046b8:	0800477f 	.word	0x0800477f
 80046bc:	080047c3 	.word	0x080047c3
 80046c0:	080047c9 	.word	0x080047c9
 80046c4:	080047d1 	.word	0x080047d1
 80046c8:	08004825 	.word	0x08004825
 80046cc:	080047d9 	.word	0x080047d9
 80046d0:	080047e7 	.word	0x080047e7
 80046d4:	08004803 	.word	0x08004803
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80046d8:	f000 f8ac 	bl	8004834 <wizchip_sw_reset>
         break;
 80046dc:	e0a3      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d004      	beq.n	80046ee <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	3308      	adds	r3, #8
 80046ec:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	4611      	mov	r1, r2
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 f8e9 	bl	80048cc <wizchip_init>
 80046fa:	4603      	mov	r3, r0
 80046fc:	e094      	b.n	8004828 <ctlwizchip+0x1b8>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 f96e 	bl	80049e4 <wizchip_clrinterrupt>
         break;
 8004708:	e08d      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 800470a:	f000 f99f 	bl	8004a4c <wizchip_getinterrupt>
 800470e:	4603      	mov	r3, r0
 8004710:	461a      	mov	r2, r3
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	801a      	strh	r2, [r3, #0]
         break;
 8004716:	e086      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	881b      	ldrh	r3, [r3, #0]
 800471c:	4618      	mov	r0, r3
 800471e:	f000 f9ba 	bl	8004a96 <wizchip_setinterruptmask>
         break;         
 8004722:	e080      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8004724:	f000 f9d2 	bl	8004acc <wizchip_getinterruptmask>
 8004728:	4603      	mov	r3, r0
 800472a:	461a      	mov	r2, r3
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	801a      	strh	r2, [r3, #0]
         break;
 8004730:	e079      	b.n	8004826 <ctlwizchip+0x1b6>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	881b      	ldrh	r3, [r3, #0]
 8004736:	0a1b      	lsrs	r3, r3, #8
 8004738:	b29b      	uxth	r3, r3
 800473a:	b2db      	uxtb	r3, r3
 800473c:	4619      	mov	r1, r3
 800473e:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8004742:	f7fd fc47 	bl	8001fd4 <WIZCHIP_WRITE>
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	b2db      	uxtb	r3, r3
 800474c:	4619      	mov	r1, r3
 800474e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8004752:	f7fd fc3f 	bl	8001fd4 <WIZCHIP_WRITE>
         break;
 8004756:	e066      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8004758:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800475c:	f7fd fbee 	bl	8001f3c <WIZCHIP_READ>
 8004760:	4603      	mov	r3, r0
 8004762:	b29b      	uxth	r3, r3
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	b29c      	uxth	r4, r3
 8004768:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800476c:	f7fd fbe6 	bl	8001f3c <WIZCHIP_READ>
 8004770:	4603      	mov	r3, r0
 8004772:	b29b      	uxth	r3, r3
 8004774:	4423      	add	r3, r4
 8004776:	b29a      	uxth	r2, r3
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	801a      	strh	r2, [r3, #0]
         break;
 800477c:	e053      	b.n	8004826 <ctlwizchip+0x1b6>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800477e:	4b2c      	ldr	r3, [pc, #176]	; (8004830 <ctlwizchip+0x1c0>)
 8004780:	789a      	ldrb	r2, [r3, #2]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	3301      	adds	r3, #1
 800478a:	4a29      	ldr	r2, [pc, #164]	; (8004830 <ctlwizchip+0x1c0>)
 800478c:	78d2      	ldrb	r2, [r2, #3]
 800478e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	3302      	adds	r3, #2
 8004794:	4a26      	ldr	r2, [pc, #152]	; (8004830 <ctlwizchip+0x1c0>)
 8004796:	7912      	ldrb	r2, [r2, #4]
 8004798:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	3303      	adds	r3, #3
 800479e:	4a24      	ldr	r2, [pc, #144]	; (8004830 <ctlwizchip+0x1c0>)
 80047a0:	7952      	ldrb	r2, [r2, #5]
 80047a2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	3304      	adds	r3, #4
 80047a8:	4a21      	ldr	r2, [pc, #132]	; (8004830 <ctlwizchip+0x1c0>)
 80047aa:	7992      	ldrb	r2, [r2, #6]
 80047ac:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	3305      	adds	r3, #5
 80047b2:	4a1f      	ldr	r2, [pc, #124]	; (8004830 <ctlwizchip+0x1c0>)
 80047b4:	79d2      	ldrb	r2, [r2, #7]
 80047b6:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	3306      	adds	r3, #6
 80047bc:	2200      	movs	r2, #0
 80047be:	701a      	strb	r2, [r3, #0]
         break;
 80047c0:	e031      	b.n	8004826 <ctlwizchip+0x1b6>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 80047c2:	f000 f9d5 	bl	8004b70 <wizphy_reset>
         break;
 80047c6:	e02e      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80047c8:	6838      	ldr	r0, [r7, #0]
 80047ca:	f000 f9f8 	bl	8004bbe <wizphy_setphyconf>
         break;
 80047ce:	e02a      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80047d0:	6838      	ldr	r0, [r7, #0]
 80047d2:	f000 fa36 	bl	8004c42 <wizphy_getphyconf>
         break;
 80047d6:	e026      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 fa99 	bl	8004d14 <wizphy_setphypmode>
 80047e2:	4603      	mov	r3, r0
 80047e4:	e020      	b.n	8004828 <ctlwizchip+0x1b8>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80047e6:	f000 f9aa 	bl	8004b3e <wizphy_getphypmode>
 80047ea:	4603      	mov	r3, r0
 80047ec:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80047ee:	7dfb      	ldrb	r3, [r7, #23]
 80047f0:	2bff      	cmp	r3, #255	; 0xff
 80047f2:	d102      	bne.n	80047fa <ctlwizchip+0x18a>
 80047f4:	f04f 33ff 	mov.w	r3, #4294967295
 80047f8:	e016      	b.n	8004828 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	7dfa      	ldrb	r2, [r7, #23]
 80047fe:	701a      	strb	r2, [r3, #0]
         break;
 8004800:	e011      	b.n	8004826 <ctlwizchip+0x1b6>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8004802:	f000 f986 	bl	8004b12 <wizphy_getphylink>
 8004806:	4603      	mov	r3, r0
 8004808:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800480a:	7dfb      	ldrb	r3, [r7, #23]
 800480c:	2bff      	cmp	r3, #255	; 0xff
 800480e:	d102      	bne.n	8004816 <ctlwizchip+0x1a6>
 8004810:	f04f 33ff 	mov.w	r3, #4294967295
 8004814:	e008      	b.n	8004828 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	7dfa      	ldrb	r2, [r7, #23]
 800481a:	701a      	strb	r2, [r3, #0]
         break;
 800481c:	e003      	b.n	8004826 <ctlwizchip+0x1b6>
   #endif      
      default:
         return -1;
 800481e:	f04f 33ff 	mov.w	r3, #4294967295
 8004822:	e001      	b.n	8004828 <ctlwizchip+0x1b8>
         break;
 8004824:	bf00      	nop
   }
   return 0;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	371c      	adds	r7, #28
 800482c:	46bd      	mov	sp, r7
 800482e:	bd90      	pop	{r4, r7, pc}
 8004830:	20000040 	.word	0x20000040

08004834 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800483a:	1d3b      	adds	r3, r7, #4
 800483c:	2206      	movs	r2, #6
 800483e:	4619      	mov	r1, r3
 8004840:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004844:	f7fd fc14 	bl	8002070 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8004848:	f107 0314 	add.w	r3, r7, #20
 800484c:	2204      	movs	r2, #4
 800484e:	4619      	mov	r1, r3
 8004850:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004854:	f7fd fc0c 	bl	8002070 <WIZCHIP_READ_BUF>
 8004858:	f107 0310 	add.w	r3, r7, #16
 800485c:	2204      	movs	r2, #4
 800485e:	4619      	mov	r1, r3
 8004860:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004864:	f7fd fc04 	bl	8002070 <WIZCHIP_READ_BUF>
 8004868:	f107 030c 	add.w	r3, r7, #12
 800486c:	2204      	movs	r2, #4
 800486e:	4619      	mov	r1, r3
 8004870:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004874:	f7fd fbfc 	bl	8002070 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8004878:	2180      	movs	r1, #128	; 0x80
 800487a:	2000      	movs	r0, #0
 800487c:	f7fd fbaa 	bl	8001fd4 <WIZCHIP_WRITE>
   getMR(); // for delay
 8004880:	2000      	movs	r0, #0
 8004882:	f7fd fb5b 	bl	8001f3c <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8004886:	1d3b      	adds	r3, r7, #4
 8004888:	2206      	movs	r2, #6
 800488a:	4619      	mov	r1, r3
 800488c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004890:	f7fd fc4e 	bl	8002130 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8004894:	f107 0314 	add.w	r3, r7, #20
 8004898:	2204      	movs	r2, #4
 800489a:	4619      	mov	r1, r3
 800489c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048a0:	f7fd fc46 	bl	8002130 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80048a4:	f107 0310 	add.w	r3, r7, #16
 80048a8:	2204      	movs	r2, #4
 80048aa:	4619      	mov	r1, r3
 80048ac:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80048b0:	f7fd fc3e 	bl	8002130 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80048b4:	f107 030c 	add.w	r3, r7, #12
 80048b8:	2204      	movs	r2, #4
 80048ba:	4619      	mov	r1, r3
 80048bc:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80048c0:	f7fd fc36 	bl	8002130 <WIZCHIP_WRITE_BUF>
}
 80048c4:	bf00      	nop
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80048d6:	2300      	movs	r3, #0
 80048d8:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80048da:	f7ff ffab 	bl	8004834 <wizchip_sw_reset>
   if(txsize)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d03b      	beq.n	800495c <wizchip_init+0x90>
   {
      tmp = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80048e8:	2300      	movs	r3, #0
 80048ea:	73fb      	strb	r3, [r7, #15]
 80048ec:	e015      	b.n	800491a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 80048ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	4413      	add	r3, r2
 80048f6:	781a      	ldrb	r2, [r3, #0]
 80048f8:	7bbb      	ldrb	r3, [r7, #14]
 80048fa:	4413      	add	r3, r2
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8004900:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004904:	2b10      	cmp	r3, #16
 8004906:	dd02      	ble.n	800490e <wizchip_init+0x42>
 8004908:	f04f 33ff 	mov.w	r3, #4294967295
 800490c:	e066      	b.n	80049dc <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800490e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004912:	b2db      	uxtb	r3, r3
 8004914:	3301      	adds	r3, #1
 8004916:	b2db      	uxtb	r3, r3
 8004918:	73fb      	strb	r3, [r7, #15]
 800491a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800491e:	2b07      	cmp	r3, #7
 8004920:	dde5      	ble.n	80048ee <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004922:	2300      	movs	r3, #0
 8004924:	73fb      	strb	r3, [r7, #15]
 8004926:	e015      	b.n	8004954 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8004928:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	3301      	adds	r3, #1
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8004936:	4618      	mov	r0, r3
 8004938:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	4413      	add	r3, r2
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	4619      	mov	r1, r3
 8004944:	f7fd fb46 	bl	8001fd4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004948:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800494c:	b2db      	uxtb	r3, r3
 800494e:	3301      	adds	r3, #1
 8004950:	b2db      	uxtb	r3, r3
 8004952:	73fb      	strb	r3, [r7, #15]
 8004954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004958:	2b07      	cmp	r3, #7
 800495a:	dde5      	ble.n	8004928 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d03b      	beq.n	80049da <wizchip_init+0x10e>
   {
      tmp = 0;
 8004962:	2300      	movs	r3, #0
 8004964:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004966:	2300      	movs	r3, #0
 8004968:	73fb      	strb	r3, [r7, #15]
 800496a:	e015      	b.n	8004998 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 800496c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	4413      	add	r3, r2
 8004974:	781a      	ldrb	r2, [r3, #0]
 8004976:	7bbb      	ldrb	r3, [r7, #14]
 8004978:	4413      	add	r3, r2
 800497a:	b2db      	uxtb	r3, r3
 800497c:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 800497e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004982:	2b10      	cmp	r3, #16
 8004984:	dd02      	ble.n	800498c <wizchip_init+0xc0>
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	e027      	b.n	80049dc <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800498c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004990:	b2db      	uxtb	r3, r3
 8004992:	3301      	adds	r3, #1
 8004994:	b2db      	uxtb	r3, r3
 8004996:	73fb      	strb	r3, [r7, #15]
 8004998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800499c:	2b07      	cmp	r3, #7
 800499e:	dde5      	ble.n	800496c <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049a0:	2300      	movs	r3, #0
 80049a2:	73fb      	strb	r3, [r7, #15]
 80049a4:	e015      	b.n	80049d2 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 80049a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	3301      	adds	r3, #1
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80049b4:	4618      	mov	r0, r3
 80049b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	4413      	add	r3, r2
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	4619      	mov	r1, r3
 80049c2:	f7fd fb07 	bl	8001fd4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	3301      	adds	r3, #1
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	73fb      	strb	r3, [r7, #15]
 80049d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049d6:	2b07      	cmp	r3, #7
 80049d8:	dde5      	ble.n	80049a6 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80049ee:	88fb      	ldrh	r3, [r7, #6]
 80049f0:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 80049f2:	88fb      	ldrh	r3, [r7, #6]
 80049f4:	0a1b      	lsrs	r3, r3, #8
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
 80049fc:	f023 030f 	bic.w	r3, r3, #15
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	4619      	mov	r1, r3
 8004a04:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8004a08:	f7fd fae4 	bl	8001fd4 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	73fb      	strb	r3, [r7, #15]
 8004a10:	e014      	b.n	8004a3c <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8004a12:	7bba      	ldrb	r2, [r7, #14]
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
 8004a16:	fa42 f303 	asr.w	r3, r2, r3
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <wizchip_clrinterrupt+0x52>
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	3301      	adds	r3, #1
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004a2e:	211f      	movs	r1, #31
 8004a30:	4618      	mov	r0, r3
 8004a32:	f7fd facf 	bl	8001fd4 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	73fb      	strb	r3, [r7, #15]
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	2b07      	cmp	r3, #7
 8004a40:	d9e7      	bls.n	8004a12 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8004a42:	bf00      	nop
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8004a52:	2300      	movs	r3, #0
 8004a54:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8004a5e:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8004a62:	f7fd fa6b 	bl	8001f3c <WIZCHIP_READ>
 8004a66:	4603      	mov	r3, r0
 8004a68:	f023 030f 	bic.w	r3, r3, #15
 8004a6c:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8004a6e:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8004a72:	f7fd fa63 	bl	8001f3c <WIZCHIP_READ>
 8004a76:	4603      	mov	r3, r0
 8004a78:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8004a7a:	79bb      	ldrb	r3, [r7, #6]
 8004a7c:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8004a7e:	88bb      	ldrh	r3, [r7, #4]
 8004a80:	021b      	lsls	r3, r3, #8
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	79fb      	ldrb	r3, [r7, #7]
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	4413      	add	r3, r2
 8004a8a:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004a8c:	88bb      	ldrh	r3, [r7, #4]
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b084      	sub	sp, #16
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8004aa0:	88fb      	ldrh	r3, [r7, #6]
 8004aa2:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004aa4:	88fb      	ldrh	r3, [r7, #6]
 8004aa6:	0a1b      	lsrs	r3, r3, #8
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8004aac:	7bfb      	ldrb	r3, [r7, #15]
 8004aae:	4619      	mov	r1, r3
 8004ab0:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8004ab4:	f7fd fa8e 	bl	8001fd4 <WIZCHIP_WRITE>
   setSIMR(simr);
 8004ab8:	7bbb      	ldrb	r3, [r7, #14]
 8004aba:	4619      	mov	r1, r3
 8004abc:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8004ac0:	f7fd fa88 	bl	8001fd4 <WIZCHIP_WRITE>
#endif   
}
 8004ac4:	bf00      	nop
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8004ada:	2300      	movs	r3, #0
 8004adc:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8004ade:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8004ae2:	f7fd fa2b 	bl	8001f3c <WIZCHIP_READ>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8004aea:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8004aee:	f7fd fa25 	bl	8001f3c <WIZCHIP_READ>
 8004af2:	4603      	mov	r3, r0
 8004af4:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8004af6:	79bb      	ldrb	r3, [r7, #6]
 8004af8:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8004afa:	88bb      	ldrh	r3, [r7, #4]
 8004afc:	021b      	lsls	r3, r3, #8
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	4413      	add	r3, r2
 8004b06:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004b08:	88bb      	ldrh	r3, [r7, #4]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b082      	sub	sp, #8
 8004b16:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8004b1c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b20:	f7fd fa0c 	bl	8001f3c <WIZCHIP_READ>
 8004b24:	4603      	mov	r3, r0
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8004b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3708      	adds	r7, #8
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b082      	sub	sp, #8
 8004b42:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8004b48:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b4c:	f7fd f9f6 	bl	8001f3c <WIZCHIP_READ>
 8004b50:	4603      	mov	r3, r0
 8004b52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b56:	2b30      	cmp	r3, #48	; 0x30
 8004b58:	d102      	bne.n	8004b60 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	71fb      	strb	r3, [r7, #7]
 8004b5e:	e001      	b.n	8004b64 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8004b60:	2300      	movs	r3, #0
 8004b62:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8004b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8004b76:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b7a:	f7fd f9df 	bl	8001f3c <WIZCHIP_READ>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8004b82:	79fb      	ldrb	r3, [r7, #7]
 8004b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b88:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8004b8a:	79fb      	ldrb	r3, [r7, #7]
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b92:	f7fd fa1f 	bl	8001fd4 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8004b96:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b9a:	f7fd f9cf 	bl	8001f3c <WIZCHIP_READ>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8004ba2:	79fb      	ldrb	r3, [r7, #7]
 8004ba4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ba8:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8004baa:	79fb      	ldrb	r3, [r7, #7]
 8004bac:	4619      	mov	r1, r3
 8004bae:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004bb2:	f7fd fa0f 	bl	8001fd4 <WIZCHIP_WRITE>
}
 8004bb6:	bf00      	nop
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b084      	sub	sp, #16
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d104      	bne.n	8004bdc <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8004bd2:	7bfb      	ldrb	r3, [r7, #15]
 8004bd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bd8:	73fb      	strb	r3, [r7, #15]
 8004bda:	e003      	b.n	8004be4 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
 8004bde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004be2:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	785b      	ldrb	r3, [r3, #1]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d104      	bne.n	8004bf6 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8004bec:	7bfb      	ldrb	r3, [r7, #15]
 8004bee:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8004bf2:	73fb      	strb	r3, [r7, #15]
 8004bf4:	e019      	b.n	8004c2a <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	78db      	ldrb	r3, [r3, #3]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d10d      	bne.n	8004c1a <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	789b      	ldrb	r3, [r3, #2]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d104      	bne.n	8004c10 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
 8004c08:	f043 0318 	orr.w	r3, r3, #24
 8004c0c:	73fb      	strb	r3, [r7, #15]
 8004c0e:	e00c      	b.n	8004c2a <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
 8004c12:	f043 0308 	orr.w	r3, r3, #8
 8004c16:	73fb      	strb	r3, [r7, #15]
 8004c18:	e007      	b.n	8004c2a <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	789b      	ldrb	r3, [r3, #2]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d103      	bne.n	8004c2a <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	f043 0310 	orr.w	r3, r3, #16
 8004c28:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004c32:	f7fd f9cf 	bl	8001fd4 <WIZCHIP_WRITE>
   wizphy_reset();
 8004c36:	f7ff ff9b 	bl	8004b70 <wizphy_reset>
}
 8004c3a:	bf00      	nop
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b084      	sub	sp, #16
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8004c4e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004c52:	f7fd f973 	bl	8001f3c <WIZCHIP_READ>
 8004c56:	4603      	mov	r3, r0
 8004c58:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8004c5a:	7bfb      	ldrb	r3, [r7, #15]
 8004c5c:	119b      	asrs	r3, r3, #6
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c70:	2b20      	cmp	r3, #32
 8004c72:	d001      	beq.n	8004c78 <wizphy_getphyconf+0x36>
 8004c74:	2b38      	cmp	r3, #56	; 0x38
 8004c76:	d103      	bne.n	8004c80 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	705a      	strb	r2, [r3, #1]
         break;
 8004c7e:	e003      	b.n	8004c88 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	705a      	strb	r2, [r3, #1]
         break;
 8004c86:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004c88:	7bfb      	ldrb	r3, [r7, #15]
 8004c8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c8e:	3b10      	subs	r3, #16
 8004c90:	2b10      	cmp	r3, #16
 8004c92:	bf8c      	ite	hi
 8004c94:	2201      	movhi	r2, #1
 8004c96:	2200      	movls	r2, #0
 8004c98:	b2d2      	uxtb	r2, r2
 8004c9a:	2a00      	cmp	r2, #0
 8004c9c:	d111      	bne.n	8004cc2 <wizphy_getphyconf+0x80>
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8004ca8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	bf14      	ite	ne
 8004cb0:	2301      	movne	r3, #1
 8004cb2:	2300      	moveq	r3, #0
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <wizphy_getphyconf+0x80>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	709a      	strb	r2, [r3, #2]
         break;
 8004cc0:	e003      	b.n	8004cca <wizphy_getphyconf+0x88>
      default:
         phyconf->speed = PHY_SPEED_10;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	709a      	strb	r2, [r3, #2]
         break;
 8004cc8:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
 8004ccc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cd0:	3b08      	subs	r3, #8
 8004cd2:	2b18      	cmp	r3, #24
 8004cd4:	bf8c      	ite	hi
 8004cd6:	2201      	movhi	r2, #1
 8004cd8:	2200      	movls	r2, #0
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	2a00      	cmp	r2, #0
 8004cde:	d111      	bne.n	8004d04 <wizphy_getphyconf+0xc2>
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8004cea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	bf14      	ite	ne
 8004cf2:	2301      	movne	r3, #1
 8004cf4:	2300      	moveq	r3, #0
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <wizphy_getphyconf+0xc2>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	70da      	strb	r2, [r3, #3]
         break;
 8004d02:	e003      	b.n	8004d0c <wizphy_getphyconf+0xca>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	70da      	strb	r2, [r3, #3]
         break;
 8004d0a:	bf00      	nop
   }
}
 8004d0c:	bf00      	nop
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8004d22:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004d26:	f7fd f909 	bl	8001f3c <WIZCHIP_READ>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d102      	bne.n	8004d3e <wizphy_setphypmode+0x2a>
 8004d38:	f04f 33ff 	mov.w	r3, #4294967295
 8004d3c:	e030      	b.n	8004da0 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
 8004d40:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8004d44:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8004d46:	79fb      	ldrb	r3, [r7, #7]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d104      	bne.n	8004d56 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
 8004d4e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004d52:	73fb      	strb	r3, [r7, #15]
 8004d54:	e003      	b.n	8004d5e <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8004d56:	7bfb      	ldrb	r3, [r7, #15]
 8004d58:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8004d5c:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	4619      	mov	r1, r3
 8004d62:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004d66:	f7fd f935 	bl	8001fd4 <WIZCHIP_WRITE>
   wizphy_reset();
 8004d6a:	f7ff ff01 	bl	8004b70 <wizphy_reset>
   tmp = getPHYCFGR();
 8004d6e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004d72:	f7fd f8e3 	bl	8001f3c <WIZCHIP_READ>
 8004d76:	4603      	mov	r3, r0
 8004d78:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8004d7a:	79fb      	ldrb	r3, [r7, #7]
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d106      	bne.n	8004d8e <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
 8004d82:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d008      	beq.n	8004d9c <wizphy_setphypmode+0x88>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e008      	b.n	8004da0 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
 8004d90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <wizphy_setphypmode+0x88>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e001      	b.n	8004da0 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8004d9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2206      	movs	r2, #6
 8004db4:	4619      	mov	r1, r3
 8004db6:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004dba:	f7fd f9b9 	bl	8002130 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	330e      	adds	r3, #14
 8004dc2:	2204      	movs	r2, #4
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004dca:	f7fd f9b1 	bl	8002130 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	330a      	adds	r3, #10
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004dda:	f7fd f9a9 	bl	8002130 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	3306      	adds	r3, #6
 8004de2:	2204      	movs	r2, #4
 8004de4:	4619      	mov	r1, r3
 8004de6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004dea:	f7fd f9a1 	bl	8002130 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	7c9a      	ldrb	r2, [r3, #18]
 8004df2:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <wizchip_setnetinfo+0x78>)
 8004df4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	7cda      	ldrb	r2, [r3, #19]
 8004dfa:	4b09      	ldr	r3, [pc, #36]	; (8004e20 <wizchip_setnetinfo+0x78>)
 8004dfc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	7d1a      	ldrb	r2, [r3, #20]
 8004e02:	4b07      	ldr	r3, [pc, #28]	; (8004e20 <wizchip_setnetinfo+0x78>)
 8004e04:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	7d5a      	ldrb	r2, [r3, #21]
 8004e0a:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <wizchip_setnetinfo+0x78>)
 8004e0c:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	7d9a      	ldrb	r2, [r3, #22]
 8004e12:	4b04      	ldr	r3, [pc, #16]	; (8004e24 <wizchip_setnetinfo+0x7c>)
 8004e14:	701a      	strb	r2, [r3, #0]
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	200053d8 	.word	0x200053d8
 8004e24:	200053dc 	.word	0x200053dc

08004e28 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2206      	movs	r2, #6
 8004e34:	4619      	mov	r1, r3
 8004e36:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004e3a:	f7fd f919 	bl	8002070 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	330e      	adds	r3, #14
 8004e42:	2204      	movs	r2, #4
 8004e44:	4619      	mov	r1, r3
 8004e46:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004e4a:	f7fd f911 	bl	8002070 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	330a      	adds	r3, #10
 8004e52:	2204      	movs	r2, #4
 8004e54:	4619      	mov	r1, r3
 8004e56:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004e5a:	f7fd f909 	bl	8002070 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	3306      	adds	r3, #6
 8004e62:	2204      	movs	r2, #4
 8004e64:	4619      	mov	r1, r3
 8004e66:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004e6a:	f7fd f901 	bl	8002070 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8004e6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ea0 <wizchip_getnetinfo+0x78>)
 8004e70:	781a      	ldrb	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8004e76:	4b0a      	ldr	r3, [pc, #40]	; (8004ea0 <wizchip_getnetinfo+0x78>)
 8004e78:	785a      	ldrb	r2, [r3, #1]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8004e7e:	4b08      	ldr	r3, [pc, #32]	; (8004ea0 <wizchip_getnetinfo+0x78>)
 8004e80:	789a      	ldrb	r2, [r3, #2]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8004e86:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <wizchip_getnetinfo+0x78>)
 8004e88:	78da      	ldrb	r2, [r3, #3]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8004e8e:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <wizchip_getnetinfo+0x7c>)
 8004e90:	781a      	ldrb	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	759a      	strb	r2, [r3, #22]
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	200053d8 	.word	0x200053d8
 8004ea4:	200053dc 	.word	0x200053dc

08004ea8 <Reset_Handler>:
 8004ea8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ee0 <LoopForever+0x2>
 8004eac:	f7fc fc18 	bl	80016e0 <SystemInit>
 8004eb0:	480c      	ldr	r0, [pc, #48]	; (8004ee4 <LoopForever+0x6>)
 8004eb2:	490d      	ldr	r1, [pc, #52]	; (8004ee8 <LoopForever+0xa>)
 8004eb4:	4a0d      	ldr	r2, [pc, #52]	; (8004eec <LoopForever+0xe>)
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e002      	b.n	8004ec0 <LoopCopyDataInit>

08004eba <CopyDataInit>:
 8004eba:	58d4      	ldr	r4, [r2, r3]
 8004ebc:	50c4      	str	r4, [r0, r3]
 8004ebe:	3304      	adds	r3, #4

08004ec0 <LoopCopyDataInit>:
 8004ec0:	18c4      	adds	r4, r0, r3
 8004ec2:	428c      	cmp	r4, r1
 8004ec4:	d3f9      	bcc.n	8004eba <CopyDataInit>
 8004ec6:	4a0a      	ldr	r2, [pc, #40]	; (8004ef0 <LoopForever+0x12>)
 8004ec8:	4c0a      	ldr	r4, [pc, #40]	; (8004ef4 <LoopForever+0x16>)
 8004eca:	2300      	movs	r3, #0
 8004ecc:	e001      	b.n	8004ed2 <LoopFillZerobss>

08004ece <FillZerobss>:
 8004ece:	6013      	str	r3, [r2, #0]
 8004ed0:	3204      	adds	r2, #4

08004ed2 <LoopFillZerobss>:
 8004ed2:	42a2      	cmp	r2, r4
 8004ed4:	d3fb      	bcc.n	8004ece <FillZerobss>
 8004ed6:	f009 ffb3 	bl	800ee40 <__libc_init_array>
 8004eda:	f7fb fce9 	bl	80008b0 <main>

08004ede <LoopForever>:
 8004ede:	e7fe      	b.n	8004ede <LoopForever>
 8004ee0:	20010000 	.word	0x20010000
 8004ee4:	20000000 	.word	0x20000000
 8004ee8:	200000dc 	.word	0x200000dc
 8004eec:	08010b50 	.word	0x08010b50
 8004ef0:	200000dc 	.word	0x200000dc
 8004ef4:	20005528 	.word	0x20005528

08004ef8 <ADC1_IRQHandler>:
 8004ef8:	e7fe      	b.n	8004ef8 <ADC1_IRQHandler>
	...

08004efc <_ZN10PowermeterC1Ev>:
uint8_t calculateDeltaWeight;
uint8_t negValue[10];
uint32_t carbonTargetWghtMem,silicaTargetWghtMem,manganeaseTargetWghtMem,copperTargetWghtMem,tinTargetWghtMem,zincTargetWghtMem;
uint32_t Carbon_calculated_Weight,Silica_calculated_Weight,manganease_calculated_Weight,Copper_calculated_Weight,Tin_calculated_Weight,Zinc_calculated_Weight;

Powermeter::Powermeter() {
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	4a04      	ldr	r2, [pc, #16]	; (8004f18 <_ZN10PowermeterC1Ev+0x1c>)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	0801092c 	.word	0x0801092c

08004f1c <_ZN10PowermeterD1Ev>:

Powermeter::~Powermeter() {
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	4a04      	ldr	r2, [pc, #16]	; (8004f38 <_ZN10PowermeterD1Ev+0x1c>)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	370c      	adds	r7, #12
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr
 8004f38:	0801092c 	.word	0x0801092c

08004f3c <_ZN10PowermeterD0Ev>:
Powermeter::~Powermeter() {
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
}
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f7ff ffe9 	bl	8004f1c <_ZN10PowermeterD1Ev>
 8004f4a:	2108      	movs	r1, #8
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f009 ff6c 	bl	800ee2a <_ZdlPvj>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4618      	mov	r0, r3
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	4a04      	ldr	r2, [pc, #16]	; (8004f78 <_ZN6commonC1Ev+0x1c>)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr
 8004f78:	0801093c 	.word	0x0801093c

08004f7c <_ZN6commonD1Ev>:

common::~common() {
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	4a04      	ldr	r2, [pc, #16]	; (8004f98 <_ZN6commonD1Ev+0x1c>)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	0801093c 	.word	0x0801093c

08004f9c <_ZN6commonD0Ev>:
common::~common() {
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
}
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f7ff ffe9 	bl	8004f7c <_ZN6commonD1Ev>
 8004faa:	2104      	movs	r1, #4
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f009 ff3c 	bl	800ee2a <_ZdlPvj>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <_ZN14DisplayRoutineC1Ev>:
extern uint16_t MAC_Gen_Prod_Input1_Production,Production_Zeit;
extern uint16_t MAC_Gen_Rej_Input_Production,Rejection_Zeit;
extern uint16_t Manual_RejectionCount;
extern uint16_t SectorPos;

DisplayRoutine::DisplayRoutine() {
 8004fbc:	b5b0      	push	{r4, r5, r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	4a26      	ldr	r2, [pc, #152]	; (8005060 <_ZN14DisplayRoutineC1Ev+0xa4>)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 f8b2 	bl	8005138 <_ZN4GLCDC1Ev>
 8004fd4:	687d      	ldr	r5, [r7, #4]
 8004fd6:	4b23      	ldr	r3, [pc, #140]	; (8005064 <_ZN14DisplayRoutineC1Ev+0xa8>)
 8004fd8:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 8004fdc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004fde:	c407      	stmia	r4!, {r0, r1, r2}
 8004fe0:	8023      	strh	r3, [r4, #0]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a1f      	ldr	r2, [pc, #124]	; (8005068 <_ZN14DisplayRoutineC1Ev+0xac>)
 8004fec:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8004ff0:	8812      	ldrh	r2, [r2, #0]
 8004ff2:	801a      	strh	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	491d      	ldr	r1, [pc, #116]	; (800506c <_ZN14DisplayRoutineC1Ev+0xb0>)
 8004ff8:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 8004ffc:	8808      	ldrh	r0, [r1, #0]
 8004ffe:	7889      	ldrb	r1, [r1, #2]
 8005000:	8010      	strh	r0, [r2, #0]
 8005002:	7091      	strb	r1, [r2, #2]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a18      	ldr	r2, [pc, #96]	; (8005070 <_ZN14DisplayRoutineC1Ev+0xb4>)
 800500e:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8005012:	8812      	ldrh	r2, [r2, #0]
 8005014:	801a      	strh	r2, [r3, #0]
 8005016:	687d      	ldr	r5, [r7, #4]
 8005018:	4b16      	ldr	r3, [pc, #88]	; (8005074 <_ZN14DisplayRoutineC1Ev+0xb8>)
 800501a:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 800501e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005020:	6020      	str	r0, [r4, #0]
 8005022:	6061      	str	r1, [r4, #4]
 8005024:	60a2      	str	r2, [r4, #8]
 8005026:	2300      	movs	r3, #0
 8005028:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a12      	ldr	r2, [pc, #72]	; (8005078 <_ZN14DisplayRoutineC1Ev+0xbc>)
 8005030:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 8005034:	ca07      	ldmia	r2, {r0, r1, r2}
 8005036:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 8005040:	687d      	ldr	r5, [r7, #4]
 8005042:	4b0e      	ldr	r3, [pc, #56]	; (800507c <_ZN14DisplayRoutineC1Ev+0xc0>)
 8005044:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 8005048:	cb07      	ldmia	r3!, {r0, r1, r2}
 800504a:	6020      	str	r0, [r4, #0]
 800504c:	6061      	str	r1, [r4, #4]
 800504e:	60a2      	str	r2, [r4, #8]
 8005050:	2300      	movs	r3, #0
 8005052:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4618      	mov	r0, r3
 800505a:	3708      	adds	r7, #8
 800505c:	46bd      	mov	sp, r7
 800505e:	bdb0      	pop	{r4, r5, r7, pc}
 8005060:	0801094c 	.word	0x0801094c
 8005064:	08010680 	.word	0x08010680
 8005068:	08010690 	.word	0x08010690
 800506c:	08010694 	.word	0x08010694
 8005070:	08010698 	.word	0x08010698
 8005074:	0801069c 	.word	0x0801069c
 8005078:	080106ac 	.word	0x080106ac
 800507c:	080106bc 	.word	0x080106bc

08005080 <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	4a06      	ldr	r2, [pc, #24]	; (80050a4 <_ZN14DisplayRoutineD1Ev+0x24>)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	3304      	adds	r3, #4
 8005092:	4618      	mov	r0, r3
 8005094:	f003 ffcc 	bl	8009030 <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4618      	mov	r0, r3
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	0801094c 	.word	0x0801094c

080050a8 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
}
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f7ff ffe5 	bl	8005080 <_ZN14DisplayRoutineD1Ev>
 80050b6:	f640 214c 	movw	r1, #2636	; 0xa4c
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f009 feb5 	bl	800ee2a <_ZdlPvj>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4618      	mov	r0, r3
 80050c4:	3708      	adds	r7, #8
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <_ZN14DisplayRoutine4InitEv>:
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
}

void DisplayRoutine::Init()
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b082      	sub	sp, #8
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3304      	adds	r3, #4
 80050d6:	4618      	mov	r0, r3
 80050d8:	f004 f88c 	bl	80091f4 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3304      	adds	r3, #4
 80050e0:	2100      	movs	r1, #0
 80050e2:	4618      	mov	r0, r3
 80050e4:	f004 f988 	bl	80093f8 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3304      	adds	r3, #4
 80050ec:	4618      	mov	r0, r3
 80050ee:	f004 fa5f 	bl	80095b0 <_ZN4GLCD8m_clrlcdEv>


}
 80050f2:	bf00      	nop
 80050f4:	3708      	adds	r7, #8
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 80050fa:	b480      	push	{r7}
 80050fc:	b085      	sub	sp, #20
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
 8005102:	460b      	mov	r3, r1
 8005104:	70fb      	strb	r3, [r7, #3]
 8005106:	4613      	mov	r3, r2
 8005108:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 800510a:	78fb      	ldrb	r3, [r7, #3]
 800510c:	2201      	movs	r2, #1
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 8005114:	78fa      	ldrb	r2, [r7, #3]
 8005116:	78bb      	ldrb	r3, [r7, #2]
 8005118:	4013      	ands	r3, r2
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 8005120:	2301      	movs	r3, #1
 8005122:	73fb      	strb	r3, [r7, #15]
 8005124:	e001      	b.n	800512a <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 8005126:	2300      	movs	r3, #0
 8005128:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 800512a:	7bfb      	ldrb	r3, [r7, #15]
	}
 800512c:	4618      	mov	r0, r3
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <_ZN4GLCDC1Ev>:

#include "GLCD.h"
#include "main.h"
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
GLCD::GLCD() {
 8005138:	b5b0      	push	{r4, r5, r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4618      	mov	r0, r3
 8005144:	f7ff ff0a 	bl	8004f5c <_ZN6commonC1Ev>
 8005148:	4ac8      	ldr	r2, [pc, #800]	; (800546c <_ZN4GLCDC1Ev+0x334>)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	687d      	ldr	r5, [r7, #4]
 8005150:	4bc7      	ldr	r3, [pc, #796]	; (8005470 <_ZN4GLCDC1Ev+0x338>)
 8005152:	1d2c      	adds	r4, r5, #4
 8005154:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005156:	c407      	stmia	r4!, {r0, r1, r2}
 8005158:	8023      	strh	r3, [r4, #0]
 800515a:	2300      	movs	r3, #0
 800515c:	74ab      	strb	r3, [r5, #18]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	615a      	str	r2, [r3, #20]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	619a      	str	r2, [r3, #24]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	775a      	strb	r2, [r3, #29]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	331e      	adds	r3, #30
 8005174:	f640 0208 	movw	r2, #2056	; 0x808
 8005178:	2100      	movs	r1, #0
 800517a:	4618      	mov	r0, r3
 800517c:	f009 fea2 	bl	800eec4 <memset>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	227e      	movs	r2, #126	; 0x7e
 8005184:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2281      	movs	r2, #129	; 0x81
 800518c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2295      	movs	r2, #149	; 0x95
 8005194:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	22b1      	movs	r2, #177	; 0xb1
 800519c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	22b1      	movs	r2, #177	; 0xb1
 80051a4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2295      	movs	r2, #149	; 0x95
 80051ac:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2281      	movs	r2, #129	; 0x81
 80051b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	227e      	movs	r2, #126	; 0x7e
 80051bc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	227e      	movs	r2, #126	; 0x7e
 80051c4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	22ff      	movs	r2, #255	; 0xff
 80051cc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	22eb      	movs	r2, #235	; 0xeb
 80051d4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	22cf      	movs	r2, #207	; 0xcf
 80051dc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	22cf      	movs	r2, #207	; 0xcf
 80051e4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	22eb      	movs	r2, #235	; 0xeb
 80051ec:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	22ff      	movs	r2, #255	; 0xff
 80051f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	227e      	movs	r2, #126	; 0x7e
 80051fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	220e      	movs	r2, #14
 8005204:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	221f      	movs	r2, #31
 800520c:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	223f      	movs	r2, #63	; 0x3f
 8005214:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	227e      	movs	r2, #126	; 0x7e
 800521c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	223f      	movs	r2, #63	; 0x3f
 8005224:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	221f      	movs	r2, #31
 800522c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	220e      	movs	r2, #14
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2208      	movs	r2, #8
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	221c      	movs	r2, #28
 8005244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	223e      	movs	r2, #62	; 0x3e
 800524c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	227f      	movs	r2, #127	; 0x7f
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	223e      	movs	r2, #62	; 0x3e
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	221c      	movs	r2, #28
 8005264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2208      	movs	r2, #8
 800526c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2218      	movs	r2, #24
 8005274:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	22ba      	movs	r2, #186	; 0xba
 800527c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	22ff      	movs	r2, #255	; 0xff
 8005284:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	22ff      	movs	r2, #255	; 0xff
 800528c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	22ff      	movs	r2, #255	; 0xff
 8005294:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	22ba      	movs	r2, #186	; 0xba
 800529c:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2218      	movs	r2, #24
 80052a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2210      	movs	r2, #16
 80052ac:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	22b8      	movs	r2, #184	; 0xb8
 80052b4:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	22fc      	movs	r2, #252	; 0xfc
 80052bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	22ff      	movs	r2, #255	; 0xff
 80052c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	22fc      	movs	r2, #252	; 0xfc
 80052cc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	22b8      	movs	r2, #184	; 0xb8
 80052d4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2210      	movs	r2, #16
 80052dc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2218      	movs	r2, #24
 80052e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	223c      	movs	r2, #60	; 0x3c
 80052ec:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	223c      	movs	r2, #60	; 0x3c
 80052f4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2218      	movs	r2, #24
 80052fc:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	22ff      	movs	r2, #255	; 0xff
 8005304:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	22ff      	movs	r2, #255	; 0xff
 800530c:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	22e7      	movs	r2, #231	; 0xe7
 8005314:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	22c3      	movs	r2, #195	; 0xc3
 800531c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	22c3      	movs	r2, #195	; 0xc3
 8005324:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	22e7      	movs	r2, #231	; 0xe7
 800532c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	22ff      	movs	r2, #255	; 0xff
 8005334:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	22ff      	movs	r2, #255	; 0xff
 800533c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	223c      	movs	r2, #60	; 0x3c
 8005344:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2266      	movs	r2, #102	; 0x66
 800534c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2242      	movs	r2, #66	; 0x42
 8005354:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2242      	movs	r2, #66	; 0x42
 800535c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2266      	movs	r2, #102	; 0x66
 8005364:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	223c      	movs	r2, #60	; 0x3c
 800536c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	22ff      	movs	r2, #255	; 0xff
 8005374:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	22c3      	movs	r2, #195	; 0xc3
 800537c:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2299      	movs	r2, #153	; 0x99
 8005384:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	22bd      	movs	r2, #189	; 0xbd
 800538c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	22bd      	movs	r2, #189	; 0xbd
 8005394:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2299      	movs	r2, #153	; 0x99
 800539c:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	22c3      	movs	r2, #195	; 0xc3
 80053a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	22ff      	movs	r2, #255	; 0xff
 80053ac:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2270      	movs	r2, #112	; 0x70
 80053b4:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	22f8      	movs	r2, #248	; 0xf8
 80053bc:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2288      	movs	r2, #136	; 0x88
 80053c4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2288      	movs	r2, #136	; 0x88
 80053cc:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	22fd      	movs	r2, #253	; 0xfd
 80053d4:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	227f      	movs	r2, #127	; 0x7f
 80053dc:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2207      	movs	r2, #7
 80053e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	220f      	movs	r2, #15
 80053ec:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	224e      	movs	r2, #78	; 0x4e
 80053f4:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	225f      	movs	r2, #95	; 0x5f
 80053fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	22f1      	movs	r2, #241	; 0xf1
 8005404:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	22f1      	movs	r2, #241	; 0xf1
 800540c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	225f      	movs	r2, #95	; 0x5f
 8005414:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	224e      	movs	r2, #78	; 0x4e
 800541c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	22c0      	movs	r2, #192	; 0xc0
 8005424:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	22e0      	movs	r2, #224	; 0xe0
 800542c:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	22ff      	movs	r2, #255	; 0xff
 8005434:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	227f      	movs	r2, #127	; 0x7f
 800543c:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2205      	movs	r2, #5
 8005444:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2205      	movs	r2, #5
 800544c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2207      	movs	r2, #7
 8005454:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2207      	movs	r2, #7
 800545c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	22c0      	movs	r2, #192	; 0xc0
 8005464:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8005468:	e004      	b.n	8005474 <_ZN4GLCDC1Ev+0x33c>
 800546a:	bf00      	nop
 800546c:	0801095c 	.word	0x0801095c
 8005470:	080106cc 	.word	0x080106cc
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	22ff      	movs	r2, #255	; 0xff
 8005478:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	227f      	movs	r2, #127	; 0x7f
 8005480:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2205      	movs	r2, #5
 8005488:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2205      	movs	r2, #5
 8005490:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2265      	movs	r2, #101	; 0x65
 8005498:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	227f      	movs	r2, #127	; 0x7f
 80054a0:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	223f      	movs	r2, #63	; 0x3f
 80054a8:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2299      	movs	r2, #153	; 0x99
 80054b0:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	225a      	movs	r2, #90	; 0x5a
 80054b8:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	223c      	movs	r2, #60	; 0x3c
 80054c0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	22e7      	movs	r2, #231	; 0xe7
 80054c8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	22e7      	movs	r2, #231	; 0xe7
 80054d0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	223c      	movs	r2, #60	; 0x3c
 80054d8:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	225a      	movs	r2, #90	; 0x5a
 80054e0:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2299      	movs	r2, #153	; 0x99
 80054e8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	227f      	movs	r2, #127	; 0x7f
 80054f0:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	223e      	movs	r2, #62	; 0x3e
 80054f8:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	223e      	movs	r2, #62	; 0x3e
 8005500:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	221c      	movs	r2, #28
 8005508:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	221c      	movs	r2, #28
 8005510:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2208      	movs	r2, #8
 8005518:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2208      	movs	r2, #8
 8005520:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2208      	movs	r2, #8
 8005528:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2208      	movs	r2, #8
 8005530:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	221c      	movs	r2, #28
 8005538:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	221c      	movs	r2, #28
 8005540:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	223e      	movs	r2, #62	; 0x3e
 8005548:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	223e      	movs	r2, #62	; 0x3e
 8005550:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	227f      	movs	r2, #127	; 0x7f
 8005558:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2224      	movs	r2, #36	; 0x24
 8005560:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2266      	movs	r2, #102	; 0x66
 8005568:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	22ff      	movs	r2, #255	; 0xff
 8005570:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	22ff      	movs	r2, #255	; 0xff
 8005578:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2266      	movs	r2, #102	; 0x66
 8005580:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2224      	movs	r2, #36	; 0x24
 8005588:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	225f      	movs	r2, #95	; 0x5f
 8005590:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	225f      	movs	r2, #95	; 0x5f
 8005598:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	225f      	movs	r2, #95	; 0x5f
 80055a0:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	225f      	movs	r2, #95	; 0x5f
 80055a8:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2206      	movs	r2, #6
 80055b0:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	220f      	movs	r2, #15
 80055b8:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2209      	movs	r2, #9
 80055c0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	227f      	movs	r2, #127	; 0x7f
 80055c8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	227f      	movs	r2, #127	; 0x7f
 80055d0:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	227f      	movs	r2, #127	; 0x7f
 80055e0:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	227f      	movs	r2, #127	; 0x7f
 80055e8:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2240      	movs	r2, #64	; 0x40
 80055f0:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	22da      	movs	r2, #218	; 0xda
 80055f8:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	22bf      	movs	r2, #191	; 0xbf
 8005600:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	22a5      	movs	r2, #165	; 0xa5
 8005608:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	22fd      	movs	r2, #253	; 0xfd
 8005610:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2259      	movs	r2, #89	; 0x59
 8005618:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2203      	movs	r2, #3
 8005620:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2270      	movs	r2, #112	; 0x70
 8005630:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2270      	movs	r2, #112	; 0x70
 8005638:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2270      	movs	r2, #112	; 0x70
 8005640:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2270      	movs	r2, #112	; 0x70
 8005648:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2270      	movs	r2, #112	; 0x70
 8005650:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2270      	movs	r2, #112	; 0x70
 8005658:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2280      	movs	r2, #128	; 0x80
 8005660:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2294      	movs	r2, #148	; 0x94
 8005668:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	22b6      	movs	r2, #182	; 0xb6
 8005670:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	22ff      	movs	r2, #255	; 0xff
 8005678:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	22ff      	movs	r2, #255	; 0xff
 8005680:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	22b6      	movs	r2, #182	; 0xb6
 8005688:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2294      	movs	r2, #148	; 0x94
 8005690:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2280      	movs	r2, #128	; 0x80
 8005698:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2204      	movs	r2, #4
 80056a0:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2206      	movs	r2, #6
 80056a8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	227f      	movs	r2, #127	; 0x7f
 80056b0:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	227f      	movs	r2, #127	; 0x7f
 80056b8:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2206      	movs	r2, #6
 80056c0:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2204      	movs	r2, #4
 80056c8:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2210      	movs	r2, #16
 80056d0:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2230      	movs	r2, #48	; 0x30
 80056d8:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	227f      	movs	r2, #127	; 0x7f
 80056e0:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	227f      	movs	r2, #127	; 0x7f
 80056e8:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2230      	movs	r2, #48	; 0x30
 80056f0:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2210      	movs	r2, #16
 80056f8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2208      	movs	r2, #8
 8005700:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2208      	movs	r2, #8
 8005708:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2208      	movs	r2, #8
 8005710:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	222a      	movs	r2, #42	; 0x2a
 8005718:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	223e      	movs	r2, #62	; 0x3e
 8005720:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	221c      	movs	r2, #28
 8005728:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2208      	movs	r2, #8
 8005730:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2208      	movs	r2, #8
 8005738:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	221c      	movs	r2, #28
 8005740:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	223e      	movs	r2, #62	; 0x3e
 8005748:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	222a      	movs	r2, #42	; 0x2a
 8005750:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2208      	movs	r2, #8
 8005758:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2208      	movs	r2, #8
 8005760:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2208      	movs	r2, #8
 8005768:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	223c      	movs	r2, #60	; 0x3c
 8005770:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	223c      	movs	r2, #60	; 0x3c
 8005778:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2220      	movs	r2, #32
 8005780:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2220      	movs	r2, #32
 8005790:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2220      	movs	r2, #32
 8005798:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2208      	movs	r2, #8
 80057a8:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	221c      	movs	r2, #28
 80057b0:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	223e      	movs	r2, #62	; 0x3e
 80057b8:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2208      	movs	r2, #8
 80057c0:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2208      	movs	r2, #8
 80057c8:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	223e      	movs	r2, #62	; 0x3e
 80057d0:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	221c      	movs	r2, #28
 80057d8:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2208      	movs	r2, #8
 80057e0:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2230      	movs	r2, #48	; 0x30
 80057e8:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2238      	movs	r2, #56	; 0x38
 80057f0:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	223c      	movs	r2, #60	; 0x3c
 80057f8:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	223e      	movs	r2, #62	; 0x3e
 8005800:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	223e      	movs	r2, #62	; 0x3e
 8005808:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	223c      	movs	r2, #60	; 0x3c
 8005810:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2238      	movs	r2, #56	; 0x38
 8005818:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2230      	movs	r2, #48	; 0x30
 8005820:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2206      	movs	r2, #6
 8005828:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	220e      	movs	r2, #14
 8005830:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	221e      	movs	r2, #30
 8005838:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	223e      	movs	r2, #62	; 0x3e
 8005840:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	223e      	movs	r2, #62	; 0x3e
 8005848:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	221e      	movs	r2, #30
 8005850:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	220e      	movs	r2, #14
 8005858:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2206      	movs	r2, #6
 8005860:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2206      	movs	r2, #6
 8005868:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	225f      	movs	r2, #95	; 0x5f
 8005870:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	225f      	movs	r2, #95	; 0x5f
 8005878:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2206      	movs	r2, #6
 8005880:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2207      	movs	r2, #7
 8005888:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2207      	movs	r2, #7
 8005890:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2207      	movs	r2, #7
 8005898:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2207      	movs	r2, #7
 80058a0:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2214      	movs	r2, #20
 80058a8:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	227f      	movs	r2, #127	; 0x7f
 80058b0:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	227f      	movs	r2, #127	; 0x7f
 80058b8:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2214      	movs	r2, #20
 80058c0:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	227f      	movs	r2, #127	; 0x7f
 80058c8:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	227f      	movs	r2, #127	; 0x7f
 80058d0:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2214      	movs	r2, #20
 80058d8:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2224      	movs	r2, #36	; 0x24
 80058e0:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	222e      	movs	r2, #46	; 0x2e
 80058e8:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	226b      	movs	r2, #107	; 0x6b
 80058f0:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	226b      	movs	r2, #107	; 0x6b
 80058f8:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	223a      	movs	r2, #58	; 0x3a
 8005900:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2212      	movs	r2, #18
 8005908:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2246      	movs	r2, #70	; 0x46
 8005910:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2266      	movs	r2, #102	; 0x66
 8005918:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2230      	movs	r2, #48	; 0x30
 8005920:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2218      	movs	r2, #24
 8005928:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	220c      	movs	r2, #12
 8005930:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2266      	movs	r2, #102	; 0x66
 8005938:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2262      	movs	r2, #98	; 0x62
 8005940:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2230      	movs	r2, #48	; 0x30
 8005948:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	227a      	movs	r2, #122	; 0x7a
 8005950:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	224f      	movs	r2, #79	; 0x4f
 8005958:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	225d      	movs	r2, #93	; 0x5d
 8005960:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2237      	movs	r2, #55	; 0x37
 8005968:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	227a      	movs	r2, #122	; 0x7a
 8005970:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2248      	movs	r2, #72	; 0x48
 8005978:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2204      	movs	r2, #4
 8005980:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2207      	movs	r2, #7
 8005988:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2203      	movs	r2, #3
 8005990:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	221c      	movs	r2, #28
 8005998:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	223e      	movs	r2, #62	; 0x3e
 80059a0:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2263      	movs	r2, #99	; 0x63
 80059a8:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2241      	movs	r2, #65	; 0x41
 80059b0:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2241      	movs	r2, #65	; 0x41
 80059b8:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2263      	movs	r2, #99	; 0x63
 80059c0:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	223e      	movs	r2, #62	; 0x3e
 80059c8:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	221c      	movs	r2, #28
 80059d0:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2208      	movs	r2, #8
 80059d8:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	222a      	movs	r2, #42	; 0x2a
 80059e0:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	223e      	movs	r2, #62	; 0x3e
 80059e8:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	221c      	movs	r2, #28
 80059f0:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	221c      	movs	r2, #28
 80059f8:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	223e      	movs	r2, #62	; 0x3e
 8005a00:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	222a      	movs	r2, #42	; 0x2a
 8005a08:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2208      	movs	r2, #8
 8005a10:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2208      	movs	r2, #8
 8005a18:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2208      	movs	r2, #8
 8005a20:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	223e      	movs	r2, #62	; 0x3e
 8005a28:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	223e      	movs	r2, #62	; 0x3e
 8005a30:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2208      	movs	r2, #8
 8005a38:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2208      	movs	r2, #8
 8005a40:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2280      	movs	r2, #128	; 0x80
 8005a48:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	22e0      	movs	r2, #224	; 0xe0
 8005a50:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2260      	movs	r2, #96	; 0x60
 8005a58:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2208      	movs	r2, #8
 8005a60:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2208      	movs	r2, #8
 8005a68:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2208      	movs	r2, #8
 8005a70:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2208      	movs	r2, #8
 8005a78:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2208      	movs	r2, #8
 8005a80:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2208      	movs	r2, #8
 8005a88:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2260      	movs	r2, #96	; 0x60
 8005a90:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2260      	movs	r2, #96	; 0x60
 8005a98:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2260      	movs	r2, #96	; 0x60
 8005aa0:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2230      	movs	r2, #48	; 0x30
 8005aa8:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2218      	movs	r2, #24
 8005ab0:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	220c      	movs	r2, #12
 8005ab8:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2206      	movs	r2, #6
 8005ac0:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2203      	movs	r2, #3
 8005ac8:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	223e      	movs	r2, #62	; 0x3e
 8005ad8:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	227f      	movs	r2, #127	; 0x7f
 8005ae0:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2271      	movs	r2, #113	; 0x71
 8005ae8:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2259      	movs	r2, #89	; 0x59
 8005af0:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	224d      	movs	r2, #77	; 0x4d
 8005af8:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	227f      	movs	r2, #127	; 0x7f
 8005b00:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	223e      	movs	r2, #62	; 0x3e
 8005b08:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2240      	movs	r2, #64	; 0x40
 8005b10:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2242      	movs	r2, #66	; 0x42
 8005b18:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	227f      	movs	r2, #127	; 0x7f
 8005b20:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	227f      	movs	r2, #127	; 0x7f
 8005b28:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2240      	movs	r2, #64	; 0x40
 8005b30:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2240      	movs	r2, #64	; 0x40
 8005b38:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2262      	movs	r2, #98	; 0x62
 8005b40:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2273      	movs	r2, #115	; 0x73
 8005b48:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2259      	movs	r2, #89	; 0x59
 8005b50:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2249      	movs	r2, #73	; 0x49
 8005b58:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	226f      	movs	r2, #111	; 0x6f
 8005b60:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2266      	movs	r2, #102	; 0x66
 8005b68:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2222      	movs	r2, #34	; 0x22
 8005b70:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2263      	movs	r2, #99	; 0x63
 8005b78:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2249      	movs	r2, #73	; 0x49
 8005b80:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2249      	movs	r2, #73	; 0x49
 8005b88:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	227f      	movs	r2, #127	; 0x7f
 8005b90:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2236      	movs	r2, #54	; 0x36
 8005b98:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2218      	movs	r2, #24
 8005ba0:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	221c      	movs	r2, #28
 8005ba8:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2216      	movs	r2, #22
 8005bb0:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2253      	movs	r2, #83	; 0x53
 8005bb8:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	227f      	movs	r2, #127	; 0x7f
 8005bc0:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	227f      	movs	r2, #127	; 0x7f
 8005bc8:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2250      	movs	r2, #80	; 0x50
 8005bd0:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2227      	movs	r2, #39	; 0x27
 8005bd8:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2267      	movs	r2, #103	; 0x67
 8005be0:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2245      	movs	r2, #69	; 0x45
 8005be8:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2245      	movs	r2, #69	; 0x45
 8005bf0:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	227d      	movs	r2, #125	; 0x7d
 8005bf8:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2239      	movs	r2, #57	; 0x39
 8005c00:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	223c      	movs	r2, #60	; 0x3c
 8005c08:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	227e      	movs	r2, #126	; 0x7e
 8005c10:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	224b      	movs	r2, #75	; 0x4b
 8005c18:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2249      	movs	r2, #73	; 0x49
 8005c20:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2279      	movs	r2, #121	; 0x79
 8005c28:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2230      	movs	r2, #48	; 0x30
 8005c30:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2203      	movs	r2, #3
 8005c38:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2203      	movs	r2, #3
 8005c40:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2271      	movs	r2, #113	; 0x71
 8005c48:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2279      	movs	r2, #121	; 0x79
 8005c50:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	220f      	movs	r2, #15
 8005c58:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2207      	movs	r2, #7
 8005c60:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2236      	movs	r2, #54	; 0x36
 8005c68:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	227f      	movs	r2, #127	; 0x7f
 8005c70:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2249      	movs	r2, #73	; 0x49
 8005c78:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2249      	movs	r2, #73	; 0x49
 8005c80:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	227f      	movs	r2, #127	; 0x7f
 8005c88:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2236      	movs	r2, #54	; 0x36
 8005c90:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2206      	movs	r2, #6
 8005c98:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	224f      	movs	r2, #79	; 0x4f
 8005ca0:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2249      	movs	r2, #73	; 0x49
 8005ca8:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2269      	movs	r2, #105	; 0x69
 8005cb0:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	223f      	movs	r2, #63	; 0x3f
 8005cb8:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	221e      	movs	r2, #30
 8005cc0:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2266      	movs	r2, #102	; 0x66
 8005cc8:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2266      	movs	r2, #102	; 0x66
 8005cd0:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2280      	movs	r2, #128	; 0x80
 8005cd8:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	22e6      	movs	r2, #230	; 0xe6
 8005ce0:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2266      	movs	r2, #102	; 0x66
 8005ce8:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2208      	movs	r2, #8
 8005cf0:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	221c      	movs	r2, #28
 8005cf8:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2236      	movs	r2, #54	; 0x36
 8005d00:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2263      	movs	r2, #99	; 0x63
 8005d08:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2241      	movs	r2, #65	; 0x41
 8005d10:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2224      	movs	r2, #36	; 0x24
 8005d18:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2224      	movs	r2, #36	; 0x24
 8005d20:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2224      	movs	r2, #36	; 0x24
 8005d28:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2224      	movs	r2, #36	; 0x24
 8005d30:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2224      	movs	r2, #36	; 0x24
 8005d38:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2224      	movs	r2, #36	; 0x24
 8005d40:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2241      	movs	r2, #65	; 0x41
 8005d48:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2263      	movs	r2, #99	; 0x63
 8005d50:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2236      	movs	r2, #54	; 0x36
 8005d58:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	221c      	movs	r2, #28
 8005d60:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2208      	movs	r2, #8
 8005d68:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2203      	movs	r2, #3
 8005d78:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2251      	movs	r2, #81	; 0x51
 8005d80:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2259      	movs	r2, #89	; 0x59
 8005d88:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	220f      	movs	r2, #15
 8005d90:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2206      	movs	r2, #6
 8005d98:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	223e      	movs	r2, #62	; 0x3e
 8005da0:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	227f      	movs	r2, #127	; 0x7f
 8005da8:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2241      	movs	r2, #65	; 0x41
 8005db0:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	225d      	movs	r2, #93	; 0x5d
 8005db8:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	225d      	movs	r2, #93	; 0x5d
 8005dc0:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	221f      	movs	r2, #31
 8005dc8:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	221e      	movs	r2, #30
 8005dd0:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	227c      	movs	r2, #124	; 0x7c
 8005dd8:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	227e      	movs	r2, #126	; 0x7e
 8005de0:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2213      	movs	r2, #19
 8005de8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2213      	movs	r2, #19
 8005df0:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	227e      	movs	r2, #126	; 0x7e
 8005df8:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	227c      	movs	r2, #124	; 0x7c
 8005e00:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2241      	movs	r2, #65	; 0x41
 8005e08:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	227f      	movs	r2, #127	; 0x7f
 8005e10:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	227f      	movs	r2, #127	; 0x7f
 8005e18:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2249      	movs	r2, #73	; 0x49
 8005e20:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2249      	movs	r2, #73	; 0x49
 8005e28:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	227f      	movs	r2, #127	; 0x7f
 8005e30:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2236      	movs	r2, #54	; 0x36
 8005e38:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	221c      	movs	r2, #28
 8005e40:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	223e      	movs	r2, #62	; 0x3e
 8005e48:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2263      	movs	r2, #99	; 0x63
 8005e50:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2241      	movs	r2, #65	; 0x41
 8005e58:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2241      	movs	r2, #65	; 0x41
 8005e60:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2263      	movs	r2, #99	; 0x63
 8005e68:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2222      	movs	r2, #34	; 0x22
 8005e70:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2241      	movs	r2, #65	; 0x41
 8005e78:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	227f      	movs	r2, #127	; 0x7f
 8005e80:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	227f      	movs	r2, #127	; 0x7f
 8005e88:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2241      	movs	r2, #65	; 0x41
 8005e90:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2263      	movs	r2, #99	; 0x63
 8005e98:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	223e      	movs	r2, #62	; 0x3e
 8005ea0:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	221c      	movs	r2, #28
 8005ea8:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2241      	movs	r2, #65	; 0x41
 8005eb0:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	227f      	movs	r2, #127	; 0x7f
 8005eb8:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	227f      	movs	r2, #127	; 0x7f
 8005ec0:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2249      	movs	r2, #73	; 0x49
 8005ec8:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	225d      	movs	r2, #93	; 0x5d
 8005ed0:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2241      	movs	r2, #65	; 0x41
 8005ed8:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2263      	movs	r2, #99	; 0x63
 8005ee0:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2241      	movs	r2, #65	; 0x41
 8005ee8:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	227f      	movs	r2, #127	; 0x7f
 8005ef0:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	227f      	movs	r2, #127	; 0x7f
 8005ef8:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2249      	movs	r2, #73	; 0x49
 8005f00:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	221d      	movs	r2, #29
 8005f08:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2203      	movs	r2, #3
 8005f18:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	221c      	movs	r2, #28
 8005f20:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	223e      	movs	r2, #62	; 0x3e
 8005f28:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2263      	movs	r2, #99	; 0x63
 8005f30:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2241      	movs	r2, #65	; 0x41
 8005f38:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2251      	movs	r2, #81	; 0x51
 8005f40:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2273      	movs	r2, #115	; 0x73
 8005f48:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2272      	movs	r2, #114	; 0x72
 8005f50:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	227f      	movs	r2, #127	; 0x7f
 8005f58:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	227f      	movs	r2, #127	; 0x7f
 8005f60:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2208      	movs	r2, #8
 8005f68:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2208      	movs	r2, #8
 8005f70:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	227f      	movs	r2, #127	; 0x7f
 8005f78:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	227f      	movs	r2, #127	; 0x7f
 8005f80:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2241      	movs	r2, #65	; 0x41
 8005f88:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	227f      	movs	r2, #127	; 0x7f
 8005f90:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	227f      	movs	r2, #127	; 0x7f
 8005f98:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2241      	movs	r2, #65	; 0x41
 8005fa0:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2230      	movs	r2, #48	; 0x30
 8005fa8:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2270      	movs	r2, #112	; 0x70
 8005fb0:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2240      	movs	r2, #64	; 0x40
 8005fb8:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2241      	movs	r2, #65	; 0x41
 8005fc0:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	227f      	movs	r2, #127	; 0x7f
 8005fc8:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	223f      	movs	r2, #63	; 0x3f
 8005fd0:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2241      	movs	r2, #65	; 0x41
 8005fe0:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	227f      	movs	r2, #127	; 0x7f
 8005fe8:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	227f      	movs	r2, #127	; 0x7f
 8005ff0:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2208      	movs	r2, #8
 8005ff8:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	221c      	movs	r2, #28
 8006000:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2277      	movs	r2, #119	; 0x77
 8006008:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2263      	movs	r2, #99	; 0x63
 8006010:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2241      	movs	r2, #65	; 0x41
 8006018:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	227f      	movs	r2, #127	; 0x7f
 8006020:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	227f      	movs	r2, #127	; 0x7f
 8006028:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2241      	movs	r2, #65	; 0x41
 8006030:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2240      	movs	r2, #64	; 0x40
 8006038:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2260      	movs	r2, #96	; 0x60
 8006040:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2270      	movs	r2, #112	; 0x70
 8006048:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	227f      	movs	r2, #127	; 0x7f
 8006050:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	227f      	movs	r2, #127	; 0x7f
 8006058:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	220e      	movs	r2, #14
 8006060:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	221c      	movs	r2, #28
 8006068:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	220e      	movs	r2, #14
 8006070:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	227f      	movs	r2, #127	; 0x7f
 8006078:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	227f      	movs	r2, #127	; 0x7f
 8006080:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	227f      	movs	r2, #127	; 0x7f
 8006088:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	227f      	movs	r2, #127	; 0x7f
 8006090:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2206      	movs	r2, #6
 8006098:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	220c      	movs	r2, #12
 80060a0:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2218      	movs	r2, #24
 80060a8:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	227f      	movs	r2, #127	; 0x7f
 80060b0:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	227f      	movs	r2, #127	; 0x7f
 80060b8:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	221c      	movs	r2, #28
 80060c0:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	223e      	movs	r2, #62	; 0x3e
 80060c8:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2263      	movs	r2, #99	; 0x63
 80060d0:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2241      	movs	r2, #65	; 0x41
 80060d8:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2263      	movs	r2, #99	; 0x63
 80060e0:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	223e      	movs	r2, #62	; 0x3e
 80060e8:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	221c      	movs	r2, #28
 80060f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2241      	movs	r2, #65	; 0x41
 80060f8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	227f      	movs	r2, #127	; 0x7f
 8006100:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	227f      	movs	r2, #127	; 0x7f
 8006108:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2249      	movs	r2, #73	; 0x49
 8006110:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2209      	movs	r2, #9
 8006118:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	220f      	movs	r2, #15
 8006120:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2206      	movs	r2, #6
 8006128:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	221e      	movs	r2, #30
 8006130:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	223f      	movs	r2, #63	; 0x3f
 8006138:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2221      	movs	r2, #33	; 0x21
 8006140:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2271      	movs	r2, #113	; 0x71
 8006148:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	227f      	movs	r2, #127	; 0x7f
 8006150:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	225e      	movs	r2, #94	; 0x5e
 8006158:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2241      	movs	r2, #65	; 0x41
 8006160:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	227f      	movs	r2, #127	; 0x7f
 8006168:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	227f      	movs	r2, #127	; 0x7f
 8006170:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2209      	movs	r2, #9
 8006178:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2219      	movs	r2, #25
 8006180:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	227f      	movs	r2, #127	; 0x7f
 8006188:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2266      	movs	r2, #102	; 0x66
 8006190:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2226      	movs	r2, #38	; 0x26
 8006198:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	226f      	movs	r2, #111	; 0x6f
 80061a0:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	224d      	movs	r2, #77	; 0x4d
 80061a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2259      	movs	r2, #89	; 0x59
 80061b0:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2273      	movs	r2, #115	; 0x73
 80061b8:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2232      	movs	r2, #50	; 0x32
 80061c0:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2203      	movs	r2, #3
 80061c8:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2241      	movs	r2, #65	; 0x41
 80061d0:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	227f      	movs	r2, #127	; 0x7f
 80061d8:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	227f      	movs	r2, #127	; 0x7f
 80061e0:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2241      	movs	r2, #65	; 0x41
 80061e8:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2203      	movs	r2, #3
 80061f0:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	227f      	movs	r2, #127	; 0x7f
 80061f8:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	227f      	movs	r2, #127	; 0x7f
 8006200:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2240      	movs	r2, #64	; 0x40
 8006208:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2240      	movs	r2, #64	; 0x40
 8006210:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	227f      	movs	r2, #127	; 0x7f
 8006218:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	227f      	movs	r2, #127	; 0x7f
 8006220:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	221f      	movs	r2, #31
 8006228:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	223f      	movs	r2, #63	; 0x3f
 8006230:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2260      	movs	r2, #96	; 0x60
 8006238:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2260      	movs	r2, #96	; 0x60
 8006240:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	223f      	movs	r2, #63	; 0x3f
 8006248:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	221f      	movs	r2, #31
 8006250:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	227f      	movs	r2, #127	; 0x7f
 8006258:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	227f      	movs	r2, #127	; 0x7f
 8006260:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2230      	movs	r2, #48	; 0x30
 8006268:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2218      	movs	r2, #24
 8006270:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2230      	movs	r2, #48	; 0x30
 8006278:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	227f      	movs	r2, #127	; 0x7f
 8006280:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	227f      	movs	r2, #127	; 0x7f
 8006288:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2243      	movs	r2, #67	; 0x43
 8006290:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2267      	movs	r2, #103	; 0x67
 8006298:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	223c      	movs	r2, #60	; 0x3c
 80062a0:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2218      	movs	r2, #24
 80062a8:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	223c      	movs	r2, #60	; 0x3c
 80062b0:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2267      	movs	r2, #103	; 0x67
 80062b8:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2243      	movs	r2, #67	; 0x43
 80062c0:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2207      	movs	r2, #7
 80062c8:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	224f      	movs	r2, #79	; 0x4f
 80062d0:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2278      	movs	r2, #120	; 0x78
 80062d8:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2278      	movs	r2, #120	; 0x78
 80062e0:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	224f      	movs	r2, #79	; 0x4f
 80062e8:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2207      	movs	r2, #7
 80062f0:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2247      	movs	r2, #71	; 0x47
 80062f8:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2263      	movs	r2, #99	; 0x63
 8006300:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2271      	movs	r2, #113	; 0x71
 8006308:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2259      	movs	r2, #89	; 0x59
 8006310:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	224d      	movs	r2, #77	; 0x4d
 8006318:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2267      	movs	r2, #103	; 0x67
 8006320:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2273      	movs	r2, #115	; 0x73
 8006328:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	227f      	movs	r2, #127	; 0x7f
 8006330:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	227f      	movs	r2, #127	; 0x7f
 8006338:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2241      	movs	r2, #65	; 0x41
 8006340:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2241      	movs	r2, #65	; 0x41
 8006348:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2203      	movs	r2, #3
 8006358:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2206      	movs	r2, #6
 8006360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	220c      	movs	r2, #12
 8006368:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2218      	movs	r2, #24
 8006370:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2230      	movs	r2, #48	; 0x30
 8006378:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2260      	movs	r2, #96	; 0x60
 8006380:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2241      	movs	r2, #65	; 0x41
 8006388:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2241      	movs	r2, #65	; 0x41
 8006390:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	227f      	movs	r2, #127	; 0x7f
 8006398:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	227f      	movs	r2, #127	; 0x7f
 80063a0:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2208      	movs	r2, #8
 80063a8:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	220c      	movs	r2, #12
 80063b0:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2206      	movs	r2, #6
 80063b8:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2203      	movs	r2, #3
 80063c0:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2206      	movs	r2, #6
 80063c8:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	220c      	movs	r2, #12
 80063d0:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2208      	movs	r2, #8
 80063d8:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2280      	movs	r2, #128	; 0x80
 80063e0:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2280      	movs	r2, #128	; 0x80
 80063e8:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2280      	movs	r2, #128	; 0x80
 80063f0:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2280      	movs	r2, #128	; 0x80
 80063f8:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2280      	movs	r2, #128	; 0x80
 8006400:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2280      	movs	r2, #128	; 0x80
 8006408:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2280      	movs	r2, #128	; 0x80
 8006410:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2280      	movs	r2, #128	; 0x80
 8006418:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2203      	movs	r2, #3
 8006420:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2207      	movs	r2, #7
 8006428:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2204      	movs	r2, #4
 8006430:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2220      	movs	r2, #32
 8006438:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2274      	movs	r2, #116	; 0x74
 8006440:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2254      	movs	r2, #84	; 0x54
 8006448:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2254      	movs	r2, #84	; 0x54
 8006450:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	223c      	movs	r2, #60	; 0x3c
 8006458:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2278      	movs	r2, #120	; 0x78
 8006460:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2240      	movs	r2, #64	; 0x40
 8006468:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2241      	movs	r2, #65	; 0x41
 8006470:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	227f      	movs	r2, #127	; 0x7f
 8006478:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	223f      	movs	r2, #63	; 0x3f
 8006480:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2248      	movs	r2, #72	; 0x48
 8006488:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2248      	movs	r2, #72	; 0x48
 8006490:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2278      	movs	r2, #120	; 0x78
 8006498:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2230      	movs	r2, #48	; 0x30
 80064a0:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2238      	movs	r2, #56	; 0x38
 80064a8:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	227c      	movs	r2, #124	; 0x7c
 80064b0:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2244      	movs	r2, #68	; 0x44
 80064b8:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2244      	movs	r2, #68	; 0x44
 80064c0:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	226c      	movs	r2, #108	; 0x6c
 80064c8:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2228      	movs	r2, #40	; 0x28
 80064d0:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2230      	movs	r2, #48	; 0x30
 80064d8:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2278      	movs	r2, #120	; 0x78
 80064e0:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2248      	movs	r2, #72	; 0x48
 80064e8:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2249      	movs	r2, #73	; 0x49
 80064f0:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	223f      	movs	r2, #63	; 0x3f
 80064f8:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	227f      	movs	r2, #127	; 0x7f
 8006500:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2240      	movs	r2, #64	; 0x40
 8006508:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2238      	movs	r2, #56	; 0x38
 8006510:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	227c      	movs	r2, #124	; 0x7c
 8006518:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2254      	movs	r2, #84	; 0x54
 8006520:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2254      	movs	r2, #84	; 0x54
 8006528:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	225c      	movs	r2, #92	; 0x5c
 8006530:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2218      	movs	r2, #24
 8006538:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2248      	movs	r2, #72	; 0x48
 8006540:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	227e      	movs	r2, #126	; 0x7e
 8006548:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	227f      	movs	r2, #127	; 0x7f
 8006550:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2249      	movs	r2, #73	; 0x49
 8006558:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2203      	movs	r2, #3
 8006560:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2202      	movs	r2, #2
 8006568:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2298      	movs	r2, #152	; 0x98
 8006570:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	22bc      	movs	r2, #188	; 0xbc
 8006578:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	22a4      	movs	r2, #164	; 0xa4
 8006580:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	22a4      	movs	r2, #164	; 0xa4
 8006588:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	22f8      	movs	r2, #248	; 0xf8
 8006590:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	227c      	movs	r2, #124	; 0x7c
 8006598:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2204      	movs	r2, #4
 80065a0:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2241      	movs	r2, #65	; 0x41
 80065a8:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	227f      	movs	r2, #127	; 0x7f
 80065b0:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	227f      	movs	r2, #127	; 0x7f
 80065b8:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2208      	movs	r2, #8
 80065c0:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2204      	movs	r2, #4
 80065c8:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	227c      	movs	r2, #124	; 0x7c
 80065d0:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2278      	movs	r2, #120	; 0x78
 80065d8:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2244      	movs	r2, #68	; 0x44
 80065e0:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	227d      	movs	r2, #125	; 0x7d
 80065e8:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	227d      	movs	r2, #125	; 0x7d
 80065f0:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2240      	movs	r2, #64	; 0x40
 80065f8:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2260      	movs	r2, #96	; 0x60
 8006600:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	22e0      	movs	r2, #224	; 0xe0
 8006608:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2280      	movs	r2, #128	; 0x80
 8006610:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2280      	movs	r2, #128	; 0x80
 8006618:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	22fd      	movs	r2, #253	; 0xfd
 8006620:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	227d      	movs	r2, #125	; 0x7d
 8006628:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2241      	movs	r2, #65	; 0x41
 8006630:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	227f      	movs	r2, #127	; 0x7f
 8006638:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	227f      	movs	r2, #127	; 0x7f
 8006640:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2210      	movs	r2, #16
 8006648:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2238      	movs	r2, #56	; 0x38
 8006650:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	226c      	movs	r2, #108	; 0x6c
 8006658:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2244      	movs	r2, #68	; 0x44
 8006660:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2241      	movs	r2, #65	; 0x41
 8006668:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	227f      	movs	r2, #127	; 0x7f
 8006670:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	227f      	movs	r2, #127	; 0x7f
 8006678:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2240      	movs	r2, #64	; 0x40
 8006680:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	227c      	movs	r2, #124	; 0x7c
 8006688:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	227c      	movs	r2, #124	; 0x7c
 8006690:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2218      	movs	r2, #24
 8006698:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2238      	movs	r2, #56	; 0x38
 80066a0:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	221c      	movs	r2, #28
 80066a8:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	227c      	movs	r2, #124	; 0x7c
 80066b0:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2278      	movs	r2, #120	; 0x78
 80066b8:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	227c      	movs	r2, #124	; 0x7c
 80066c0:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	227c      	movs	r2, #124	; 0x7c
 80066c8:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2204      	movs	r2, #4
 80066d0:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2204      	movs	r2, #4
 80066d8:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	227c      	movs	r2, #124	; 0x7c
 80066e0:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2278      	movs	r2, #120	; 0x78
 80066e8:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2238      	movs	r2, #56	; 0x38
 80066f0:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	227c      	movs	r2, #124	; 0x7c
 80066f8:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2244      	movs	r2, #68	; 0x44
 8006700:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2244      	movs	r2, #68	; 0x44
 8006708:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	227c      	movs	r2, #124	; 0x7c
 8006710:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2238      	movs	r2, #56	; 0x38
 8006718:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2284      	movs	r2, #132	; 0x84
 8006720:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	22fc      	movs	r2, #252	; 0xfc
 8006728:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	22f8      	movs	r2, #248	; 0xf8
 8006730:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	22a4      	movs	r2, #164	; 0xa4
 8006738:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2224      	movs	r2, #36	; 0x24
 8006740:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	223c      	movs	r2, #60	; 0x3c
 8006748:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2218      	movs	r2, #24
 8006750:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2218      	movs	r2, #24
 8006758:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	223c      	movs	r2, #60	; 0x3c
 8006760:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2224      	movs	r2, #36	; 0x24
 8006768:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	22a4      	movs	r2, #164	; 0xa4
 8006770:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	22f8      	movs	r2, #248	; 0xf8
 8006778:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	22fc      	movs	r2, #252	; 0xfc
 8006780:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2284      	movs	r2, #132	; 0x84
 8006788:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2244      	movs	r2, #68	; 0x44
 8006790:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	227c      	movs	r2, #124	; 0x7c
 8006798:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2278      	movs	r2, #120	; 0x78
 80067a0:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	224c      	movs	r2, #76	; 0x4c
 80067a8:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2204      	movs	r2, #4
 80067b0:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	221c      	movs	r2, #28
 80067b8:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2218      	movs	r2, #24
 80067c0:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2248      	movs	r2, #72	; 0x48
 80067c8:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	225c      	movs	r2, #92	; 0x5c
 80067d0:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2254      	movs	r2, #84	; 0x54
 80067d8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2254      	movs	r2, #84	; 0x54
 80067e0:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2274      	movs	r2, #116	; 0x74
 80067e8:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2224      	movs	r2, #36	; 0x24
 80067f0:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2204      	movs	r2, #4
 80067f8:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	223e      	movs	r2, #62	; 0x3e
 8006800:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	227f      	movs	r2, #127	; 0x7f
 8006808:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2244      	movs	r2, #68	; 0x44
 8006810:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2224      	movs	r2, #36	; 0x24
 8006818:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	223c      	movs	r2, #60	; 0x3c
 8006820:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	227c      	movs	r2, #124	; 0x7c
 8006828:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2240      	movs	r2, #64	; 0x40
 8006830:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2240      	movs	r2, #64	; 0x40
 8006838:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	223c      	movs	r2, #60	; 0x3c
 8006840:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	227c      	movs	r2, #124	; 0x7c
 8006848:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2240      	movs	r2, #64	; 0x40
 8006850:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	221c      	movs	r2, #28
 8006858:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	223c      	movs	r2, #60	; 0x3c
 8006860:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2260      	movs	r2, #96	; 0x60
 8006868:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2260      	movs	r2, #96	; 0x60
 8006870:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	223c      	movs	r2, #60	; 0x3c
 8006878:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	221c      	movs	r2, #28
 8006880:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	223c      	movs	r2, #60	; 0x3c
 8006888:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	227c      	movs	r2, #124	; 0x7c
 8006890:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2270      	movs	r2, #112	; 0x70
 8006898:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2238      	movs	r2, #56	; 0x38
 80068a0:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2270      	movs	r2, #112	; 0x70
 80068a8:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	227c      	movs	r2, #124	; 0x7c
 80068b0:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	223c      	movs	r2, #60	; 0x3c
 80068b8:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2244      	movs	r2, #68	; 0x44
 80068c0:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	226c      	movs	r2, #108	; 0x6c
 80068c8:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2238      	movs	r2, #56	; 0x38
 80068d0:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2210      	movs	r2, #16
 80068d8:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2238      	movs	r2, #56	; 0x38
 80068e0:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	226c      	movs	r2, #108	; 0x6c
 80068e8:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2244      	movs	r2, #68	; 0x44
 80068f0:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	229c      	movs	r2, #156	; 0x9c
 80068f8:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	22bc      	movs	r2, #188	; 0xbc
 8006900:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	22a0      	movs	r2, #160	; 0xa0
 8006908:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	22a0      	movs	r2, #160	; 0xa0
 8006910:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	22fc      	movs	r2, #252	; 0xfc
 8006918:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	227c      	movs	r2, #124	; 0x7c
 8006920:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	224c      	movs	r2, #76	; 0x4c
 8006928:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2264      	movs	r2, #100	; 0x64
 8006930:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2274      	movs	r2, #116	; 0x74
 8006938:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	225c      	movs	r2, #92	; 0x5c
 8006940:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	224c      	movs	r2, #76	; 0x4c
 8006948:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2264      	movs	r2, #100	; 0x64
 8006950:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2208      	movs	r2, #8
 8006958:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2208      	movs	r2, #8
 8006960:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	223e      	movs	r2, #62	; 0x3e
 8006968:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2277      	movs	r2, #119	; 0x77
 8006970:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2241      	movs	r2, #65	; 0x41
 8006978:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2241      	movs	r2, #65	; 0x41
 8006980:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2277      	movs	r2, #119	; 0x77
 8006988:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2277      	movs	r2, #119	; 0x77
 8006990:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2241      	movs	r2, #65	; 0x41
 8006998:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2241      	movs	r2, #65	; 0x41
 80069a0:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2277      	movs	r2, #119	; 0x77
 80069a8:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	223e      	movs	r2, #62	; 0x3e
 80069b0:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2208      	movs	r2, #8
 80069b8:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2208      	movs	r2, #8
 80069c0:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2202      	movs	r2, #2
 80069c8:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2203      	movs	r2, #3
 80069d0:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2203      	movs	r2, #3
 80069e0:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2202      	movs	r2, #2
 80069e8:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2203      	movs	r2, #3
 80069f0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2270      	movs	r2, #112	; 0x70
 8006a00:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2278      	movs	r2, #120	; 0x78
 8006a08:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	224c      	movs	r2, #76	; 0x4c
 8006a10:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2246      	movs	r2, #70	; 0x46
 8006a18:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	224c      	movs	r2, #76	; 0x4c
 8006a20:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2278      	movs	r2, #120	; 0x78
 8006a28:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2270      	movs	r2, #112	; 0x70
 8006a30:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	220e      	movs	r2, #14
 8006a38:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	229f      	movs	r2, #159	; 0x9f
 8006a40:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2291      	movs	r2, #145	; 0x91
 8006a48:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	22b1      	movs	r2, #177	; 0xb1
 8006a50:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	22fb      	movs	r2, #251	; 0xfb
 8006a58:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	224a      	movs	r2, #74	; 0x4a
 8006a60:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	223a      	movs	r2, #58	; 0x3a
 8006a68:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	227a      	movs	r2, #122	; 0x7a
 8006a70:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2240      	movs	r2, #64	; 0x40
 8006a78:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2240      	movs	r2, #64	; 0x40
 8006a80:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	227a      	movs	r2, #122	; 0x7a
 8006a88:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	227a      	movs	r2, #122	; 0x7a
 8006a90:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2240      	movs	r2, #64	; 0x40
 8006a98:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2238      	movs	r2, #56	; 0x38
 8006aa0:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	227c      	movs	r2, #124	; 0x7c
 8006aa8:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2254      	movs	r2, #84	; 0x54
 8006ab0:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2255      	movs	r2, #85	; 0x55
 8006ab8:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	225d      	movs	r2, #93	; 0x5d
 8006ac0:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2219      	movs	r2, #25
 8006ac8:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2223      	movs	r2, #35	; 0x23
 8006ad8:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2275      	movs	r2, #117	; 0x75
 8006ae0:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2255      	movs	r2, #85	; 0x55
 8006ae8:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2255      	movs	r2, #85	; 0x55
 8006af0:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	227d      	movs	r2, #125	; 0x7d
 8006af8:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	227b      	movs	r2, #123	; 0x7b
 8006b00:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2242      	movs	r2, #66	; 0x42
 8006b08:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2221      	movs	r2, #33	; 0x21
 8006b10:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2275      	movs	r2, #117	; 0x75
 8006b18:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2254      	movs	r2, #84	; 0x54
 8006b20:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2254      	movs	r2, #84	; 0x54
 8006b28:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	227d      	movs	r2, #125	; 0x7d
 8006b30:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2279      	movs	r2, #121	; 0x79
 8006b38:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2240      	movs	r2, #64	; 0x40
 8006b40:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2221      	movs	r2, #33	; 0x21
 8006b48:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2275      	movs	r2, #117	; 0x75
 8006b50:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2255      	movs	r2, #85	; 0x55
 8006b58:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2254      	movs	r2, #84	; 0x54
 8006b60:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	227c      	movs	r2, #124	; 0x7c
 8006b68:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2278      	movs	r2, #120	; 0x78
 8006b70:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2240      	movs	r2, #64	; 0x40
 8006b78:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2274      	movs	r2, #116	; 0x74
 8006b88:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2257      	movs	r2, #87	; 0x57
 8006b90:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2257      	movs	r2, #87	; 0x57
 8006b98:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	227c      	movs	r2, #124	; 0x7c
 8006ba0:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2278      	movs	r2, #120	; 0x78
 8006ba8:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2240      	movs	r2, #64	; 0x40
 8006bb0:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2218      	movs	r2, #24
 8006bb8:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	223c      	movs	r2, #60	; 0x3c
 8006bc0:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	22a4      	movs	r2, #164	; 0xa4
 8006bc8:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	22a4      	movs	r2, #164	; 0xa4
 8006bd0:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	22e4      	movs	r2, #228	; 0xe4
 8006bd8:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2240      	movs	r2, #64	; 0x40
 8006be0:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	223b      	movs	r2, #59	; 0x3b
 8006bf0:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	227d      	movs	r2, #125	; 0x7d
 8006bf8:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2255      	movs	r2, #85	; 0x55
 8006c00:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2255      	movs	r2, #85	; 0x55
 8006c08:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	225d      	movs	r2, #93	; 0x5d
 8006c10:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	221b      	movs	r2, #27
 8006c18:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2239      	movs	r2, #57	; 0x39
 8006c28:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	227d      	movs	r2, #125	; 0x7d
 8006c30:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2254      	movs	r2, #84	; 0x54
 8006c38:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2254      	movs	r2, #84	; 0x54
 8006c40:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	225d      	movs	r2, #93	; 0x5d
 8006c48:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2219      	movs	r2, #25
 8006c50:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2239      	movs	r2, #57	; 0x39
 8006c58:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	227d      	movs	r2, #125	; 0x7d
 8006c60:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2255      	movs	r2, #85	; 0x55
 8006c68:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2254      	movs	r2, #84	; 0x54
 8006c70:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	225c      	movs	r2, #92	; 0x5c
 8006c78:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2218      	movs	r2, #24
 8006c80:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2245      	movs	r2, #69	; 0x45
 8006c90:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	227c      	movs	r2, #124	; 0x7c
 8006c98:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	227c      	movs	r2, #124	; 0x7c
 8006ca0:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2241      	movs	r2, #65	; 0x41
 8006ca8:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2203      	movs	r2, #3
 8006cc0:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2245      	movs	r2, #69	; 0x45
 8006cc8:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	227d      	movs	r2, #125	; 0x7d
 8006cd0:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	227d      	movs	r2, #125	; 0x7d
 8006cd8:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2243      	movs	r2, #67	; 0x43
 8006ce0:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2202      	movs	r2, #2
 8006ce8:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2245      	movs	r2, #69	; 0x45
 8006cf8:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	227d      	movs	r2, #125	; 0x7d
 8006d00:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	227c      	movs	r2, #124	; 0x7c
 8006d08:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2240      	movs	r2, #64	; 0x40
 8006d10:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2279      	movs	r2, #121	; 0x79
 8006d18:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	227d      	movs	r2, #125	; 0x7d
 8006d20:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2216      	movs	r2, #22
 8006d28:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2212      	movs	r2, #18
 8006d30:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2216      	movs	r2, #22
 8006d38:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	227d      	movs	r2, #125	; 0x7d
 8006d40:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2279      	movs	r2, #121	; 0x79
 8006d48:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2270      	movs	r2, #112	; 0x70
 8006d50:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2278      	movs	r2, #120	; 0x78
 8006d58:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	222b      	movs	r2, #43	; 0x2b
 8006d60:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	222b      	movs	r2, #43	; 0x2b
 8006d68:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2278      	movs	r2, #120	; 0x78
 8006d70:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2270      	movs	r2, #112	; 0x70
 8006d78:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2244      	movs	r2, #68	; 0x44
 8006d80:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	227c      	movs	r2, #124	; 0x7c
 8006d88:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	227c      	movs	r2, #124	; 0x7c
 8006d90:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2255      	movs	r2, #85	; 0x55
 8006d98:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2255      	movs	r2, #85	; 0x55
 8006da0:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2245      	movs	r2, #69	; 0x45
 8006da8:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2220      	movs	r2, #32
 8006db0:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2274      	movs	r2, #116	; 0x74
 8006db8:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2254      	movs	r2, #84	; 0x54
 8006dc0:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2254      	movs	r2, #84	; 0x54
 8006dc8:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	227c      	movs	r2, #124	; 0x7c
 8006dd0:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	227c      	movs	r2, #124	; 0x7c
 8006dd8:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2254      	movs	r2, #84	; 0x54
 8006de0:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2254      	movs	r2, #84	; 0x54
 8006de8:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	227c      	movs	r2, #124	; 0x7c
 8006df0:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	227e      	movs	r2, #126	; 0x7e
 8006df8:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	220b      	movs	r2, #11
 8006e00:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2209      	movs	r2, #9
 8006e08:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	227f      	movs	r2, #127	; 0x7f
 8006e10:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	227f      	movs	r2, #127	; 0x7f
 8006e18:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2249      	movs	r2, #73	; 0x49
 8006e20:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2232      	movs	r2, #50	; 0x32
 8006e28:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	227b      	movs	r2, #123	; 0x7b
 8006e30:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2249      	movs	r2, #73	; 0x49
 8006e38:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2249      	movs	r2, #73	; 0x49
 8006e40:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	227b      	movs	r2, #123	; 0x7b
 8006e48:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2232      	movs	r2, #50	; 0x32
 8006e50:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2232      	movs	r2, #50	; 0x32
 8006e58:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	227a      	movs	r2, #122	; 0x7a
 8006e60:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2248      	movs	r2, #72	; 0x48
 8006e68:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2248      	movs	r2, #72	; 0x48
 8006e70:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	227a      	movs	r2, #122	; 0x7a
 8006e78:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2232      	movs	r2, #50	; 0x32
 8006e80:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2232      	movs	r2, #50	; 0x32
 8006e88:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	227a      	movs	r2, #122	; 0x7a
 8006e90:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	224a      	movs	r2, #74	; 0x4a
 8006e98:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2248      	movs	r2, #72	; 0x48
 8006ea0:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2278      	movs	r2, #120	; 0x78
 8006ea8:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2230      	movs	r2, #48	; 0x30
 8006eb0:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	223a      	movs	r2, #58	; 0x3a
 8006eb8:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	227b      	movs	r2, #123	; 0x7b
 8006ec0:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2241      	movs	r2, #65	; 0x41
 8006ec8:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2241      	movs	r2, #65	; 0x41
 8006ed0:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	227b      	movs	r2, #123	; 0x7b
 8006ed8:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	227a      	movs	r2, #122	; 0x7a
 8006ee0:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2240      	movs	r2, #64	; 0x40
 8006ee8:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	223a      	movs	r2, #58	; 0x3a
 8006ef0:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	227a      	movs	r2, #122	; 0x7a
 8006ef8:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2242      	movs	r2, #66	; 0x42
 8006f00:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2240      	movs	r2, #64	; 0x40
 8006f08:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2278      	movs	r2, #120	; 0x78
 8006f10:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2278      	movs	r2, #120	; 0x78
 8006f18:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2240      	movs	r2, #64	; 0x40
 8006f20:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	229a      	movs	r2, #154	; 0x9a
 8006f28:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	22ba      	movs	r2, #186	; 0xba
 8006f30:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	22a0      	movs	r2, #160	; 0xa0
 8006f38:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	22a0      	movs	r2, #160	; 0xa0
 8006f40:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	22fa      	movs	r2, #250	; 0xfa
 8006f48:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	227a      	movs	r2, #122	; 0x7a
 8006f50:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2219      	movs	r2, #25
 8006f60:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	223c      	movs	r2, #60	; 0x3c
 8006f68:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2266      	movs	r2, #102	; 0x66
 8006f70:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2266      	movs	r2, #102	; 0x66
 8006f78:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	223c      	movs	r2, #60	; 0x3c
 8006f80:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2219      	movs	r2, #25
 8006f88:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	223d      	movs	r2, #61	; 0x3d
 8006f98:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	227d      	movs	r2, #125	; 0x7d
 8006fa0:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2240      	movs	r2, #64	; 0x40
 8006fa8:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2240      	movs	r2, #64	; 0x40
 8006fb0:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	227d      	movs	r2, #125	; 0x7d
 8006fb8:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	223d      	movs	r2, #61	; 0x3d
 8006fc0:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2218      	movs	r2, #24
 8006fc8:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	223c      	movs	r2, #60	; 0x3c
 8006fd0:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2224      	movs	r2, #36	; 0x24
 8006fd8:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	22e7      	movs	r2, #231	; 0xe7
 8006fe0:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	22e7      	movs	r2, #231	; 0xe7
 8006fe8:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2224      	movs	r2, #36	; 0x24
 8006ff0:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2224      	movs	r2, #36	; 0x24
 8006ff8:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2268      	movs	r2, #104	; 0x68
 8007000:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	227e      	movs	r2, #126	; 0x7e
 8007008:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	227f      	movs	r2, #127	; 0x7f
 8007010:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2249      	movs	r2, #73	; 0x49
 8007018:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2243      	movs	r2, #67	; 0x43
 8007020:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2266      	movs	r2, #102	; 0x66
 8007028:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2220      	movs	r2, #32
 8007030:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	222b      	movs	r2, #43	; 0x2b
 8007038:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	222f      	movs	r2, #47	; 0x2f
 8007040:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	22fc      	movs	r2, #252	; 0xfc
 8007048:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	22fc      	movs	r2, #252	; 0xfc
 8007050:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	222f      	movs	r2, #47	; 0x2f
 8007058:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	222b      	movs	r2, #43	; 0x2b
 8007060:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	22ff      	movs	r2, #255	; 0xff
 8007068:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	22ff      	movs	r2, #255	; 0xff
 8007070:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2209      	movs	r2, #9
 8007078:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2209      	movs	r2, #9
 8007080:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	222f      	movs	r2, #47	; 0x2f
 8007088:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	22f6      	movs	r2, #246	; 0xf6
 8007090:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	22f8      	movs	r2, #248	; 0xf8
 8007098:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	22a0      	movs	r2, #160	; 0xa0
 80070a0:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2240      	movs	r2, #64	; 0x40
 80070a8:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	22c0      	movs	r2, #192	; 0xc0
 80070b0:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2288      	movs	r2, #136	; 0x88
 80070b8:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	22fe      	movs	r2, #254	; 0xfe
 80070c0:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	227f      	movs	r2, #127	; 0x7f
 80070c8:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2209      	movs	r2, #9
 80070d0:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2203      	movs	r2, #3
 80070d8:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2202      	movs	r2, #2
 80070e0:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2220      	movs	r2, #32
 80070e8:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2274      	movs	r2, #116	; 0x74
 80070f0:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2254      	movs	r2, #84	; 0x54
 80070f8:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2255      	movs	r2, #85	; 0x55
 8007100:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	227d      	movs	r2, #125	; 0x7d
 8007108:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2279      	movs	r2, #121	; 0x79
 8007110:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2240      	movs	r2, #64	; 0x40
 8007118:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2244      	movs	r2, #68	; 0x44
 8007120:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	227d      	movs	r2, #125	; 0x7d
 8007128:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	227d      	movs	r2, #125	; 0x7d
 8007130:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2241      	movs	r2, #65	; 0x41
 8007138:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2230      	movs	r2, #48	; 0x30
 8007140:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2278      	movs	r2, #120	; 0x78
 8007148:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2248      	movs	r2, #72	; 0x48
 8007150:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	224a      	movs	r2, #74	; 0x4a
 8007158:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	227a      	movs	r2, #122	; 0x7a
 8007160:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2232      	movs	r2, #50	; 0x32
 8007168:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2238      	movs	r2, #56	; 0x38
 8007170:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2278      	movs	r2, #120	; 0x78
 8007178:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2240      	movs	r2, #64	; 0x40
 8007180:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2242      	movs	r2, #66	; 0x42
 8007188:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	227a      	movs	r2, #122	; 0x7a
 8007190:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	227a      	movs	r2, #122	; 0x7a
 8007198:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2240      	movs	r2, #64	; 0x40
 80071a0:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	227a      	movs	r2, #122	; 0x7a
 80071a8:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	227a      	movs	r2, #122	; 0x7a
 80071b0:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	220a      	movs	r2, #10
 80071b8:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	220a      	movs	r2, #10
 80071c0:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	227a      	movs	r2, #122	; 0x7a
 80071c8:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2270      	movs	r2, #112	; 0x70
 80071d0:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	227d      	movs	r2, #125	; 0x7d
 80071d8:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	227d      	movs	r2, #125	; 0x7d
 80071e0:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2219      	movs	r2, #25
 80071e8:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2231      	movs	r2, #49	; 0x31
 80071f0:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	227d      	movs	r2, #125	; 0x7d
 80071f8:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	227d      	movs	r2, #125	; 0x7d
 8007200:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2226      	movs	r2, #38	; 0x26
 8007208:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	222f      	movs	r2, #47	; 0x2f
 8007210:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2229      	movs	r2, #41	; 0x29
 8007218:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	222f      	movs	r2, #47	; 0x2f
 8007220:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	222f      	movs	r2, #47	; 0x2f
 8007228:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2228      	movs	r2, #40	; 0x28
 8007230:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2226      	movs	r2, #38	; 0x26
 8007238:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	222f      	movs	r2, #47	; 0x2f
 8007240:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2229      	movs	r2, #41	; 0x29
 8007248:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	222f      	movs	r2, #47	; 0x2f
 8007250:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2226      	movs	r2, #38	; 0x26
 8007258:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2230      	movs	r2, #48	; 0x30
 8007260:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2278      	movs	r2, #120	; 0x78
 8007268:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	224d      	movs	r2, #77	; 0x4d
 8007270:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2245      	movs	r2, #69	; 0x45
 8007278:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2260      	movs	r2, #96	; 0x60
 8007280:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2220      	movs	r2, #32
 8007288:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2238      	movs	r2, #56	; 0x38
 8007290:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2238      	movs	r2, #56	; 0x38
 8007298:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2208      	movs	r2, #8
 80072a0:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2208      	movs	r2, #8
 80072a8:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2208      	movs	r2, #8
 80072b0:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2208      	movs	r2, #8
 80072b8:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2208      	movs	r2, #8
 80072c0:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2208      	movs	r2, #8
 80072c8:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2208      	movs	r2, #8
 80072d0:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2208      	movs	r2, #8
 80072d8:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2238      	movs	r2, #56	; 0x38
 80072e0:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2238      	movs	r2, #56	; 0x38
 80072e8:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	224f      	movs	r2, #79	; 0x4f
 80072f0:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	226f      	movs	r2, #111	; 0x6f
 80072f8:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2230      	movs	r2, #48	; 0x30
 8007300:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2218      	movs	r2, #24
 8007308:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	22cc      	movs	r2, #204	; 0xcc
 8007310:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	22ee      	movs	r2, #238	; 0xee
 8007318:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	22bb      	movs	r2, #187	; 0xbb
 8007320:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2291      	movs	r2, #145	; 0x91
 8007328:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	224f      	movs	r2, #79	; 0x4f
 8007330:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	226f      	movs	r2, #111	; 0x6f
 8007338:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2230      	movs	r2, #48	; 0x30
 8007340:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2218      	movs	r2, #24
 8007348:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	226c      	movs	r2, #108	; 0x6c
 8007350:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2276      	movs	r2, #118	; 0x76
 8007358:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	22fb      	movs	r2, #251	; 0xfb
 8007360:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	22f9      	movs	r2, #249	; 0xf9
 8007368:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	227b      	movs	r2, #123	; 0x7b
 8007370:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	227b      	movs	r2, #123	; 0x7b
 8007378:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2208      	movs	r2, #8
 8007380:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	221c      	movs	r2, #28
 8007388:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2236      	movs	r2, #54	; 0x36
 8007390:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2222      	movs	r2, #34	; 0x22
 8007398:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2208      	movs	r2, #8
 80073a0:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	221c      	movs	r2, #28
 80073a8:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2236      	movs	r2, #54	; 0x36
 80073b0:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2222      	movs	r2, #34	; 0x22
 80073b8:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2222      	movs	r2, #34	; 0x22
 80073c0:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2236      	movs	r2, #54	; 0x36
 80073c8:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	221c      	movs	r2, #28
 80073d0:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2208      	movs	r2, #8
 80073d8:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2222      	movs	r2, #34	; 0x22
 80073e0:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2236      	movs	r2, #54	; 0x36
 80073e8:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	221c      	movs	r2, #28
 80073f0:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2208      	movs	r2, #8
 80073f8:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	22aa      	movs	r2, #170	; 0xaa
 8007400:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2255      	movs	r2, #85	; 0x55
 8007408:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	22aa      	movs	r2, #170	; 0xaa
 8007410:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2255      	movs	r2, #85	; 0x55
 8007418:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	22aa      	movs	r2, #170	; 0xaa
 8007420:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2255      	movs	r2, #85	; 0x55
 8007428:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	22aa      	movs	r2, #170	; 0xaa
 8007430:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2255      	movs	r2, #85	; 0x55
 8007438:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	22aa      	movs	r2, #170	; 0xaa
 8007440:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2255      	movs	r2, #85	; 0x55
 8007448:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	22aa      	movs	r2, #170	; 0xaa
 8007450:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2255      	movs	r2, #85	; 0x55
 8007458:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	22dd      	movs	r2, #221	; 0xdd
 8007460:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	22ff      	movs	r2, #255	; 0xff
 8007468:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	22aa      	movs	r2, #170	; 0xaa
 8007470:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2277      	movs	r2, #119	; 0x77
 8007478:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	22dd      	movs	r2, #221	; 0xdd
 8007480:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	22aa      	movs	r2, #170	; 0xaa
 8007488:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	22ff      	movs	r2, #255	; 0xff
 8007490:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2277      	movs	r2, #119	; 0x77
 8007498:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	22ff      	movs	r2, #255	; 0xff
 80074a0:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	22ff      	movs	r2, #255	; 0xff
 80074a8:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2210      	movs	r2, #16
 80074b0:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2210      	movs	r2, #16
 80074b8:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2210      	movs	r2, #16
 80074c0:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	22ff      	movs	r2, #255	; 0xff
 80074c8:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	22ff      	movs	r2, #255	; 0xff
 80074d0:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2214      	movs	r2, #20
 80074d8:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2214      	movs	r2, #20
 80074e0:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2214      	movs	r2, #20
 80074e8:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	22ff      	movs	r2, #255	; 0xff
 80074f0:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	22ff      	movs	r2, #255	; 0xff
 80074f8:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2210      	movs	r2, #16
 8007500:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2210      	movs	r2, #16
 8007508:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	22ff      	movs	r2, #255	; 0xff
 8007510:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	22ff      	movs	r2, #255	; 0xff
 8007518:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	22ff      	movs	r2, #255	; 0xff
 8007520:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	22ff      	movs	r2, #255	; 0xff
 8007528:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2210      	movs	r2, #16
 8007530:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2210      	movs	r2, #16
 8007538:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	22f0      	movs	r2, #240	; 0xf0
 8007540:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	22f0      	movs	r2, #240	; 0xf0
 8007548:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2210      	movs	r2, #16
 8007550:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	22f0      	movs	r2, #240	; 0xf0
 8007558:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	22f0      	movs	r2, #240	; 0xf0
 8007560:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2214      	movs	r2, #20
 8007568:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2214      	movs	r2, #20
 8007570:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2214      	movs	r2, #20
 8007578:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	22fc      	movs	r2, #252	; 0xfc
 8007580:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	22fc      	movs	r2, #252	; 0xfc
 8007588:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2214      	movs	r2, #20
 8007590:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2214      	movs	r2, #20
 8007598:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	22f7      	movs	r2, #247	; 0xf7
 80075a0:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	22f7      	movs	r2, #247	; 0xf7
 80075a8:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	22ff      	movs	r2, #255	; 0xff
 80075b0:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	22ff      	movs	r2, #255	; 0xff
 80075b8:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	22ff      	movs	r2, #255	; 0xff
 80075c0:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	22ff      	movs	r2, #255	; 0xff
 80075c8:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	22ff      	movs	r2, #255	; 0xff
 80075d0:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	22ff      	movs	r2, #255	; 0xff
 80075d8:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2214      	movs	r2, #20
 80075e0:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2214      	movs	r2, #20
 80075e8:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	22f4      	movs	r2, #244	; 0xf4
 80075f0:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	22f4      	movs	r2, #244	; 0xf4
 80075f8:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2204      	movs	r2, #4
 8007600:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	22fc      	movs	r2, #252	; 0xfc
 8007608:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	22fc      	movs	r2, #252	; 0xfc
 8007610:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2214      	movs	r2, #20
 8007618:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2214      	movs	r2, #20
 8007620:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2217      	movs	r2, #23
 8007628:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2217      	movs	r2, #23
 8007630:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2210      	movs	r2, #16
 8007638:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	221f      	movs	r2, #31
 8007640:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	221f      	movs	r2, #31
 8007648:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2210      	movs	r2, #16
 8007650:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2210      	movs	r2, #16
 8007658:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	221f      	movs	r2, #31
 8007660:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	221f      	movs	r2, #31
 8007668:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2210      	movs	r2, #16
 8007670:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	221f      	movs	r2, #31
 8007678:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	221f      	movs	r2, #31
 8007680:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2214      	movs	r2, #20
 8007688:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2214      	movs	r2, #20
 8007690:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2214      	movs	r2, #20
 8007698:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	221f      	movs	r2, #31
 80076a0:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	221f      	movs	r2, #31
 80076a8:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2210      	movs	r2, #16
 80076b0:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2210      	movs	r2, #16
 80076b8:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2210      	movs	r2, #16
 80076c0:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	22f0      	movs	r2, #240	; 0xf0
 80076c8:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	22f0      	movs	r2, #240	; 0xf0
 80076d0:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	221f      	movs	r2, #31
 80076d8:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	221f      	movs	r2, #31
 80076e0:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2210      	movs	r2, #16
 80076e8:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2210      	movs	r2, #16
 80076f0:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2210      	movs	r2, #16
 80076f8:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2210      	movs	r2, #16
 8007700:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2210      	movs	r2, #16
 8007708:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2210      	movs	r2, #16
 8007710:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	221f      	movs	r2, #31
 8007718:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	221f      	movs	r2, #31
 8007720:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2210      	movs	r2, #16
 8007728:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2210      	movs	r2, #16
 8007730:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2210      	movs	r2, #16
 8007738:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2210      	movs	r2, #16
 8007740:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2210      	movs	r2, #16
 8007748:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2210      	movs	r2, #16
 8007750:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	22f0      	movs	r2, #240	; 0xf0
 8007758:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	22f0      	movs	r2, #240	; 0xf0
 8007760:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2210      	movs	r2, #16
 8007768:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2210      	movs	r2, #16
 8007770:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2210      	movs	r2, #16
 8007778:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	22ff      	movs	r2, #255	; 0xff
 8007780:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	22ff      	movs	r2, #255	; 0xff
 8007788:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2210      	movs	r2, #16
 8007790:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2210      	movs	r2, #16
 8007798:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2210      	movs	r2, #16
 80077a0:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2210      	movs	r2, #16
 80077a8:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2210      	movs	r2, #16
 80077b0:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2210      	movs	r2, #16
 80077b8:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2210      	movs	r2, #16
 80077c0:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2210      	movs	r2, #16
 80077c8:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2210      	movs	r2, #16
 80077d0:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2210      	movs	r2, #16
 80077d8:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2210      	movs	r2, #16
 80077e0:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2210      	movs	r2, #16
 80077e8:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2210      	movs	r2, #16
 80077f0:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2210      	movs	r2, #16
 80077f8:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	22ff      	movs	r2, #255	; 0xff
 8007800:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	22ff      	movs	r2, #255	; 0xff
 8007808:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2210      	movs	r2, #16
 8007810:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2210      	movs	r2, #16
 8007818:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2210      	movs	r2, #16
 8007820:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	22ff      	movs	r2, #255	; 0xff
 8007828:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	22ff      	movs	r2, #255	; 0xff
 8007830:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2214      	movs	r2, #20
 8007838:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2214      	movs	r2, #20
 8007840:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2214      	movs	r2, #20
 8007848:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	22ff      	movs	r2, #255	; 0xff
 8007850:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	22ff      	movs	r2, #255	; 0xff
 8007858:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	22ff      	movs	r2, #255	; 0xff
 8007860:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	22ff      	movs	r2, #255	; 0xff
 8007868:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2210      	movs	r2, #16
 8007870:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	221f      	movs	r2, #31
 8007878:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	221f      	movs	r2, #31
 8007880:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2210      	movs	r2, #16
 8007888:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2217      	movs	r2, #23
 8007890:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2217      	movs	r2, #23
 8007898:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2214      	movs	r2, #20
 80078a0:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	22fc      	movs	r2, #252	; 0xfc
 80078a8:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	22fc      	movs	r2, #252	; 0xfc
 80078b0:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2204      	movs	r2, #4
 80078b8:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	22f4      	movs	r2, #244	; 0xf4
 80078c0:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	22f4      	movs	r2, #244	; 0xf4
 80078c8:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2214      	movs	r2, #20
 80078d0:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2214      	movs	r2, #20
 80078d8:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2214      	movs	r2, #20
 80078e0:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2217      	movs	r2, #23
 80078e8:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2217      	movs	r2, #23
 80078f0:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2210      	movs	r2, #16
 80078f8:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2217      	movs	r2, #23
 8007900:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2217      	movs	r2, #23
 8007908:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2214      	movs	r2, #20
 8007910:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2214      	movs	r2, #20
 8007918:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2214      	movs	r2, #20
 8007920:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	22f4      	movs	r2, #244	; 0xf4
 8007928:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	22f4      	movs	r2, #244	; 0xf4
 8007930:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2204      	movs	r2, #4
 8007938:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	22f4      	movs	r2, #244	; 0xf4
 8007940:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	22f4      	movs	r2, #244	; 0xf4
 8007948:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2214      	movs	r2, #20
 8007950:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	22ff      	movs	r2, #255	; 0xff
 8007958:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	22ff      	movs	r2, #255	; 0xff
 8007960:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	22f7      	movs	r2, #247	; 0xf7
 8007968:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	22f7      	movs	r2, #247	; 0xf7
 8007970:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2214      	movs	r2, #20
 8007978:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2214      	movs	r2, #20
 8007980:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2214      	movs	r2, #20
 8007988:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2214      	movs	r2, #20
 8007990:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2214      	movs	r2, #20
 8007998:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2214      	movs	r2, #20
 80079a0:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2214      	movs	r2, #20
 80079a8:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2214      	movs	r2, #20
 80079b0:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2214      	movs	r2, #20
 80079b8:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2214      	movs	r2, #20
 80079c0:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2214      	movs	r2, #20
 80079c8:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	22f7      	movs	r2, #247	; 0xf7
 80079d0:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	22f7      	movs	r2, #247	; 0xf7
 80079d8:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	22f7      	movs	r2, #247	; 0xf7
 80079e0:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	22f7      	movs	r2, #247	; 0xf7
 80079e8:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2214      	movs	r2, #20
 80079f0:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2214      	movs	r2, #20
 80079f8:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2214      	movs	r2, #20
 8007a00:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2214      	movs	r2, #20
 8007a08:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2217      	movs	r2, #23
 8007a10:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2217      	movs	r2, #23
 8007a18:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2214      	movs	r2, #20
 8007a20:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2214      	movs	r2, #20
 8007a28:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2214      	movs	r2, #20
 8007a30:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2210      	movs	r2, #16
 8007a38:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2210      	movs	r2, #16
 8007a40:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	221f      	movs	r2, #31
 8007a48:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	221f      	movs	r2, #31
 8007a50:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2210      	movs	r2, #16
 8007a58:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	221f      	movs	r2, #31
 8007a60:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	221f      	movs	r2, #31
 8007a68:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2210      	movs	r2, #16
 8007a70:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2214      	movs	r2, #20
 8007a78:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2214      	movs	r2, #20
 8007a80:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2214      	movs	r2, #20
 8007a88:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	22f4      	movs	r2, #244	; 0xf4
 8007a90:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	22f4      	movs	r2, #244	; 0xf4
 8007a98:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2214      	movs	r2, #20
 8007aa0:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2214      	movs	r2, #20
 8007aa8:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2214      	movs	r2, #20
 8007ab0:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2210      	movs	r2, #16
 8007ab8:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2210      	movs	r2, #16
 8007ac0:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	22f0      	movs	r2, #240	; 0xf0
 8007ac8:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	22f0      	movs	r2, #240	; 0xf0
 8007ad0:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2210      	movs	r2, #16
 8007ad8:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	22f0      	movs	r2, #240	; 0xf0
 8007ae0:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	22f0      	movs	r2, #240	; 0xf0
 8007ae8:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2210      	movs	r2, #16
 8007af0:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	221f      	movs	r2, #31
 8007af8:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	221f      	movs	r2, #31
 8007b00:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2210      	movs	r2, #16
 8007b08:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	221f      	movs	r2, #31
 8007b10:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	221f      	movs	r2, #31
 8007b18:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2210      	movs	r2, #16
 8007b20:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	221f      	movs	r2, #31
 8007b28:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	221f      	movs	r2, #31
 8007b30:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2214      	movs	r2, #20
 8007b38:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2214      	movs	r2, #20
 8007b40:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2214      	movs	r2, #20
 8007b48:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	22fc      	movs	r2, #252	; 0xfc
 8007b50:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	22fc      	movs	r2, #252	; 0xfc
 8007b58:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2214      	movs	r2, #20
 8007b60:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2214      	movs	r2, #20
 8007b68:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2214      	movs	r2, #20
 8007b70:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	22f0      	movs	r2, #240	; 0xf0
 8007b78:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	22f0      	movs	r2, #240	; 0xf0
 8007b80:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2210      	movs	r2, #16
 8007b88:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	22f0      	movs	r2, #240	; 0xf0
 8007b90:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	22f0      	movs	r2, #240	; 0xf0
 8007b98:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2210      	movs	r2, #16
 8007ba0:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2210      	movs	r2, #16
 8007ba8:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2210      	movs	r2, #16
 8007bb0:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	22ff      	movs	r2, #255	; 0xff
 8007bb8:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	22ff      	movs	r2, #255	; 0xff
 8007bc0:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2210      	movs	r2, #16
 8007bc8:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	22ff      	movs	r2, #255	; 0xff
 8007bd0:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	22ff      	movs	r2, #255	; 0xff
 8007bd8:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2210      	movs	r2, #16
 8007be0:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2214      	movs	r2, #20
 8007be8:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2214      	movs	r2, #20
 8007bf0:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2214      	movs	r2, #20
 8007bf8:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	22ff      	movs	r2, #255	; 0xff
 8007c00:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	22ff      	movs	r2, #255	; 0xff
 8007c08:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2214      	movs	r2, #20
 8007c10:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2214      	movs	r2, #20
 8007c18:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2214      	movs	r2, #20
 8007c20:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2210      	movs	r2, #16
 8007c28:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2210      	movs	r2, #16
 8007c30:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2210      	movs	r2, #16
 8007c38:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	221f      	movs	r2, #31
 8007c40:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	221f      	movs	r2, #31
 8007c48:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	22f0      	movs	r2, #240	; 0xf0
 8007c50:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	22f0      	movs	r2, #240	; 0xf0
 8007c58:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2210      	movs	r2, #16
 8007c60:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2210      	movs	r2, #16
 8007c68:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2210      	movs	r2, #16
 8007c70:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	22ff      	movs	r2, #255	; 0xff
 8007c78:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	22ff      	movs	r2, #255	; 0xff
 8007c80:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	22ff      	movs	r2, #255	; 0xff
 8007c88:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	22ff      	movs	r2, #255	; 0xff
 8007c90:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	22ff      	movs	r2, #255	; 0xff
 8007c98:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	22ff      	movs	r2, #255	; 0xff
 8007ca0:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	22ff      	movs	r2, #255	; 0xff
 8007ca8:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	22ff      	movs	r2, #255	; 0xff
 8007cb0:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	22f0      	movs	r2, #240	; 0xf0
 8007cb8:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	22f0      	movs	r2, #240	; 0xf0
 8007cc0:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	22f0      	movs	r2, #240	; 0xf0
 8007cc8:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	22f0      	movs	r2, #240	; 0xf0
 8007cd0:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	22f0      	movs	r2, #240	; 0xf0
 8007cd8:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	22f0      	movs	r2, #240	; 0xf0
 8007ce0:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	22f0      	movs	r2, #240	; 0xf0
 8007ce8:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	22f0      	movs	r2, #240	; 0xf0
 8007cf0:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	22ff      	movs	r2, #255	; 0xff
 8007cf8:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	22ff      	movs	r2, #255	; 0xff
 8007d00:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	22ff      	movs	r2, #255	; 0xff
 8007d08:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	22ff      	movs	r2, #255	; 0xff
 8007d10:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	22ff      	movs	r2, #255	; 0xff
 8007d18:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	22ff      	movs	r2, #255	; 0xff
 8007d20:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	22ff      	movs	r2, #255	; 0xff
 8007d28:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	22ff      	movs	r2, #255	; 0xff
 8007d30:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	220f      	movs	r2, #15
 8007d38:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	220f      	movs	r2, #15
 8007d40:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	220f      	movs	r2, #15
 8007d48:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	220f      	movs	r2, #15
 8007d50:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	220f      	movs	r2, #15
 8007d58:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	220f      	movs	r2, #15
 8007d60:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	220f      	movs	r2, #15
 8007d68:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	220f      	movs	r2, #15
 8007d70:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2238      	movs	r2, #56	; 0x38
 8007d78:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	227c      	movs	r2, #124	; 0x7c
 8007d80:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2244      	movs	r2, #68	; 0x44
 8007d88:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	226c      	movs	r2, #108	; 0x6c
 8007d90:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2238      	movs	r2, #56	; 0x38
 8007d98:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	226c      	movs	r2, #108	; 0x6c
 8007da0:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2244      	movs	r2, #68	; 0x44
 8007da8:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	22fc      	movs	r2, #252	; 0xfc
 8007db0:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	22fe      	movs	r2, #254	; 0xfe
 8007db8:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	222a      	movs	r2, #42	; 0x2a
 8007dc0:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	222a      	movs	r2, #42	; 0x2a
 8007dc8:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	223e      	movs	r2, #62	; 0x3e
 8007dd0:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2214      	movs	r2, #20
 8007dd8:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	227e      	movs	r2, #126	; 0x7e
 8007de0:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	227e      	movs	r2, #126	; 0x7e
 8007de8:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2202      	movs	r2, #2
 8007df0:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2202      	movs	r2, #2
 8007df8:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2206      	movs	r2, #6
 8007e00:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2206      	movs	r2, #6
 8007e08:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	227e      	movs	r2, #126	; 0x7e
 8007e18:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	227e      	movs	r2, #126	; 0x7e
 8007e20:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	227e      	movs	r2, #126	; 0x7e
 8007e30:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	227e      	movs	r2, #126	; 0x7e
 8007e38:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2202      	movs	r2, #2
 8007e40:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2263      	movs	r2, #99	; 0x63
 8007e48:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2277      	movs	r2, #119	; 0x77
 8007e50:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	225d      	movs	r2, #93	; 0x5d
 8007e58:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2249      	movs	r2, #73	; 0x49
 8007e60:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2263      	movs	r2, #99	; 0x63
 8007e68:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2263      	movs	r2, #99	; 0x63
 8007e70:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2238      	movs	r2, #56	; 0x38
 8007e78:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	227c      	movs	r2, #124	; 0x7c
 8007e80:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2244      	movs	r2, #68	; 0x44
 8007e88:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	227c      	movs	r2, #124	; 0x7c
 8007e90:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	223c      	movs	r2, #60	; 0x3c
 8007e98:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2204      	movs	r2, #4
 8007ea0:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2204      	movs	r2, #4
 8007ea8:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2280      	movs	r2, #128	; 0x80
 8007eb0:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	22fe      	movs	r2, #254	; 0xfe
 8007eb8:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	227e      	movs	r2, #126	; 0x7e
 8007ec0:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2220      	movs	r2, #32
 8007ed0:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	223e      	movs	r2, #62	; 0x3e
 8007ed8:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	221e      	movs	r2, #30
 8007ee0:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2204      	movs	r2, #4
 8007ee8:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2206      	movs	r2, #6
 8007ef0:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2202      	movs	r2, #2
 8007ef8:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	227e      	movs	r2, #126	; 0x7e
 8007f00:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	227c      	movs	r2, #124	; 0x7c
 8007f08:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2206      	movs	r2, #6
 8007f10:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2202      	movs	r2, #2
 8007f18:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2299      	movs	r2, #153	; 0x99
 8007f20:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	22bd      	movs	r2, #189	; 0xbd
 8007f28:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	22e7      	movs	r2, #231	; 0xe7
 8007f30:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	22e7      	movs	r2, #231	; 0xe7
 8007f38:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	22bd      	movs	r2, #189	; 0xbd
 8007f40:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2299      	movs	r2, #153	; 0x99
 8007f48:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	221c      	movs	r2, #28
 8007f50:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	223e      	movs	r2, #62	; 0x3e
 8007f58:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	226b      	movs	r2, #107	; 0x6b
 8007f60:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2249      	movs	r2, #73	; 0x49
 8007f68:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	226b      	movs	r2, #107	; 0x6b
 8007f70:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	223e      	movs	r2, #62	; 0x3e
 8007f78:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	221c      	movs	r2, #28
 8007f80:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	224c      	movs	r2, #76	; 0x4c
 8007f88:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	227e      	movs	r2, #126	; 0x7e
 8007f90:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2273      	movs	r2, #115	; 0x73
 8007f98:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2273      	movs	r2, #115	; 0x73
 8007fa8:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	227e      	movs	r2, #126	; 0x7e
 8007fb0:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	224c      	movs	r2, #76	; 0x4c
 8007fb8:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2230      	movs	r2, #48	; 0x30
 8007fc0:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2278      	movs	r2, #120	; 0x78
 8007fc8:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	224a      	movs	r2, #74	; 0x4a
 8007fd0:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	224f      	movs	r2, #79	; 0x4f
 8007fd8:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	227d      	movs	r2, #125	; 0x7d
 8007fe0:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2239      	movs	r2, #57	; 0x39
 8007fe8:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2218      	movs	r2, #24
 8007ff0:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	223c      	movs	r2, #60	; 0x3c
 8007ff8:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2224      	movs	r2, #36	; 0x24
 8008000:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	223c      	movs	r2, #60	; 0x3c
 8008008:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	223c      	movs	r2, #60	; 0x3c
 8008010:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2224      	movs	r2, #36	; 0x24
 8008018:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	223c      	movs	r2, #60	; 0x3c
 8008020:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2218      	movs	r2, #24
 8008028:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2298      	movs	r2, #152	; 0x98
 8008030:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	22fc      	movs	r2, #252	; 0xfc
 8008038:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2264      	movs	r2, #100	; 0x64
 8008040:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	223c      	movs	r2, #60	; 0x3c
 8008048:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	223e      	movs	r2, #62	; 0x3e
 8008050:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2227      	movs	r2, #39	; 0x27
 8008058:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	223d      	movs	r2, #61	; 0x3d
 8008060:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2218      	movs	r2, #24
 8008068:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	221c      	movs	r2, #28
 8008070:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	223e      	movs	r2, #62	; 0x3e
 8008078:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	226b      	movs	r2, #107	; 0x6b
 8008080:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2249      	movs	r2, #73	; 0x49
 8008088:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2249      	movs	r2, #73	; 0x49
 8008090:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	227e      	movs	r2, #126	; 0x7e
 8008098:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	227f      	movs	r2, #127	; 0x7f
 80080a0:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	227f      	movs	r2, #127	; 0x7f
 80080b8:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	227e      	movs	r2, #126	; 0x7e
 80080c0:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	222a      	movs	r2, #42	; 0x2a
 80080c8:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	222a      	movs	r2, #42	; 0x2a
 80080d0:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	222a      	movs	r2, #42	; 0x2a
 80080d8:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	222a      	movs	r2, #42	; 0x2a
 80080e0:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	222a      	movs	r2, #42	; 0x2a
 80080e8:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	222a      	movs	r2, #42	; 0x2a
 80080f0:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2244      	movs	r2, #68	; 0x44
 80080f8:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2244      	movs	r2, #68	; 0x44
 8008100:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	225f      	movs	r2, #95	; 0x5f
 8008108:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	225f      	movs	r2, #95	; 0x5f
 8008110:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2244      	movs	r2, #68	; 0x44
 8008118:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2244      	movs	r2, #68	; 0x44
 8008120:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2240      	movs	r2, #64	; 0x40
 8008128:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2251      	movs	r2, #81	; 0x51
 8008130:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	225b      	movs	r2, #91	; 0x5b
 8008138:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	224e      	movs	r2, #78	; 0x4e
 8008140:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2244      	movs	r2, #68	; 0x44
 8008148:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2240      	movs	r2, #64	; 0x40
 8008150:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2240      	movs	r2, #64	; 0x40
 8008158:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2244      	movs	r2, #68	; 0x44
 8008160:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	224e      	movs	r2, #78	; 0x4e
 8008168:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	225b      	movs	r2, #91	; 0x5b
 8008170:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2251      	movs	r2, #81	; 0x51
 8008178:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2240      	movs	r2, #64	; 0x40
 8008180:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	22fe      	movs	r2, #254	; 0xfe
 8008188:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	22ff      	movs	r2, #255	; 0xff
 8008190:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2207      	movs	r2, #7
 80081a0:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2206      	movs	r2, #6
 80081a8:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2260      	movs	r2, #96	; 0x60
 80081b0:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	22e0      	movs	r2, #224	; 0xe0
 80081b8:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2280      	movs	r2, #128	; 0x80
 80081c0:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	22ff      	movs	r2, #255	; 0xff
 80081c8:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	227f      	movs	r2, #127	; 0x7f
 80081d0:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2208      	movs	r2, #8
 80081d8:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2208      	movs	r2, #8
 80081e0:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	226b      	movs	r2, #107	; 0x6b
 80081e8:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	226b      	movs	r2, #107	; 0x6b
 80081f0:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2208      	movs	r2, #8
 80081f8:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2208      	movs	r2, #8
 8008200:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2224      	movs	r2, #36	; 0x24
 8008208:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2236      	movs	r2, #54	; 0x36
 8008210:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2212      	movs	r2, #18
 8008218:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2236      	movs	r2, #54	; 0x36
 8008220:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2224      	movs	r2, #36	; 0x24
 8008228:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2236      	movs	r2, #54	; 0x36
 8008230:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2212      	movs	r2, #18
 8008238:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2206      	movs	r2, #6
 8008240:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	220f      	movs	r2, #15
 8008248:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2209      	movs	r2, #9
 8008250:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	220f      	movs	r2, #15
 8008258:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2206      	movs	r2, #6
 8008260:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2218      	movs	r2, #24
 8008268:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2218      	movs	r2, #24
 8008270:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2210      	movs	r2, #16
 8008278:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2210      	movs	r2, #16
 8008280:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2210      	movs	r2, #16
 8008288:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2230      	movs	r2, #48	; 0x30
 8008290:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2270      	movs	r2, #112	; 0x70
 8008298:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	22c0      	movs	r2, #192	; 0xc0
 80082a0:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	22ff      	movs	r2, #255	; 0xff
 80082a8:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	22ff      	movs	r2, #255	; 0xff
 80082b0:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	221f      	movs	r2, #31
 80082c8:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	221f      	movs	r2, #31
 80082d0:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	221f      	movs	r2, #31
 80082e0:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	221e      	movs	r2, #30
 80082e8:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2219      	movs	r2, #25
 80082f0:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	221d      	movs	r2, #29
 80082f8:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2217      	movs	r2, #23
 8008300:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2212      	movs	r2, #18
 8008308:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	223c      	movs	r2, #60	; 0x3c
 8008310:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	223c      	movs	r2, #60	; 0x3c
 8008318:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	223c      	movs	r2, #60	; 0x3c
 8008320:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	223c      	movs	r2, #60	; 0x3c
 8008328:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f603 0326 	addw	r3, r3, #2086	; 0x826
 8008332:	f240 12db 	movw	r2, #475	; 0x1db
 8008336:	2100      	movs	r1, #0
 8008338:	4618      	mov	r0, r3
 800833a:	f006 fdc3 	bl	800eec4 <memset>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	225f      	movs	r2, #95	; 0x5f
 8008342:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2207      	movs	r2, #7
 800834a:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2207      	movs	r2, #7
 8008352:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2214      	movs	r2, #20
 800835a:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	227f      	movs	r2, #127	; 0x7f
 8008362:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2214      	movs	r2, #20
 800836a:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	227f      	movs	r2, #127	; 0x7f
 8008372:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2214      	movs	r2, #20
 800837a:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2224      	movs	r2, #36	; 0x24
 8008382:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	222a      	movs	r2, #42	; 0x2a
 800838a:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	227f      	movs	r2, #127	; 0x7f
 8008392:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	222a      	movs	r2, #42	; 0x2a
 800839a:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2212      	movs	r2, #18
 80083a2:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2223      	movs	r2, #35	; 0x23
 80083aa:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2213      	movs	r2, #19
 80083b2:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2208      	movs	r2, #8
 80083ba:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2264      	movs	r2, #100	; 0x64
 80083c2:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2262      	movs	r2, #98	; 0x62
 80083ca:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2236      	movs	r2, #54	; 0x36
 80083d2:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2249      	movs	r2, #73	; 0x49
 80083da:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2255      	movs	r2, #85	; 0x55
 80083e2:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2222      	movs	r2, #34	; 0x22
 80083ea:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2250      	movs	r2, #80	; 0x50
 80083f2:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2205      	movs	r2, #5
 80083fa:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2203      	movs	r2, #3
 8008402:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	221c      	movs	r2, #28
 800840a:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2222      	movs	r2, #34	; 0x22
 8008412:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2241      	movs	r2, #65	; 0x41
 800841a:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2241      	movs	r2, #65	; 0x41
 8008422:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2222      	movs	r2, #34	; 0x22
 800842a:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	221c      	movs	r2, #28
 8008432:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2208      	movs	r2, #8
 800843a:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	222a      	movs	r2, #42	; 0x2a
 8008442:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	221c      	movs	r2, #28
 800844a:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	222a      	movs	r2, #42	; 0x2a
 8008452:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2208      	movs	r2, #8
 800845a:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2208      	movs	r2, #8
 8008462:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2208      	movs	r2, #8
 800846a:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	223e      	movs	r2, #62	; 0x3e
 8008472:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2208      	movs	r2, #8
 800847a:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2208      	movs	r2, #8
 8008482:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2250      	movs	r2, #80	; 0x50
 800848a:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2230      	movs	r2, #48	; 0x30
 8008492:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2208      	movs	r2, #8
 800849a:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2208      	movs	r2, #8
 80084a2:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2208      	movs	r2, #8
 80084aa:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2208      	movs	r2, #8
 80084b2:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2208      	movs	r2, #8
 80084ba:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2230      	movs	r2, #48	; 0x30
 80084c2:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2230      	movs	r2, #48	; 0x30
 80084ca:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2220      	movs	r2, #32
 80084d2:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2210      	movs	r2, #16
 80084da:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2208      	movs	r2, #8
 80084e2:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2204      	movs	r2, #4
 80084ea:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2202      	movs	r2, #2
 80084f2:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	223e      	movs	r2, #62	; 0x3e
 80084fa:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2251      	movs	r2, #81	; 0x51
 8008502:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2249      	movs	r2, #73	; 0x49
 800850a:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2245      	movs	r2, #69	; 0x45
 8008512:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	223e      	movs	r2, #62	; 0x3e
 800851a:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2242      	movs	r2, #66	; 0x42
 8008522:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	227f      	movs	r2, #127	; 0x7f
 800852a:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2240      	movs	r2, #64	; 0x40
 8008532:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2242      	movs	r2, #66	; 0x42
 800853a:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2261      	movs	r2, #97	; 0x61
 8008542:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2251      	movs	r2, #81	; 0x51
 800854a:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2249      	movs	r2, #73	; 0x49
 8008552:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2246      	movs	r2, #70	; 0x46
 800855a:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2221      	movs	r2, #33	; 0x21
 8008562:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2241      	movs	r2, #65	; 0x41
 800856a:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2245      	movs	r2, #69	; 0x45
 8008572:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	224b      	movs	r2, #75	; 0x4b
 800857a:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2231      	movs	r2, #49	; 0x31
 8008582:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2218      	movs	r2, #24
 800858a:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2214      	movs	r2, #20
 8008592:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2212      	movs	r2, #18
 800859a:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	227f      	movs	r2, #127	; 0x7f
 80085a2:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2210      	movs	r2, #16
 80085aa:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2227      	movs	r2, #39	; 0x27
 80085b2:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2245      	movs	r2, #69	; 0x45
 80085ba:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2245      	movs	r2, #69	; 0x45
 80085c2:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2245      	movs	r2, #69	; 0x45
 80085ca:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2239      	movs	r2, #57	; 0x39
 80085d2:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	223c      	movs	r2, #60	; 0x3c
 80085da:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	224a      	movs	r2, #74	; 0x4a
 80085e2:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2249      	movs	r2, #73	; 0x49
 80085ea:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2249      	movs	r2, #73	; 0x49
 80085f2:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2230      	movs	r2, #48	; 0x30
 80085fa:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2271      	movs	r2, #113	; 0x71
 800860a:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2209      	movs	r2, #9
 8008612:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2205      	movs	r2, #5
 800861a:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2203      	movs	r2, #3
 8008622:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2236      	movs	r2, #54	; 0x36
 800862a:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2249      	movs	r2, #73	; 0x49
 8008632:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2249      	movs	r2, #73	; 0x49
 800863a:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2249      	movs	r2, #73	; 0x49
 8008642:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2236      	movs	r2, #54	; 0x36
 800864a:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2206      	movs	r2, #6
 8008652:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2249      	movs	r2, #73	; 0x49
 800865a:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2249      	movs	r2, #73	; 0x49
 8008662:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2229      	movs	r2, #41	; 0x29
 800866a:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	221e      	movs	r2, #30
 8008672:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2236      	movs	r2, #54	; 0x36
 800867a:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2236      	movs	r2, #54	; 0x36
 8008682:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2256      	movs	r2, #86	; 0x56
 800868a:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2236      	movs	r2, #54	; 0x36
 8008692:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2208      	movs	r2, #8
 800869a:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2214      	movs	r2, #20
 80086a2:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2222      	movs	r2, #34	; 0x22
 80086aa:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2241      	movs	r2, #65	; 0x41
 80086b2:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2214      	movs	r2, #20
 80086ba:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2214      	movs	r2, #20
 80086c2:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2214      	movs	r2, #20
 80086ca:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2214      	movs	r2, #20
 80086d2:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2214      	movs	r2, #20
 80086da:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2241      	movs	r2, #65	; 0x41
 80086e2:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2222      	movs	r2, #34	; 0x22
 80086ea:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2214      	movs	r2, #20
 80086f2:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2208      	movs	r2, #8
 80086fa:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2202      	movs	r2, #2
 8008702:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2201      	movs	r2, #1
 800870a:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2251      	movs	r2, #81	; 0x51
 8008712:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2209      	movs	r2, #9
 800871a:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2206      	movs	r2, #6
 8008722:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2232      	movs	r2, #50	; 0x32
 800872a:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2249      	movs	r2, #73	; 0x49
 8008732:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2279      	movs	r2, #121	; 0x79
 800873a:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2241      	movs	r2, #65	; 0x41
 8008742:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	223e      	movs	r2, #62	; 0x3e
 800874a:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	227e      	movs	r2, #126	; 0x7e
 8008752:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2211      	movs	r2, #17
 800875a:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2211      	movs	r2, #17
 8008762:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2211      	movs	r2, #17
 800876a:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	227e      	movs	r2, #126	; 0x7e
 8008772:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	227f      	movs	r2, #127	; 0x7f
 800877a:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2249      	movs	r2, #73	; 0x49
 8008782:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2249      	movs	r2, #73	; 0x49
 800878a:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2249      	movs	r2, #73	; 0x49
 8008792:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2236      	movs	r2, #54	; 0x36
 800879a:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	223e      	movs	r2, #62	; 0x3e
 80087a2:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2241      	movs	r2, #65	; 0x41
 80087aa:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2241      	movs	r2, #65	; 0x41
 80087b2:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2241      	movs	r2, #65	; 0x41
 80087ba:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2222      	movs	r2, #34	; 0x22
 80087c2:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	227f      	movs	r2, #127	; 0x7f
 80087ca:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2241      	movs	r2, #65	; 0x41
 80087d2:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2241      	movs	r2, #65	; 0x41
 80087da:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2222      	movs	r2, #34	; 0x22
 80087e2:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	221c      	movs	r2, #28
 80087ea:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	227f      	movs	r2, #127	; 0x7f
 80087f2:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2249      	movs	r2, #73	; 0x49
 80087fa:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2249      	movs	r2, #73	; 0x49
 8008802:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2249      	movs	r2, #73	; 0x49
 800880a:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2241      	movs	r2, #65	; 0x41
 8008812:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	227f      	movs	r2, #127	; 0x7f
 800881a:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2209      	movs	r2, #9
 8008822:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2209      	movs	r2, #9
 800882a:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	223e      	movs	r2, #62	; 0x3e
 8008842:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2241      	movs	r2, #65	; 0x41
 800884a:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2241      	movs	r2, #65	; 0x41
 8008852:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2251      	movs	r2, #81	; 0x51
 800885a:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2232      	movs	r2, #50	; 0x32
 8008862:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	227f      	movs	r2, #127	; 0x7f
 800886a:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2208      	movs	r2, #8
 8008872:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2208      	movs	r2, #8
 800887a:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2208      	movs	r2, #8
 8008882:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	227f      	movs	r2, #127	; 0x7f
 800888a:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2241      	movs	r2, #65	; 0x41
 8008892:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	227f      	movs	r2, #127	; 0x7f
 800889a:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2241      	movs	r2, #65	; 0x41
 80088a2:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2220      	movs	r2, #32
 80088aa:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2240      	movs	r2, #64	; 0x40
 80088b2:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2241      	movs	r2, #65	; 0x41
 80088ba:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	223f      	movs	r2, #63	; 0x3f
 80088c2:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	227f      	movs	r2, #127	; 0x7f
 80088d2:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2208      	movs	r2, #8
 80088da:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2214      	movs	r2, #20
 80088e2:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2222      	movs	r2, #34	; 0x22
 80088ea:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2241      	movs	r2, #65	; 0x41
 80088f2:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	227f      	movs	r2, #127	; 0x7f
 80088fa:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2240      	movs	r2, #64	; 0x40
 8008902:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2240      	movs	r2, #64	; 0x40
 800890a:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2240      	movs	r2, #64	; 0x40
 8008912:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2240      	movs	r2, #64	; 0x40
 800891a:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	227f      	movs	r2, #127	; 0x7f
 8008922:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2202      	movs	r2, #2
 800892a:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2204      	movs	r2, #4
 8008932:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2202      	movs	r2, #2
 800893a:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	227f      	movs	r2, #127	; 0x7f
 8008942:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	227f      	movs	r2, #127	; 0x7f
 800894a:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2204      	movs	r2, #4
 8008952:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2208      	movs	r2, #8
 800895a:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2210      	movs	r2, #16
 8008962:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	227f      	movs	r2, #127	; 0x7f
 800896a:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	223e      	movs	r2, #62	; 0x3e
 8008972:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2241      	movs	r2, #65	; 0x41
 800897a:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2241      	movs	r2, #65	; 0x41
 8008982:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2241      	movs	r2, #65	; 0x41
 800898a:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	223e      	movs	r2, #62	; 0x3e
 8008992:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	227f      	movs	r2, #127	; 0x7f
 800899a:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2209      	movs	r2, #9
 80089a2:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2209      	movs	r2, #9
 80089aa:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2209      	movs	r2, #9
 80089b2:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2206      	movs	r2, #6
 80089ba:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	223e      	movs	r2, #62	; 0x3e
 80089c2:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2241      	movs	r2, #65	; 0x41
 80089ca:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2251      	movs	r2, #81	; 0x51
 80089d2:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2221      	movs	r2, #33	; 0x21
 80089da:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	225e      	movs	r2, #94	; 0x5e
 80089e2:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	227f      	movs	r2, #127	; 0x7f
 80089ea:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2209      	movs	r2, #9
 80089f2:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2219      	movs	r2, #25
 80089fa:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2229      	movs	r2, #41	; 0x29
 8008a02:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2246      	movs	r2, #70	; 0x46
 8008a0a:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2246      	movs	r2, #70	; 0x46
 8008a12:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2249      	movs	r2, #73	; 0x49
 8008a1a:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2249      	movs	r2, #73	; 0x49
 8008a22:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2249      	movs	r2, #73	; 0x49
 8008a2a:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2231      	movs	r2, #49	; 0x31
 8008a32:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	227f      	movs	r2, #127	; 0x7f
 8008a4a:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	223f      	movs	r2, #63	; 0x3f
 8008a62:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2240      	movs	r2, #64	; 0x40
 8008a6a:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2240      	movs	r2, #64	; 0x40
 8008a72:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2240      	movs	r2, #64	; 0x40
 8008a7a:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	223f      	movs	r2, #63	; 0x3f
 8008a82:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	221f      	movs	r2, #31
 8008a8a:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2240      	movs	r2, #64	; 0x40
 8008a9a:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	221f      	movs	r2, #31
 8008aaa:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	227f      	movs	r2, #127	; 0x7f
 8008ab2:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2220      	movs	r2, #32
 8008aba:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2218      	movs	r2, #24
 8008ac2:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	227f      	movs	r2, #127	; 0x7f
 8008ad2:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2263      	movs	r2, #99	; 0x63
 8008ada:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2214      	movs	r2, #20
 8008ae2:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2208      	movs	r2, #8
 8008aea:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2214      	movs	r2, #20
 8008af2:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2263      	movs	r2, #99	; 0x63
 8008afa:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2203      	movs	r2, #3
 8008b02:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2204      	movs	r2, #4
 8008b0a:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2278      	movs	r2, #120	; 0x78
 8008b12:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2204      	movs	r2, #4
 8008b1a:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2203      	movs	r2, #3
 8008b22:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2261      	movs	r2, #97	; 0x61
 8008b2a:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2251      	movs	r2, #81	; 0x51
 8008b32:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2249      	movs	r2, #73	; 0x49
 8008b3a:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2245      	movs	r2, #69	; 0x45
 8008b42:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2243      	movs	r2, #67	; 0x43
 8008b4a:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	227f      	movs	r2, #127	; 0x7f
 8008b52:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2241      	movs	r2, #65	; 0x41
 8008b5a:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2241      	movs	r2, #65	; 0x41
 8008b62:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2202      	movs	r2, #2
 8008b6a:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2204      	movs	r2, #4
 8008b72:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2208      	movs	r2, #8
 8008b7a:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2210      	movs	r2, #16
 8008b82:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2220      	movs	r2, #32
 8008b8a:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2241      	movs	r2, #65	; 0x41
 8008b92:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2241      	movs	r2, #65	; 0x41
 8008b9a:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	227f      	movs	r2, #127	; 0x7f
 8008ba2:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2204      	movs	r2, #4
 8008baa:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2202      	movs	r2, #2
 8008bb2:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2202      	movs	r2, #2
 8008bc2:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2204      	movs	r2, #4
 8008bca:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2240      	movs	r2, #64	; 0x40
 8008bd2:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2240      	movs	r2, #64	; 0x40
 8008bda:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2240      	movs	r2, #64	; 0x40
 8008be2:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2240      	movs	r2, #64	; 0x40
 8008bea:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2240      	movs	r2, #64	; 0x40
 8008bf2:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2202      	movs	r2, #2
 8008c02:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2204      	movs	r2, #4
 8008c0a:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2220      	movs	r2, #32
 8008c12:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2254      	movs	r2, #84	; 0x54
 8008c1a:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2254      	movs	r2, #84	; 0x54
 8008c22:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2254      	movs	r2, #84	; 0x54
 8008c2a:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2278      	movs	r2, #120	; 0x78
 8008c32:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	227f      	movs	r2, #127	; 0x7f
 8008c3a:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2248      	movs	r2, #72	; 0x48
 8008c42:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2244      	movs	r2, #68	; 0x44
 8008c4a:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2244      	movs	r2, #68	; 0x44
 8008c52:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2238      	movs	r2, #56	; 0x38
 8008c5a:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2238      	movs	r2, #56	; 0x38
 8008c62:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2244      	movs	r2, #68	; 0x44
 8008c6a:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2244      	movs	r2, #68	; 0x44
 8008c72:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2244      	movs	r2, #68	; 0x44
 8008c7a:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2220      	movs	r2, #32
 8008c82:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2238      	movs	r2, #56	; 0x38
 8008c8a:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2244      	movs	r2, #68	; 0x44
 8008c92:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2244      	movs	r2, #68	; 0x44
 8008c9a:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2248      	movs	r2, #72	; 0x48
 8008ca2:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	227f      	movs	r2, #127	; 0x7f
 8008caa:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2238      	movs	r2, #56	; 0x38
 8008cb2:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2254      	movs	r2, #84	; 0x54
 8008cba:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2254      	movs	r2, #84	; 0x54
 8008cc2:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2254      	movs	r2, #84	; 0x54
 8008cca:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2218      	movs	r2, #24
 8008cd2:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2208      	movs	r2, #8
 8008cda:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	227e      	movs	r2, #126	; 0x7e
 8008ce2:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2209      	movs	r2, #9
 8008cea:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2202      	movs	r2, #2
 8008cfa:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2208      	movs	r2, #8
 8008d02:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2214      	movs	r2, #20
 8008d0a:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2254      	movs	r2, #84	; 0x54
 8008d12:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2254      	movs	r2, #84	; 0x54
 8008d1a:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	223c      	movs	r2, #60	; 0x3c
 8008d22:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	227f      	movs	r2, #127	; 0x7f
 8008d2a:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2208      	movs	r2, #8
 8008d32:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2204      	movs	r2, #4
 8008d3a:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2204      	movs	r2, #4
 8008d42:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2278      	movs	r2, #120	; 0x78
 8008d4a:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2244      	movs	r2, #68	; 0x44
 8008d52:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	227d      	movs	r2, #125	; 0x7d
 8008d5a:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2240      	movs	r2, #64	; 0x40
 8008d62:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2240      	movs	r2, #64	; 0x40
 8008d72:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2244      	movs	r2, #68	; 0x44
 8008d7a:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	223d      	movs	r2, #61	; 0x3d
 8008d82:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	227f      	movs	r2, #127	; 0x7f
 8008d8a:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2210      	movs	r2, #16
 8008d92:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2228      	movs	r2, #40	; 0x28
 8008d9a:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2244      	movs	r2, #68	; 0x44
 8008da2:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2241      	movs	r2, #65	; 0x41
 8008daa:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	227f      	movs	r2, #127	; 0x7f
 8008db2:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2240      	movs	r2, #64	; 0x40
 8008dba:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	227c      	movs	r2, #124	; 0x7c
 8008dc2:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2204      	movs	r2, #4
 8008dca:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2218      	movs	r2, #24
 8008dd2:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2204      	movs	r2, #4
 8008dda:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2278      	movs	r2, #120	; 0x78
 8008de2:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	227c      	movs	r2, #124	; 0x7c
 8008dea:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2208      	movs	r2, #8
 8008df2:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2204      	movs	r2, #4
 8008dfa:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2204      	movs	r2, #4
 8008e02:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2278      	movs	r2, #120	; 0x78
 8008e0a:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2238      	movs	r2, #56	; 0x38
 8008e12:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2244      	movs	r2, #68	; 0x44
 8008e1a:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2244      	movs	r2, #68	; 0x44
 8008e22:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2244      	movs	r2, #68	; 0x44
 8008e2a:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2238      	movs	r2, #56	; 0x38
 8008e32:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	227c      	movs	r2, #124	; 0x7c
 8008e3a:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2214      	movs	r2, #20
 8008e42:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2214      	movs	r2, #20
 8008e4a:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2214      	movs	r2, #20
 8008e52:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2208      	movs	r2, #8
 8008e5a:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2208      	movs	r2, #8
 8008e62:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2214      	movs	r2, #20
 8008e6a:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2214      	movs	r2, #20
 8008e72:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2218      	movs	r2, #24
 8008e7a:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	227c      	movs	r2, #124	; 0x7c
 8008e82:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	227c      	movs	r2, #124	; 0x7c
 8008e8a:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2208      	movs	r2, #8
 8008e92:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2204      	movs	r2, #4
 8008e9a:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2204      	movs	r2, #4
 8008ea2:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2208      	movs	r2, #8
 8008eaa:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2248      	movs	r2, #72	; 0x48
 8008eb2:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2254      	movs	r2, #84	; 0x54
 8008eba:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2254      	movs	r2, #84	; 0x54
 8008ec2:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2254      	movs	r2, #84	; 0x54
 8008eca:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2220      	movs	r2, #32
 8008ed2:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2204      	movs	r2, #4
 8008eda:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	223f      	movs	r2, #63	; 0x3f
 8008ee2:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2244      	movs	r2, #68	; 0x44
 8008eea:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2240      	movs	r2, #64	; 0x40
 8008ef2:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2220      	movs	r2, #32
 8008efa:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	223c      	movs	r2, #60	; 0x3c
 8008f02:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2240      	movs	r2, #64	; 0x40
 8008f0a:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2240      	movs	r2, #64	; 0x40
 8008f12:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2220      	movs	r2, #32
 8008f1a:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	227c      	movs	r2, #124	; 0x7c
 8008f22:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	221c      	movs	r2, #28
 8008f2a:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2220      	movs	r2, #32
 8008f32:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2240      	movs	r2, #64	; 0x40
 8008f3a:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2220      	movs	r2, #32
 8008f42:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	221c      	movs	r2, #28
 8008f4a:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	223c      	movs	r2, #60	; 0x3c
 8008f52:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2240      	movs	r2, #64	; 0x40
 8008f5a:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2230      	movs	r2, #48	; 0x30
 8008f62:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2240      	movs	r2, #64	; 0x40
 8008f6a:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	223c      	movs	r2, #60	; 0x3c
 8008f72:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2244      	movs	r2, #68	; 0x44
 8008f7a:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2228      	movs	r2, #40	; 0x28
 8008f82:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2210      	movs	r2, #16
 8008f8a:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2228      	movs	r2, #40	; 0x28
 8008f92:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2244      	movs	r2, #68	; 0x44
 8008f9a:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	220c      	movs	r2, #12
 8008fa2:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2250      	movs	r2, #80	; 0x50
 8008faa:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2250      	movs	r2, #80	; 0x50
 8008fb2:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2250      	movs	r2, #80	; 0x50
 8008fba:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	223c      	movs	r2, #60	; 0x3c
 8008fc2:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2244      	movs	r2, #68	; 0x44
 8008fca:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2264      	movs	r2, #100	; 0x64
 8008fd2:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2254      	movs	r2, #84	; 0x54
 8008fda:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	224c      	movs	r2, #76	; 0x4c
 8008fe2:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2244      	movs	r2, #68	; 0x44
 8008fea:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2208      	movs	r2, #8
 8008ff2:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2236      	movs	r2, #54	; 0x36
 8008ffa:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2241      	movs	r2, #65	; 0x41
 8009002:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	227f      	movs	r2, #127	; 0x7f
 800900a:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2241      	movs	r2, #65	; 0x41
 8009012:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2236      	movs	r2, #54	; 0x36
 800901a:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2208      	movs	r2, #8
 8009022:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4618      	mov	r0, r3
 800902a:	3708      	adds	r7, #8
 800902c:	46bd      	mov	sp, r7
 800902e:	bdb0      	pop	{r4, r5, r7, pc}

08009030 <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 8009030:	b580      	push	{r7, lr}
 8009032:	b082      	sub	sp, #8
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	4a05      	ldr	r2, [pc, #20]	; (8009050 <_ZN4GLCDD1Ev+0x20>)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	601a      	str	r2, [r3, #0]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4618      	mov	r0, r3
 8009042:	f7fb ff9b 	bl	8004f7c <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	4618      	mov	r0, r3
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	0801095c 	.word	0x0801095c

08009054 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
}
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f7ff ffe7 	bl	8009030 <_ZN4GLCDD1Ev>
 8009062:	f640 2104 	movw	r1, #2564	; 0xa04
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f005 fedf 	bl	800ee2a <_ZdlPvj>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4618      	mov	r0, r3
 8009070:	3708      	adds	r7, #8
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
	...

08009078 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 8009078:	b580      	push	{r7, lr}
 800907a:	b082      	sub	sp, #8
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009080:	2200      	movs	r2, #0
 8009082:	2110      	movs	r1, #16
 8009084:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009088:	f001 fc54 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800908c:	2200      	movs	r2, #0
 800908e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009092:	480c      	ldr	r0, [pc, #48]	; (80090c4 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8009094:	f001 fc4e 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009098:	2200      	movs	r2, #0
 800909a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800909e:	4809      	ldr	r0, [pc, #36]	; (80090c4 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 80090a0:	f001 fc48 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80090a4:	2200      	movs	r2, #0
 80090a6:	2104      	movs	r1, #4
 80090a8:	4807      	ldr	r0, [pc, #28]	; (80090c8 <_ZN4GLCD9m_ctrloffEv+0x50>)
 80090aa:	f001 fc43 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80090ae:	2200      	movs	r2, #0
 80090b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80090b4:	4803      	ldr	r0, [pc, #12]	; (80090c4 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 80090b6:	f001 fc3d 	bl	800a934 <HAL_GPIO_WritePin>
}
 80090ba:	bf00      	nop
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	48000800 	.word	0x48000800
 80090c8:	48000c00 	.word	0x48000c00

080090cc <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	4613      	mov	r3, r2
 80090d8:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 80090da:	2300      	movs	r3, #0
 80090dc:	617b      	str	r3, [r7, #20]
 80090de:	697a      	ldr	r2, [r7, #20]
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d20d      	bcs.n	8009102 <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 80090e6:	2300      	movs	r3, #0
 80090e8:	613b      	str	r3, [r7, #16]
 80090ea:	79fb      	ldrb	r3, [r7, #7]
 80090ec:	693a      	ldr	r2, [r7, #16]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d203      	bcs.n	80090fa <_ZN4GLCD7m_delayEjh+0x2e>
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	3301      	adds	r3, #1
 80090f6:	613b      	str	r3, [r7, #16]
 80090f8:	e7f7      	b.n	80090ea <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	3301      	adds	r3, #1
 80090fe:	617b      	str	r3, [r7, #20]
 8009100:	e7ed      	b.n	80090de <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 8009102:	bf00      	nop
 8009104:	371c      	adds	r7, #28
 8009106:	46bd      	mov	sp, r7
 8009108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910c:	4770      	bx	lr
	...

08009110 <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	460b      	mov	r3, r1
 800911a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	78fa      	ldrb	r2, [r7, #3]
 8009120:	2100      	movs	r1, #0
 8009122:	4618      	mov	r0, r3
 8009124:	f7fb ffe9 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009128:	4603      	mov	r3, r0
 800912a:	461a      	mov	r2, r3
 800912c:	2108      	movs	r1, #8
 800912e:	482f      	ldr	r0, [pc, #188]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009130:	f001 fc00 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	78fa      	ldrb	r2, [r7, #3]
 8009138:	2101      	movs	r1, #1
 800913a:	4618      	mov	r0, r3
 800913c:	f7fb ffdd 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	2104      	movs	r1, #4
 8009146:	4829      	ldr	r0, [pc, #164]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009148:	f001 fbf4 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	78fa      	ldrb	r2, [r7, #3]
 8009150:	2102      	movs	r1, #2
 8009152:	4618      	mov	r0, r3
 8009154:	f7fb ffd1 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009158:	4603      	mov	r3, r0
 800915a:	461a      	mov	r2, r3
 800915c:	2102      	movs	r1, #2
 800915e:	4823      	ldr	r0, [pc, #140]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009160:	f001 fbe8 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	78fa      	ldrb	r2, [r7, #3]
 8009168:	2103      	movs	r1, #3
 800916a:	4618      	mov	r0, r3
 800916c:	f7fb ffc5 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009170:	4603      	mov	r3, r0
 8009172:	461a      	mov	r2, r3
 8009174:	2101      	movs	r1, #1
 8009176:	481d      	ldr	r0, [pc, #116]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009178:	f001 fbdc 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	78fa      	ldrb	r2, [r7, #3]
 8009180:	2104      	movs	r1, #4
 8009182:	4618      	mov	r0, r3
 8009184:	f7fb ffb9 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009188:	4603      	mov	r3, r0
 800918a:	461a      	mov	r2, r3
 800918c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009190:	4816      	ldr	r0, [pc, #88]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009192:	f001 fbcf 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	78fa      	ldrb	r2, [r7, #3]
 800919a:	2105      	movs	r1, #5
 800919c:	4618      	mov	r0, r3
 800919e:	f7fb ffac 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 80091a2:	4603      	mov	r3, r0
 80091a4:	461a      	mov	r2, r3
 80091a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80091aa:	4810      	ldr	r0, [pc, #64]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80091ac:	f001 fbc2 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	78fa      	ldrb	r2, [r7, #3]
 80091b4:	2106      	movs	r1, #6
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7fb ff9f 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 80091bc:	4603      	mov	r3, r0
 80091be:	461a      	mov	r2, r3
 80091c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80091c4:	4809      	ldr	r0, [pc, #36]	; (80091ec <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80091c6:	f001 fbb5 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	78fa      	ldrb	r2, [r7, #3]
 80091ce:	2107      	movs	r1, #7
 80091d0:	4618      	mov	r0, r3
 80091d2:	f7fb ff92 	bl	80050fa <_ZN6common26ReadtheValueAssignPinstateEhh>
 80091d6:	4603      	mov	r3, r0
 80091d8:	461a      	mov	r2, r3
 80091da:	2120      	movs	r1, #32
 80091dc:	4804      	ldr	r0, [pc, #16]	; (80091f0 <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 80091de:	f001 fba9 	bl	800a934 <HAL_GPIO_WritePin>
}
 80091e2:	bf00      	nop
 80091e4:	3708      	adds	r7, #8
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	48000800 	.word	0x48000800
 80091f0:	48000400 	.word	0x48000400

080091f4 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f7ff ff3b 	bl	8009078 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 8009202:	213f      	movs	r1, #63	; 0x3f
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f7ff ff83 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 800920a:	2201      	movs	r2, #1
 800920c:	2104      	movs	r1, #4
 800920e:	4815      	ldr	r0, [pc, #84]	; (8009264 <_ZN4GLCD11m_displayonEv+0x70>)
 8009210:	f001 fb90 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8009214:	2201      	movs	r2, #1
 8009216:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800921a:	4813      	ldr	r0, [pc, #76]	; (8009268 <_ZN4GLCD11m_displayonEv+0x74>)
 800921c:	f001 fb8a 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009220:	2200      	movs	r2, #0
 8009222:	2110      	movs	r1, #16
 8009224:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009228:	f001 fb84 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800922c:	2200      	movs	r2, #0
 800922e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009232:	480d      	ldr	r0, [pc, #52]	; (8009268 <_ZN4GLCD11m_displayonEv+0x74>)
 8009234:	f001 fb7e 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009238:	2201      	movs	r2, #1
 800923a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800923e:	480a      	ldr	r0, [pc, #40]	; (8009268 <_ZN4GLCD11m_displayonEv+0x74>)
 8009240:	f001 fb78 	bl	800a934 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8009244:	2264      	movs	r2, #100	; 0x64
 8009246:	210a      	movs	r1, #10
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7ff ff3f 	bl	80090cc <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800924e:	2200      	movs	r2, #0
 8009250:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009254:	4804      	ldr	r0, [pc, #16]	; (8009268 <_ZN4GLCD11m_displayonEv+0x74>)
 8009256:	f001 fb6d 	bl	800a934 <HAL_GPIO_WritePin>
}
 800925a:	bf00      	nop
 800925c:	3708      	adds	r7, #8
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop
 8009264:	48000c00 	.word	0x48000c00
 8009268:	48000800 	.word	0x48000800

0800926c <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	460b      	mov	r3, r1
 8009276:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 8009278:	78fb      	ldrb	r3, [r7, #3]
 800927a:	2b3f      	cmp	r3, #63	; 0x3f
 800927c:	d839      	bhi.n	80092f2 <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7ff fefa 	bl	8009078 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	78fa      	ldrb	r2, [r7, #3]
 8009288:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 800928a:	78fb      	ldrb	r3, [r7, #3]
 800928c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009290:	b2db      	uxtb	r3, r3
 8009292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009296:	b2db      	uxtb	r3, r3
 8009298:	4619      	mov	r1, r3
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7ff ff38 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80092a0:	2201      	movs	r2, #1
 80092a2:	2104      	movs	r1, #4
 80092a4:	4831      	ldr	r0, [pc, #196]	; (800936c <_ZN4GLCD11m_setcolumnEh+0x100>)
 80092a6:	f001 fb45 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80092aa:	2200      	movs	r2, #0
 80092ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80092b0:	482f      	ldr	r0, [pc, #188]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80092b2:	f001 fb3f 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80092b6:	2200      	movs	r2, #0
 80092b8:	2110      	movs	r1, #16
 80092ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80092be:	f001 fb39 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80092c2:	2200      	movs	r2, #0
 80092c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80092c8:	4829      	ldr	r0, [pc, #164]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80092ca:	f001 fb33 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80092ce:	2201      	movs	r2, #1
 80092d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80092d4:	4826      	ldr	r0, [pc, #152]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80092d6:	f001 fb2d 	bl	800a934 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 80092da:	2264      	movs	r2, #100	; 0x64
 80092dc:	210a      	movs	r1, #10
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7ff fef4 	bl	80090cc <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80092e4:	2200      	movs	r2, #0
 80092e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80092ea:	4821      	ldr	r0, [pc, #132]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80092ec:	f001 fb22 	bl	800a934 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 80092f0:	e038      	b.n	8009364 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	78fa      	ldrb	r2, [r7, #3]
 80092f6:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 80092f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009300:	b25b      	sxtb	r3, r3
 8009302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009306:	b25b      	sxtb	r3, r3
 8009308:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 800930a:	7bfb      	ldrb	r3, [r7, #15]
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f7ff fefe 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8009314:	2200      	movs	r2, #0
 8009316:	2104      	movs	r1, #4
 8009318:	4814      	ldr	r0, [pc, #80]	; (800936c <_ZN4GLCD11m_setcolumnEh+0x100>)
 800931a:	f001 fb0b 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800931e:	2201      	movs	r2, #1
 8009320:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009324:	4812      	ldr	r0, [pc, #72]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009326:	f001 fb05 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800932a:	2200      	movs	r2, #0
 800932c:	2110      	movs	r1, #16
 800932e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009332:	f001 faff 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009336:	2200      	movs	r2, #0
 8009338:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800933c:	480c      	ldr	r0, [pc, #48]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800933e:	f001 faf9 	bl	800a934 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009342:	2201      	movs	r2, #1
 8009344:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009348:	4809      	ldr	r0, [pc, #36]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800934a:	f001 faf3 	bl	800a934 <HAL_GPIO_WritePin>
		m_delay(10,100);
 800934e:	2264      	movs	r2, #100	; 0x64
 8009350:	210a      	movs	r1, #10
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f7ff feba 	bl	80090cc <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009358:	2200      	movs	r2, #0
 800935a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800935e:	4804      	ldr	r0, [pc, #16]	; (8009370 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009360:	f001 fae8 	bl	800a934 <HAL_GPIO_WritePin>
}
 8009364:	bf00      	nop
 8009366:	3710      	adds	r7, #16
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}
 800936c:	48000c00 	.word	0x48000c00
 8009370:	48000800 	.word	0x48000800

08009374 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	460b      	mov	r3, r1
 800937e:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f7ff fe79 	bl	8009078 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 8009386:	78fb      	ldrb	r3, [r7, #3]
 8009388:	f063 0347 	orn	r3, r3, #71	; 0x47
 800938c:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 800938e:	7bfb      	ldrb	r3, [r7, #15]
 8009390:	4619      	mov	r1, r3
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f7ff febc 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8009398:	2201      	movs	r2, #1
 800939a:	2104      	movs	r1, #4
 800939c:	4814      	ldr	r0, [pc, #80]	; (80093f0 <_ZN4GLCD9m_setpageEh+0x7c>)
 800939e:	f001 fac9 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80093a2:	2201      	movs	r2, #1
 80093a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80093a8:	4812      	ldr	r0, [pc, #72]	; (80093f4 <_ZN4GLCD9m_setpageEh+0x80>)
 80093aa:	f001 fac3 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80093ae:	2200      	movs	r2, #0
 80093b0:	2110      	movs	r1, #16
 80093b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80093b6:	f001 fabd 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80093ba:	2200      	movs	r2, #0
 80093bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80093c0:	480c      	ldr	r0, [pc, #48]	; (80093f4 <_ZN4GLCD9m_setpageEh+0x80>)
 80093c2:	f001 fab7 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80093c6:	2201      	movs	r2, #1
 80093c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80093cc:	4809      	ldr	r0, [pc, #36]	; (80093f4 <_ZN4GLCD9m_setpageEh+0x80>)
 80093ce:	f001 fab1 	bl	800a934 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80093d2:	2264      	movs	r2, #100	; 0x64
 80093d4:	210a      	movs	r1, #10
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7ff fe78 	bl	80090cc <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80093dc:	2200      	movs	r2, #0
 80093de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80093e2:	4804      	ldr	r0, [pc, #16]	; (80093f4 <_ZN4GLCD9m_setpageEh+0x80>)
 80093e4:	f001 faa6 	bl	800a934 <HAL_GPIO_WritePin>
}
 80093e8:	bf00      	nop
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	48000c00 	.word	0x48000c00
 80093f4:	48000800 	.word	0x48000800

080093f8 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	460b      	mov	r3, r1
 8009402:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7ff fe37 	bl	8009078 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 800940a:	78fb      	ldrb	r3, [r7, #3]
 800940c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8009410:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8009412:	7bfb      	ldrb	r3, [r7, #15]
 8009414:	4619      	mov	r1, r3
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f7ff fe7a 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 800941c:	2201      	movs	r2, #1
 800941e:	2104      	movs	r1, #4
 8009420:	4814      	ldr	r0, [pc, #80]	; (8009474 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 8009422:	f001 fa87 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8009426:	2201      	movs	r2, #1
 8009428:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800942c:	4812      	ldr	r0, [pc, #72]	; (8009478 <_ZN4GLCD14m_setstartlineEh+0x80>)
 800942e:	f001 fa81 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009432:	2200      	movs	r2, #0
 8009434:	2110      	movs	r1, #16
 8009436:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800943a:	f001 fa7b 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800943e:	2200      	movs	r2, #0
 8009440:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009444:	480c      	ldr	r0, [pc, #48]	; (8009478 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009446:	f001 fa75 	bl	800a934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800944a:	2201      	movs	r2, #1
 800944c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009450:	4809      	ldr	r0, [pc, #36]	; (8009478 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009452:	f001 fa6f 	bl	800a934 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8009456:	2264      	movs	r2, #100	; 0x64
 8009458:	210a      	movs	r1, #10
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7ff fe36 	bl	80090cc <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009460:	2200      	movs	r2, #0
 8009462:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009466:	4804      	ldr	r0, [pc, #16]	; (8009478 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009468:	f001 fa64 	bl	800a934 <HAL_GPIO_WritePin>
}
 800946c:	bf00      	nop
 800946e:	3710      	adds	r7, #16
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}
 8009474:	48000c00 	.word	0x48000c00
 8009478:	48000800 	.word	0x48000800

0800947c <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b086      	sub	sp, #24
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	4613      	mov	r3, r2
 8009488:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 800948a:	2300      	movs	r3, #0
 800948c:	82fb      	strh	r3, [r7, #22]
 800948e:	8afa      	ldrh	r2, [r7, #22]
 8009490:	88fb      	ldrh	r3, [r7, #6]
 8009492:	429a      	cmp	r2, r3
 8009494:	f080 8085 	bcs.w	80095a2 <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	7f1b      	ldrb	r3, [r3, #28]
 800949c:	2b3f      	cmp	r3, #63	; 0x3f
 800949e:	d838      	bhi.n	8009512 <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 80094a0:	8afb      	ldrh	r3, [r7, #22]
 80094a2:	68ba      	ldr	r2, [r7, #8]
 80094a4:	4413      	add	r3, r2
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 80094aa:	7d7b      	ldrb	r3, [r7, #21]
 80094ac:	4619      	mov	r1, r3
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	f7ff fe2e 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80094b4:	2201      	movs	r2, #1
 80094b6:	2104      	movs	r1, #4
 80094b8:	483b      	ldr	r0, [pc, #236]	; (80095a8 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 80094ba:	f001 fa3b 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80094be:	2200      	movs	r2, #0
 80094c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80094c4:	4839      	ldr	r0, [pc, #228]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 80094c6:	f001 fa35 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 80094ca:	2201      	movs	r2, #1
 80094cc:	2110      	movs	r1, #16
 80094ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80094d2:	f001 fa2f 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80094d6:	2200      	movs	r2, #0
 80094d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80094dc:	4833      	ldr	r0, [pc, #204]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 80094de:	f001 fa29 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80094e2:	2201      	movs	r2, #1
 80094e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80094e8:	4830      	ldr	r0, [pc, #192]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 80094ea:	f001 fa23 	bl	800a934 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 80094ee:	2264      	movs	r2, #100	; 0x64
 80094f0:	210a      	movs	r1, #10
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f7ff fdea 	bl	80090cc <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80094f8:	2200      	movs	r2, #0
 80094fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80094fe:	482b      	ldr	r0, [pc, #172]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009500:	f001 fa18 	bl	800a934 <HAL_GPIO_WritePin>
			c++;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	7f1b      	ldrb	r3, [r3, #28]
 8009508:	3301      	adds	r3, #1
 800950a:	b2da      	uxtb	r2, r3
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	771a      	strb	r2, [r3, #28]
 8009510:	e03d      	b.n	800958e <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	7f1b      	ldrb	r3, [r3, #28]
 8009516:	4619      	mov	r1, r3
 8009518:	68f8      	ldr	r0, [r7, #12]
 800951a:	f7ff fea7 	bl	800926c <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 800951e:	8afb      	ldrh	r3, [r7, #22]
 8009520:	68ba      	ldr	r2, [r7, #8]
 8009522:	4413      	add	r3, r2
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8009528:	7d7b      	ldrb	r3, [r7, #21]
 800952a:	4619      	mov	r1, r3
 800952c:	68f8      	ldr	r0, [r7, #12]
 800952e:	f7ff fdef 	bl	8009110 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8009532:	2200      	movs	r2, #0
 8009534:	2104      	movs	r1, #4
 8009536:	481c      	ldr	r0, [pc, #112]	; (80095a8 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8009538:	f001 f9fc 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800953c:	2201      	movs	r2, #1
 800953e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009542:	481a      	ldr	r0, [pc, #104]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009544:	f001 f9f6 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8009548:	2201      	movs	r2, #1
 800954a:	2110      	movs	r1, #16
 800954c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009550:	f001 f9f0 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009554:	2200      	movs	r2, #0
 8009556:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800955a:	4814      	ldr	r0, [pc, #80]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 800955c:	f001 f9ea 	bl	800a934 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009560:	2201      	movs	r2, #1
 8009562:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009566:	4811      	ldr	r0, [pc, #68]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009568:	f001 f9e4 	bl	800a934 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 800956c:	2264      	movs	r2, #100	; 0x64
 800956e:	210a      	movs	r1, #10
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f7ff fdab 	bl	80090cc <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009576:	2200      	movs	r2, #0
 8009578:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800957c:	480b      	ldr	r0, [pc, #44]	; (80095ac <_ZN4GLCD9m_lcddataEPht+0x130>)
 800957e:	f001 f9d9 	bl	800a934 <HAL_GPIO_WritePin>
			c++;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	7f1b      	ldrb	r3, [r3, #28]
 8009586:	3301      	adds	r3, #1
 8009588:	b2da      	uxtb	r2, r3
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	7f1b      	ldrb	r3, [r3, #28]
 8009592:	b25b      	sxtb	r3, r3
 8009594:	2b00      	cmp	r3, #0
 8009596:	db03      	blt.n	80095a0 <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 8009598:	8afb      	ldrh	r3, [r7, #22]
 800959a:	3301      	adds	r3, #1
 800959c:	82fb      	strh	r3, [r7, #22]
 800959e:	e776      	b.n	800948e <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 80095a0:	bf00      	nop
	}
}
 80095a2:	3718      	adds	r7, #24
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	48000c00 	.word	0x48000c00
 80095ac:	48000800 	.word	0x48000800

080095b0 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 80095b8:	2300      	movs	r3, #0
 80095ba:	73fb      	strb	r3, [r7, #15]
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	2b07      	cmp	r3, #7
 80095c0:	d81d      	bhi.n	80095fe <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 80095c2:	7bfb      	ldrb	r3, [r7, #15]
 80095c4:	4619      	mov	r1, r3
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7ff fed4 	bl	8009374 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 80095cc:	2100      	movs	r1, #0
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f7ff fe4c 	bl	800926c <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 80095d4:	2300      	movs	r3, #0
 80095d6:	73bb      	strb	r3, [r7, #14]
 80095d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	db0a      	blt.n	80095f6 <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	331d      	adds	r3, #29
 80095e4:	2201      	movs	r2, #1
 80095e6:	4619      	mov	r1, r3
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f7ff ff47 	bl	800947c <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 80095ee:	7bbb      	ldrb	r3, [r7, #14]
 80095f0:	3301      	adds	r3, #1
 80095f2:	73bb      	strb	r3, [r7, #14]
 80095f4:	e7f0      	b.n	80095d8 <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 80095f6:	7bfb      	ldrb	r3, [r7, #15]
 80095f8:	3301      	adds	r3, #1
 80095fa:	73fb      	strb	r3, [r7, #15]
 80095fc:	e7de      	b.n	80095bc <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 80095fe:	bf00      	nop
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
	...

08009608 <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	4a04      	ldr	r2, [pc, #16]	; (8009624 <_ZN10W5500ClassC1Ev+0x1c>)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4618      	mov	r0, r3
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr
 8009624:	0801096c 	.word	0x0801096c

08009628 <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	4a04      	ldr	r2, [pc, #16]	; (8009644 <_ZN10W5500ClassD1Ev+0x1c>)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4618      	mov	r0, r3
 800963a:	370c      	adds	r7, #12
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr
 8009644:	0801096c 	.word	0x0801096c

08009648 <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
}
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f7ff ffe9 	bl	8009628 <_ZN10W5500ClassD1Ev>
 8009656:	2104      	movs	r1, #4
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f005 fbe6 	bl	800ee2a <_ZdlPvj>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	4618      	mov	r0, r3
 8009662:	3708      	adds	r7, #8
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <_Z41__static_initialization_and_destruction_0ii>:
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d107      	bne.n	8009688 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800967e:	4293      	cmp	r3, r2
 8009680:	d102      	bne.n	8009688 <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8009682:	4809      	ldr	r0, [pc, #36]	; (80096a8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8009684:	f7ff ffc0 	bl	8009608 <_ZN10W5500ClassC1Ev>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d107      	bne.n	800969e <_Z41__static_initialization_and_destruction_0ii+0x36>
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009694:	4293      	cmp	r3, r2
 8009696:	d102      	bne.n	800969e <_Z41__static_initialization_and_destruction_0ii+0x36>
 8009698:	4803      	ldr	r0, [pc, #12]	; (80096a8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800969a:	f7ff ffc5 	bl	8009628 <_ZN10W5500ClassD1Ev>
}
 800969e:	bf00      	nop
 80096a0:	3708      	adds	r7, #8
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	200053e0 	.word	0x200053e0

080096ac <_GLOBAL__sub_I_w5500>:
 80096ac:	b580      	push	{r7, lr}
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80096b4:	2001      	movs	r0, #1
 80096b6:	f7ff ffd7 	bl	8009668 <_Z41__static_initialization_and_destruction_0ii>
 80096ba:	bd80      	pop	{r7, pc}

080096bc <_GLOBAL__sub_D_w5500>:
 80096bc:	b580      	push	{r7, lr}
 80096be:	af00      	add	r7, sp, #0
 80096c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80096c4:	2000      	movs	r0, #0
 80096c6:	f7ff ffcf 	bl	8009668 <_Z41__static_initialization_and_destruction_0ii>
 80096ca:	bd80      	pop	{r7, pc}

080096cc <_ZN9ModbusrtuC1Ev>:
uint16_t Ip_config_Server_Port;
uint8_t No_Of_Meter;
uint16_t Ip_config_Server_Port_K1;
uint8_t No_Of_Meter_K1;

Modbusrtu::Modbusrtu() {
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	4a0f      	ldr	r2, [pc, #60]	; (8009714 <_ZN9ModbusrtuC1Ev+0x48>)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	601a      	str	r2, [r3, #0]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	4a0c      	ldr	r2, [pc, #48]	; (8009718 <_ZN9ModbusrtuC1Ev+0x4c>)
 80096e6:	3327      	adds	r3, #39	; 0x27
 80096e8:	4611      	mov	r1, r2
 80096ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80096ee:	4618      	mov	r0, r3
 80096f0:	f005 fbda 	bl	800eea8 <memcpy>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	4a09      	ldr	r2, [pc, #36]	; (800971c <_ZN9ModbusrtuC1Ev+0x50>)
 80096f8:	f203 1327 	addw	r3, r3, #295	; 0x127
 80096fc:	4611      	mov	r1, r2
 80096fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009702:	4618      	mov	r0, r3
 8009704:	f005 fbd0 	bl	800eea8 <memcpy>
	// TODO Auto-generated constructor stub

}
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	4618      	mov	r0, r3
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	0801097c 	.word	0x0801097c
 8009718:	080106dc 	.word	0x080106dc
 800971c:	080107dc 	.word	0x080107dc

08009720 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	4a04      	ldr	r2, [pc, #16]	; (800973c <_ZN9ModbusrtuD1Ev+0x1c>)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4618      	mov	r0, r3
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr
 800973c:	0801097c 	.word	0x0801097c

08009740 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 8009740:	b580      	push	{r7, lr}
 8009742:	b082      	sub	sp, #8
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
}
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f7ff ffe9 	bl	8009720 <_ZN9ModbusrtuD1Ev>
 800974e:	f44f 710a 	mov.w	r1, #552	; 0x228
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f005 fb69 	bl	800ee2a <_ZdlPvj>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
	...

08009764 <_ZN9Modbusrtu21ModbusReadTransactionEv>:
{
	return NOOFDATA;
}

void Modbusrtu::ModbusReadTransaction(void)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
	switch(Seqcntrl){
 800976c:	4b69      	ldr	r3, [pc, #420]	; (8009914 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b0>)
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d002      	beq.n	800977a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x16>
 8009774:	2b01      	cmp	r3, #1
 8009776:	d00a      	beq.n	800978e <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a>
			CurrentFrame=1;
		}
		Seqcntrl=1;
	break;
	default:
	break;
 8009778:	e035      	b.n	80097e6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x82>
			CurrentMeter=1;
 800977a:	4b67      	ldr	r3, [pc, #412]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 800977c:	2201      	movs	r2, #1
 800977e:	701a      	strb	r2, [r3, #0]
			CurrentFrame=1;
 8009780:	4b66      	ldr	r3, [pc, #408]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009782:	2201      	movs	r2, #1
 8009784:	701a      	strb	r2, [r3, #0]
			Seqcntrl=1;
 8009786:	4b63      	ldr	r3, [pc, #396]	; (8009914 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b0>)
 8009788:	2201      	movs	r2, #1
 800978a:	701a      	strb	r2, [r3, #0]
	break;
 800978c:	e02b      	b.n	80097e6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x82>
		++CurrentFrame;
 800978e:	4b63      	ldr	r3, [pc, #396]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	3301      	adds	r3, #1
 8009794:	b2da      	uxtb	r2, r3
 8009796:	4b61      	ldr	r3, [pc, #388]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009798:	701a      	strb	r2, [r3, #0]
		if(CurrentFrame > MeterInfo[CurrentMeter-1].NoOfFrame){
 800979a:	4b5f      	ldr	r3, [pc, #380]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	3b01      	subs	r3, #1
 80097a0:	4a5f      	ldr	r2, [pc, #380]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 80097a2:	2116      	movs	r1, #22
 80097a4:	fb01 f303 	mul.w	r3, r1, r3
 80097a8:	4413      	add	r3, r2
 80097aa:	781a      	ldrb	r2, [r3, #0]
 80097ac:	4b5b      	ldr	r3, [pc, #364]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d208      	bcs.n	80097c6 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x62>
			CurrentMeter++;
 80097b4:	4b58      	ldr	r3, [pc, #352]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	3301      	adds	r3, #1
 80097ba:	b2da      	uxtb	r2, r3
 80097bc:	4b56      	ldr	r3, [pc, #344]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80097be:	701a      	strb	r2, [r3, #0]
			CurrentFrame=1;
 80097c0:	4b56      	ldr	r3, [pc, #344]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 80097c2:	2201      	movs	r2, #1
 80097c4:	701a      	strb	r2, [r3, #0]
		if(CurrentMeter > Total_No_Of_Meter){
 80097c6:	4b54      	ldr	r3, [pc, #336]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80097c8:	781a      	ldrb	r2, [r3, #0]
 80097ca:	4b56      	ldr	r3, [pc, #344]	; (8009924 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c0>)
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d905      	bls.n	80097de <_ZN9Modbusrtu21ModbusReadTransactionEv+0x7a>
			CurrentMeter=1;
 80097d2:	4b51      	ldr	r3, [pc, #324]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80097d4:	2201      	movs	r2, #1
 80097d6:	701a      	strb	r2, [r3, #0]
			CurrentFrame=1;
 80097d8:	4b50      	ldr	r3, [pc, #320]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 80097da:	2201      	movs	r2, #1
 80097dc:	701a      	strb	r2, [r3, #0]
		Seqcntrl=1;
 80097de:	4b4d      	ldr	r3, [pc, #308]	; (8009914 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b0>)
 80097e0:	2201      	movs	r2, #1
 80097e2:	701a      	strb	r2, [r3, #0]
	break;
 80097e4:	bf00      	nop
	}

	u8ModbusReg[0] = CurrentMeter;
 80097e6:	4b4c      	ldr	r3, [pc, #304]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80097e8:	781a      	ldrb	r2, [r3, #0]
 80097ea:	4b4f      	ldr	r3, [pc, #316]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 80097ec:	701a      	strb	r2, [r3, #0]
	u8ModbusReg[1] = 0x03;
 80097ee:	4b4e      	ldr	r3, [pc, #312]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 80097f0:	2203      	movs	r2, #3
 80097f2:	705a      	strb	r2, [r3, #1]
	u8ModbusReg[2] = static_cast<uint8_t>((MeterInfo[CurrentMeter-1].ModbusFrameRegInfo[CurrentFrame-1].FrameStartAddress& 0xff00)>>8);
 80097f4:	4b48      	ldr	r3, [pc, #288]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	3b01      	subs	r3, #1
 80097fa:	4a48      	ldr	r2, [pc, #288]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 80097fc:	7812      	ldrb	r2, [r2, #0]
 80097fe:	3a01      	subs	r2, #1
 8009800:	4947      	ldr	r1, [pc, #284]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 8009802:	0092      	lsls	r2, r2, #2
 8009804:	2016      	movs	r0, #22
 8009806:	fb00 f303 	mul.w	r3, r0, r3
 800980a:	4413      	add	r3, r2
 800980c:	440b      	add	r3, r1
 800980e:	3302      	adds	r3, #2
 8009810:	881b      	ldrh	r3, [r3, #0]
 8009812:	0a1b      	lsrs	r3, r3, #8
 8009814:	b29b      	uxth	r3, r3
 8009816:	b2da      	uxtb	r2, r3
 8009818:	4b43      	ldr	r3, [pc, #268]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 800981a:	709a      	strb	r2, [r3, #2]
	u8ModbusReg[3] = static_cast<uint8_t>(MeterInfo[CurrentMeter-1].ModbusFrameRegInfo[CurrentFrame-1].FrameStartAddress & 0x00ff);
 800981c:	4b3e      	ldr	r3, [pc, #248]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	3b01      	subs	r3, #1
 8009822:	4a3e      	ldr	r2, [pc, #248]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009824:	7812      	ldrb	r2, [r2, #0]
 8009826:	3a01      	subs	r2, #1
 8009828:	493d      	ldr	r1, [pc, #244]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 800982a:	0092      	lsls	r2, r2, #2
 800982c:	2016      	movs	r0, #22
 800982e:	fb00 f303 	mul.w	r3, r0, r3
 8009832:	4413      	add	r3, r2
 8009834:	440b      	add	r3, r1
 8009836:	3302      	adds	r3, #2
 8009838:	881b      	ldrh	r3, [r3, #0]
 800983a:	b2da      	uxtb	r2, r3
 800983c:	4b3a      	ldr	r3, [pc, #232]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 800983e:	70da      	strb	r2, [r3, #3]
	u8ModbusReg[4] = static_cast<uint8_t>((MeterInfo[CurrentMeter-1].ModbusFrameRegInfo[CurrentFrame-1].FrameNoOfData & 0xff00)>>8);
 8009840:	4b35      	ldr	r3, [pc, #212]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	3b01      	subs	r3, #1
 8009846:	4a35      	ldr	r2, [pc, #212]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009848:	7812      	ldrb	r2, [r2, #0]
 800984a:	3a01      	subs	r2, #1
 800984c:	4934      	ldr	r1, [pc, #208]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 800984e:	0092      	lsls	r2, r2, #2
 8009850:	2016      	movs	r0, #22
 8009852:	fb00 f303 	mul.w	r3, r0, r3
 8009856:	4413      	add	r3, r2
 8009858:	440b      	add	r3, r1
 800985a:	3304      	adds	r3, #4
 800985c:	881b      	ldrh	r3, [r3, #0]
 800985e:	0a1b      	lsrs	r3, r3, #8
 8009860:	b29b      	uxth	r3, r3
 8009862:	b2da      	uxtb	r2, r3
 8009864:	4b30      	ldr	r3, [pc, #192]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 8009866:	711a      	strb	r2, [r3, #4]
	u8ModbusReg[5] = static_cast<uint8_t>(MeterInfo[CurrentMeter-1].ModbusFrameRegInfo[CurrentFrame-1].FrameNoOfData & 0x00ff);
 8009868:	4b2b      	ldr	r3, [pc, #172]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	3b01      	subs	r3, #1
 800986e:	4a2b      	ldr	r2, [pc, #172]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009870:	7812      	ldrb	r2, [r2, #0]
 8009872:	3a01      	subs	r2, #1
 8009874:	492a      	ldr	r1, [pc, #168]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 8009876:	0092      	lsls	r2, r2, #2
 8009878:	2016      	movs	r0, #22
 800987a:	fb00 f303 	mul.w	r3, r0, r3
 800987e:	4413      	add	r3, r2
 8009880:	440b      	add	r3, r1
 8009882:	3304      	adds	r3, #4
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	b2da      	uxtb	r2, r3
 8009888:	4b27      	ldr	r3, [pc, #156]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 800988a:	715a      	strb	r2, [r3, #5]
	Valid_No_Of_Data = MeterInfo[CurrentMeter-1].ModbusFrameRegInfo[CurrentFrame-1].FrameNoOfData;
 800988c:	4b22      	ldr	r3, [pc, #136]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 800988e:	781b      	ldrb	r3, [r3, #0]
 8009890:	3b01      	subs	r3, #1
 8009892:	4a22      	ldr	r2, [pc, #136]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 8009894:	7812      	ldrb	r2, [r2, #0]
 8009896:	3a01      	subs	r2, #1
 8009898:	4921      	ldr	r1, [pc, #132]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 800989a:	0092      	lsls	r2, r2, #2
 800989c:	2016      	movs	r0, #22
 800989e:	fb00 f303 	mul.w	r3, r0, r3
 80098a2:	4413      	add	r3, r2
 80098a4:	440b      	add	r3, r1
 80098a6:	3304      	adds	r3, #4
 80098a8:	881a      	ldrh	r2, [r3, #0]
 80098aa:	4b20      	ldr	r3, [pc, #128]	; (800992c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c8>)
 80098ac:	801a      	strh	r2, [r3, #0]
	u16CRC 		   = ASCChecksum(u8ModbusReg,6);
 80098ae:	2206      	movs	r2, #6
 80098b0:	491d      	ldr	r1, [pc, #116]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f840 	bl	8009938 <_ZN9Modbusrtu11ASCChecksumEPhh>
 80098b8:	4603      	mov	r3, r0
 80098ba:	461a      	mov	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	80da      	strh	r2, [r3, #6]
	u8ModbusReg[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	88db      	ldrh	r3, [r3, #6]
 80098c4:	b2da      	uxtb	r2, r3
 80098c6:	4b18      	ldr	r3, [pc, #96]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 80098c8:	719a      	strb	r2, [r3, #6]
	u8ModbusReg[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	88db      	ldrh	r3, [r3, #6]
 80098ce:	0a1b      	lsrs	r3, r3, #8
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	b2da      	uxtb	r2, r3
 80098d4:	4b14      	ldr	r3, [pc, #80]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 80098d6:	71da      	strb	r2, [r3, #7]
	RxNoOfData = 5+(MeterInfo[CurrentMeter-1].ModbusFrameRegInfo[CurrentFrame-1].FrameNoOfData*2);
 80098d8:	4b0f      	ldr	r3, [pc, #60]	; (8009918 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b4>)
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	3b01      	subs	r3, #1
 80098de:	4a0f      	ldr	r2, [pc, #60]	; (800991c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1b8>)
 80098e0:	7812      	ldrb	r2, [r2, #0]
 80098e2:	3a01      	subs	r2, #1
 80098e4:	490e      	ldr	r1, [pc, #56]	; (8009920 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1bc>)
 80098e6:	0092      	lsls	r2, r2, #2
 80098e8:	2016      	movs	r0, #22
 80098ea:	fb00 f303 	mul.w	r3, r0, r3
 80098ee:	4413      	add	r3, r2
 80098f0:	440b      	add	r3, r1
 80098f2:	3304      	adds	r3, #4
 80098f4:	881b      	ldrh	r3, [r3, #0]
 80098f6:	005b      	lsls	r3, r3, #1
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	3305      	adds	r3, #5
 80098fc:	b29a      	uxth	r2, r3
 80098fe:	4b0c      	ldr	r3, [pc, #48]	; (8009930 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1cc>)
 8009900:	801a      	strh	r2, [r3, #0]
	//memset(u8rxbuf,0,sizeof(u8rxbuf));
	//memset(RxDatabuf,0,sizeof(RxDatabuf));

	HAL_UART_Transmit_IT(&huart1,u8ModbusReg,sizeof(u8ModbusReg));
 8009902:	2208      	movs	r2, #8
 8009904:	4908      	ldr	r1, [pc, #32]	; (8009928 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c4>)
 8009906:	480b      	ldr	r0, [pc, #44]	; (8009934 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1d0>)
 8009908:	f003 ff2c 	bl	800d764 <HAL_UART_Transmit_IT>

}
 800990c:	bf00      	nop
 800990e:	3708      	adds	r7, #8
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	200054ec 	.word	0x200054ec
 8009918:	2000006c 	.word	0x2000006c
 800991c:	2000006d 	.word	0x2000006d
 8009920:	20003740 	.word	0x20003740
 8009924:	20004198 	.word	0x20004198
 8009928:	200054e4 	.word	0x200054e4
 800992c:	200054f2 	.word	0x200054f2
 8009930:	200054f0 	.word	0x200054f0
 8009934:	20003458 	.word	0x20003458

08009938 <_ZN9Modbusrtu11ASCChecksumEPhh>:
{
	HAL_UART_Receive_IT(&huart1,u8rxbuf,RxNoOfData);
}*/

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 8009938:	b480      	push	{r7}
 800993a:	b087      	sub	sp, #28
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	4613      	mov	r3, r2
 8009944:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 8009946:	23ff      	movs	r3, #255	; 0xff
 8009948:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 800994a:	23ff      	movs	r3, #255	; 0xff
 800994c:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 800994e:	79fb      	ldrb	r3, [r7, #7]
 8009950:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 8009952:	2300      	movs	r3, #0
 8009954:	75fb      	strb	r3, [r7, #23]
 8009956:	7dfa      	ldrb	r2, [r7, #23]
 8009958:	7d3b      	ldrb	r3, [r7, #20]
 800995a:	429a      	cmp	r2, r3
 800995c:	d218      	bcs.n	8009990 <_ZN9Modbusrtu11ASCChecksumEPhh+0x58>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	1c5a      	adds	r2, r3, #1
 8009962:	60ba      	str	r2, [r7, #8]
 8009964:	781a      	ldrb	r2, [r3, #0]
 8009966:	7dbb      	ldrb	r3, [r7, #22]
 8009968:	4053      	eors	r3, r2
 800996a:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 800996c:	7cfb      	ldrb	r3, [r7, #19]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	4413      	add	r3, r2
 8009972:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8009976:	7d7b      	ldrb	r3, [r7, #21]
 8009978:	4053      	eors	r3, r2
 800997a:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 800997c:	7cfb      	ldrb	r3, [r7, #19]
 800997e:	68fa      	ldr	r2, [r7, #12]
 8009980:	4413      	add	r3, r2
 8009982:	f893 3127 	ldrb.w	r3, [r3, #295]	; 0x127
 8009986:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 8009988:	7dfb      	ldrb	r3, [r7, #23]
 800998a:	3301      	adds	r3, #1
 800998c:	75fb      	strb	r3, [r7, #23]
 800998e:	e7e2      	b.n	8009956 <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 8009990:	7d7b      	ldrb	r3, [r7, #21]
 8009992:	021b      	lsls	r3, r3, #8
 8009994:	b21a      	sxth	r2, r3
 8009996:	7dbb      	ldrb	r3, [r7, #22]
 8009998:	b21b      	sxth	r3, r3
 800999a:	4313      	orrs	r3, r2
 800999c:	b21b      	sxth	r3, r3
 800999e:	b29b      	uxth	r3, r3
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	371c      	adds	r7, #28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr

080099ac <_ZN9Modbusrtu9dwinFrameEv>:

void Modbusrtu::dwinFrame(void)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b082      	sub	sp, #8
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
	test=test+1;
 80099b4:	4b4d      	ldr	r3, [pc, #308]	; (8009aec <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	3301      	adds	r3, #1
 80099ba:	b2da      	uxtb	r2, r3
 80099bc:	4b4b      	ldr	r3, [pc, #300]	; (8009aec <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 80099be:	701a      	strb	r2, [r3, #0]
	switch(cntIdDwin)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	795b      	ldrb	r3, [r3, #5]
 80099c4:	2b02      	cmp	r3, #2
 80099c6:	d060      	beq.n	8009a8a <_ZN9Modbusrtu9dwinFrameEv+0xde>
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	dc7d      	bgt.n	8009ac8 <_ZN9Modbusrtu9dwinFrameEv+0x11c>
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d002      	beq.n	80099d6 <_ZN9Modbusrtu9dwinFrameEv+0x2a>
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d02d      	beq.n	8009a30 <_ZN9Modbusrtu9dwinFrameEv+0x84>
 80099d4:	e078      	b.n	8009ac8 <_ZN9Modbusrtu9dwinFrameEv+0x11c>
	{
	case 0:
		u8DwinRegister[0] = START_BYTE_1;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	225a      	movs	r2, #90	; 0x5a
 80099da:	741a      	strb	r2, [r3, #16]
		u8DwinRegister[1] = START_BYTE_2;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	22a5      	movs	r2, #165	; 0xa5
 80099e0:	745a      	strb	r2, [r3, #17]
		u8DwinRegister[2] = multipleWriteRequestH;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	220b      	movs	r2, #11
 80099e6:	749a      	strb	r2, [r3, #18]
		u8DwinRegister[3] = multipleWriteRequestL;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2282      	movs	r2, #130	; 0x82
 80099ec:	74da      	strb	r2, [r3, #19]
		u8DwinRegister[4] = 0x20;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2220      	movs	r2, #32
 80099f2:	751a      	strb	r2, [r3, #20]
		u8DwinRegister[5] = 0x00;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	755a      	strb	r2, [r3, #21]
		u8DwinRegister[6] = 0x00;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	759a      	strb	r2, [r3, #22]
		u8DwinRegister[7] = test;
 8009a00:	4b3a      	ldr	r3, [pc, #232]	; (8009aec <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 8009a02:	781a      	ldrb	r2, [r3, #0]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	75da      	strb	r2, [r3, #23]
		u8DwinRegister[8] = 0;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	761a      	strb	r2, [r3, #24]
		u8DwinRegister[9] = httpc_isConnected;
 8009a0e:	4b38      	ldr	r3, [pc, #224]	; (8009af0 <_ZN9Modbusrtu9dwinFrameEv+0x144>)
 8009a10:	781a      	ldrb	r2, [r3, #0]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	765a      	strb	r2, [r3, #25]
		u8DwinRegister[10] = 0;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	769a      	strb	r2, [r3, #26]
		u8DwinRegister[11] = 1;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	76da      	strb	r2, [r3, #27]
		noOfDataDwin=12;
 8009a22:	4b34      	ldr	r3, [pc, #208]	; (8009af4 <_ZN9Modbusrtu9dwinFrameEv+0x148>)
 8009a24:	220c      	movs	r2, #12
 8009a26:	701a      	strb	r2, [r3, #0]
		cntIdDwin=1;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	715a      	strb	r2, [r3, #5]
	break;
 8009a2e:	e04f      	b.n	8009ad0 <_ZN9Modbusrtu9dwinFrameEv+0x124>
	case 1:
		u8DwinRegister[0] = START_BYTE_1;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	225a      	movs	r2, #90	; 0x5a
 8009a34:	741a      	strb	r2, [r3, #16]
		u8DwinRegister[1] = START_BYTE_2;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	22a5      	movs	r2, #165	; 0xa5
 8009a3a:	745a      	strb	r2, [r3, #17]
		u8DwinRegister[2] = multipleWriteRequestH;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	220b      	movs	r2, #11
 8009a40:	749a      	strb	r2, [r3, #18]
		u8DwinRegister[3] = multipleWriteRequestL;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2282      	movs	r2, #130	; 0x82
 8009a46:	74da      	strb	r2, [r3, #19]
		u8DwinRegister[4] = 0x20;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2220      	movs	r2, #32
 8009a4c:	751a      	strb	r2, [r3, #20]
		u8DwinRegister[5] = 0x00;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2200      	movs	r2, #0
 8009a52:	755a      	strb	r2, [r3, #21]
		u8DwinRegister[6] = 0x00;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	759a      	strb	r2, [r3, #22]
		u8DwinRegister[7] = test;
 8009a5a:	4b24      	ldr	r3, [pc, #144]	; (8009aec <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 8009a5c:	781a      	ldrb	r2, [r3, #0]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	75da      	strb	r2, [r3, #23]
		u8DwinRegister[8] = 0;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	761a      	strb	r2, [r3, #24]
		u8DwinRegister[9] = httpc_isConnected;
 8009a68:	4b21      	ldr	r3, [pc, #132]	; (8009af0 <_ZN9Modbusrtu9dwinFrameEv+0x144>)
 8009a6a:	781a      	ldrb	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	765a      	strb	r2, [r3, #25]
		u8DwinRegister[10] = 0;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	769a      	strb	r2, [r3, #26]
		u8DwinRegister[11] = 1;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	76da      	strb	r2, [r3, #27]
		noOfDataDwin=12;
 8009a7c:	4b1d      	ldr	r3, [pc, #116]	; (8009af4 <_ZN9Modbusrtu9dwinFrameEv+0x148>)
 8009a7e:	220c      	movs	r2, #12
 8009a80:	701a      	strb	r2, [r3, #0]
		cntIdDwin=2;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2202      	movs	r2, #2
 8009a86:	715a      	strb	r2, [r3, #5]
	break;
 8009a88:	e022      	b.n	8009ad0 <_ZN9Modbusrtu9dwinFrameEv+0x124>
	case 2:
		u8DwinRegister[0] = START_BYTE_1;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	225a      	movs	r2, #90	; 0x5a
 8009a8e:	741a      	strb	r2, [r3, #16]
		u8DwinRegister[1] = START_BYTE_2;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	22a5      	movs	r2, #165	; 0xa5
 8009a94:	745a      	strb	r2, [r3, #17]
		u8DwinRegister[2] = multipleReadRequestH;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2204      	movs	r2, #4
 8009a9a:	749a      	strb	r2, [r3, #18]
		u8DwinRegister[3] = multipleReadRequestL;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2283      	movs	r2, #131	; 0x83
 8009aa0:	74da      	strb	r2, [r3, #19]
		u8DwinRegister[4] = 0x30;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2230      	movs	r2, #48	; 0x30
 8009aa6:	751a      	strb	r2, [r3, #20]
		u8DwinRegister[5] = 0x00;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	755a      	strb	r2, [r3, #21]
		u8DwinRegister[6] = 0x16;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2216      	movs	r2, #22
 8009ab2:	759a      	strb	r2, [r3, #22]
		Rx_Dwin_Point=0;
 8009ab4:	4b10      	ldr	r3, [pc, #64]	; (8009af8 <_ZN9Modbusrtu9dwinFrameEv+0x14c>)
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	701a      	strb	r2, [r3, #0]
		noOfDataDwin=7;
 8009aba:	4b0e      	ldr	r3, [pc, #56]	; (8009af4 <_ZN9Modbusrtu9dwinFrameEv+0x148>)
 8009abc:	2207      	movs	r2, #7
 8009abe:	701a      	strb	r2, [r3, #0]
		cntIdDwin=0;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	715a      	strb	r2, [r3, #5]
	break;
 8009ac6:	e003      	b.n	8009ad0 <_ZN9Modbusrtu9dwinFrameEv+0x124>
	default:
		cntIdDwin=0;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	715a      	strb	r2, [r3, #5]
	break;
 8009ace:	bf00      	nop
	}
	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&hlpuart1,u8DwinRegister,noOfDataDwin);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	3310      	adds	r3, #16
 8009ad4:	4a07      	ldr	r2, [pc, #28]	; (8009af4 <_ZN9Modbusrtu9dwinFrameEv+0x148>)
 8009ad6:	7812      	ldrb	r2, [r2, #0]
 8009ad8:	b292      	uxth	r2, r2
 8009ada:	4619      	mov	r1, r3
 8009adc:	4807      	ldr	r0, [pc, #28]	; (8009afc <_ZN9Modbusrtu9dwinFrameEv+0x150>)
 8009ade:	f003 fe41 	bl	800d764 <HAL_UART_Transmit_IT>
}
 8009ae2:	bf00      	nop
 8009ae4:	3708      	adds	r7, #8
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	200054e3 	.word	0x200054e3
 8009af0:	200038ad 	.word	0x200038ad
 8009af4:	200054ee 	.word	0x200054ee
 8009af8:	2000012a 	.word	0x2000012a
 8009afc:	200033d4 	.word	0x200033d4

08009b00 <_ZN9Modbusrtu11dwinDecoderEv>:

void Modbusrtu::dwinDecoder(void)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
	if(Rx_Dwin_Complete == 0){return;}
 8009b08:	4b9c      	ldr	r3, [pc, #624]	; (8009d7c <_ZN9Modbusrtu11dwinDecoderEv+0x27c>)
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f000 8187 	beq.w	8009e20 <_ZN9Modbusrtu11dwinDecoderEv+0x320>
		Rx_Dwin_Complete=0;
 8009b12:	4b9a      	ldr	r3, [pc, #616]	; (8009d7c <_ZN9Modbusrtu11dwinDecoderEv+0x27c>)
 8009b14:	2200      	movs	r2, #0
 8009b16:	701a      	strb	r2, [r3, #0]

		if(Rx_Dwin_Data_Buff[43] !=0 )
 8009b18:	4b99      	ldr	r3, [pc, #612]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009b1a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f000 817f 	beq.w	8009e22 <_ZN9Modbusrtu11dwinDecoderEv+0x322>
		{
			for(d=0,x=1;d<=3;d++,x=x+2)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b3a:	2b03      	cmp	r3, #3
 8009b3c:	d821      	bhi.n	8009b82 <_ZN9Modbusrtu11dwinDecoderEv+0x82>
			{
				if(Ip_config_Ip[d]!=Rx_Dwin_Data_Buff[x])
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b44:	461a      	mov	r2, r3
 8009b46:	4b8f      	ldr	r3, [pc, #572]	; (8009d84 <_ZN9Modbusrtu11dwinDecoderEv+0x284>)
 8009b48:	5c9a      	ldrb	r2, [r3, r2]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009b50:	4619      	mov	r1, r3
 8009b52:	4b8b      	ldr	r3, [pc, #556]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009b54:	5c5b      	ldrb	r3, [r3, r1]
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d002      	beq.n	8009b60 <_ZN9Modbusrtu11dwinDecoderEv+0x60>
				{
					Update_Dwin_Set_Data =1;
 8009b5a:	4b8b      	ldr	r3, [pc, #556]	; (8009d88 <_ZN9Modbusrtu11dwinDecoderEv+0x288>)
 8009b5c:	2201      	movs	r2, #1
 8009b5e:	701a      	strb	r2, [r3, #0]
			for(d=0,x=1;d<=3;d++,x=x+2)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b66:	3301      	adds	r3, #1
 8009b68:	b2da      	uxtb	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009b76:	3302      	adds	r3, #2
 8009b78:	b2da      	uxtb	r2, r3
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009b80:	e7d8      	b.n	8009b34 <_ZN9Modbusrtu11dwinDecoderEv+0x34>
				}
			}
			Ip_config_Ip[0] = Rx_Dwin_Data_Buff[1];
 8009b82:	4b7f      	ldr	r3, [pc, #508]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009b84:	785a      	ldrb	r2, [r3, #1]
 8009b86:	4b7f      	ldr	r3, [pc, #508]	; (8009d84 <_ZN9Modbusrtu11dwinDecoderEv+0x284>)
 8009b88:	701a      	strb	r2, [r3, #0]
			Ip_config_Ip[1] = Rx_Dwin_Data_Buff[3];
 8009b8a:	4b7d      	ldr	r3, [pc, #500]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009b8c:	78da      	ldrb	r2, [r3, #3]
 8009b8e:	4b7d      	ldr	r3, [pc, #500]	; (8009d84 <_ZN9Modbusrtu11dwinDecoderEv+0x284>)
 8009b90:	705a      	strb	r2, [r3, #1]
			Ip_config_Ip[2] = Rx_Dwin_Data_Buff[5];
 8009b92:	4b7b      	ldr	r3, [pc, #492]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009b94:	795a      	ldrb	r2, [r3, #5]
 8009b96:	4b7b      	ldr	r3, [pc, #492]	; (8009d84 <_ZN9Modbusrtu11dwinDecoderEv+0x284>)
 8009b98:	709a      	strb	r2, [r3, #2]
			Ip_config_Ip[3] = Rx_Dwin_Data_Buff[7];
 8009b9a:	4b79      	ldr	r3, [pc, #484]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009b9c:	79da      	ldrb	r2, [r3, #7]
 8009b9e:	4b79      	ldr	r3, [pc, #484]	; (8009d84 <_ZN9Modbusrtu11dwinDecoderEv+0x284>)
 8009ba0:	70da      	strb	r2, [r3, #3]
			for(d=0,x=9;d<=3;d++,x=x+2)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2209      	movs	r2, #9
 8009bae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009bb8:	2b03      	cmp	r3, #3
 8009bba:	d821      	bhi.n	8009c00 <_ZN9Modbusrtu11dwinDecoderEv+0x100>
			{
				if(Ip_Config_Subnet[d]!=Rx_Dwin_Data_Buff[x])
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	4b71      	ldr	r3, [pc, #452]	; (8009d8c <_ZN9Modbusrtu11dwinDecoderEv+0x28c>)
 8009bc6:	5c9a      	ldrb	r2, [r3, r2]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009bce:	4619      	mov	r1, r3
 8009bd0:	4b6b      	ldr	r3, [pc, #428]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009bd2:	5c5b      	ldrb	r3, [r3, r1]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d002      	beq.n	8009bde <_ZN9Modbusrtu11dwinDecoderEv+0xde>
				{
					Update_Dwin_Set_Data =1;
 8009bd8:	4b6b      	ldr	r3, [pc, #428]	; (8009d88 <_ZN9Modbusrtu11dwinDecoderEv+0x288>)
 8009bda:	2201      	movs	r2, #1
 8009bdc:	701a      	strb	r2, [r3, #0]
			for(d=0,x=9;d<=3;d++,x=x+2)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009be4:	3301      	adds	r3, #1
 8009be6:	b2da      	uxtb	r2, r3
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009bf4:	3302      	adds	r3, #2
 8009bf6:	b2da      	uxtb	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009bfe:	e7d8      	b.n	8009bb2 <_ZN9Modbusrtu11dwinDecoderEv+0xb2>
				}
			}
			Ip_Config_Subnet[0] = Rx_Dwin_Data_Buff[9];
 8009c00:	4b5f      	ldr	r3, [pc, #380]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c02:	7a5a      	ldrb	r2, [r3, #9]
 8009c04:	4b61      	ldr	r3, [pc, #388]	; (8009d8c <_ZN9Modbusrtu11dwinDecoderEv+0x28c>)
 8009c06:	701a      	strb	r2, [r3, #0]
			Ip_Config_Subnet[1] = Rx_Dwin_Data_Buff[11];
 8009c08:	4b5d      	ldr	r3, [pc, #372]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c0a:	7ada      	ldrb	r2, [r3, #11]
 8009c0c:	4b5f      	ldr	r3, [pc, #380]	; (8009d8c <_ZN9Modbusrtu11dwinDecoderEv+0x28c>)
 8009c0e:	705a      	strb	r2, [r3, #1]
			Ip_Config_Subnet[2] = Rx_Dwin_Data_Buff[13];
 8009c10:	4b5b      	ldr	r3, [pc, #364]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c12:	7b5a      	ldrb	r2, [r3, #13]
 8009c14:	4b5d      	ldr	r3, [pc, #372]	; (8009d8c <_ZN9Modbusrtu11dwinDecoderEv+0x28c>)
 8009c16:	709a      	strb	r2, [r3, #2]
			Ip_Config_Subnet[3] = Rx_Dwin_Data_Buff[15];
 8009c18:	4b59      	ldr	r3, [pc, #356]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c1a:	7bda      	ldrb	r2, [r3, #15]
 8009c1c:	4b5b      	ldr	r3, [pc, #364]	; (8009d8c <_ZN9Modbusrtu11dwinDecoderEv+0x28c>)
 8009c1e:	70da      	strb	r2, [r3, #3]
			for(d=0,x=17;d<=3;d++,x=x+2)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2211      	movs	r2, #17
 8009c2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c36:	2b03      	cmp	r3, #3
 8009c38:	d821      	bhi.n	8009c7e <_ZN9Modbusrtu11dwinDecoderEv+0x17e>
			{
				if(Ip_config_gateway[d]!=Rx_Dwin_Data_Buff[x])
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c40:	461a      	mov	r2, r3
 8009c42:	4b53      	ldr	r3, [pc, #332]	; (8009d90 <_ZN9Modbusrtu11dwinDecoderEv+0x290>)
 8009c44:	5c9a      	ldrb	r2, [r3, r2]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	4b4c      	ldr	r3, [pc, #304]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c50:	5c5b      	ldrb	r3, [r3, r1]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d002      	beq.n	8009c5c <_ZN9Modbusrtu11dwinDecoderEv+0x15c>
				{
					Update_Dwin_Set_Data =1;
 8009c56:	4b4c      	ldr	r3, [pc, #304]	; (8009d88 <_ZN9Modbusrtu11dwinDecoderEv+0x288>)
 8009c58:	2201      	movs	r2, #1
 8009c5a:	701a      	strb	r2, [r3, #0]
			for(d=0,x=17;d<=3;d++,x=x+2)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c62:	3301      	adds	r3, #1
 8009c64:	b2da      	uxtb	r2, r3
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009c72:	3302      	adds	r3, #2
 8009c74:	b2da      	uxtb	r2, r3
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009c7c:	e7d8      	b.n	8009c30 <_ZN9Modbusrtu11dwinDecoderEv+0x130>
				}
			}
			Ip_config_gateway[0] = Rx_Dwin_Data_Buff[17];
 8009c7e:	4b40      	ldr	r3, [pc, #256]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c80:	7c5a      	ldrb	r2, [r3, #17]
 8009c82:	4b43      	ldr	r3, [pc, #268]	; (8009d90 <_ZN9Modbusrtu11dwinDecoderEv+0x290>)
 8009c84:	701a      	strb	r2, [r3, #0]
			Ip_config_gateway[1] = Rx_Dwin_Data_Buff[19];
 8009c86:	4b3e      	ldr	r3, [pc, #248]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c88:	7cda      	ldrb	r2, [r3, #19]
 8009c8a:	4b41      	ldr	r3, [pc, #260]	; (8009d90 <_ZN9Modbusrtu11dwinDecoderEv+0x290>)
 8009c8c:	705a      	strb	r2, [r3, #1]
			Ip_config_gateway[2] = Rx_Dwin_Data_Buff[21];
 8009c8e:	4b3c      	ldr	r3, [pc, #240]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c90:	7d5a      	ldrb	r2, [r3, #21]
 8009c92:	4b3f      	ldr	r3, [pc, #252]	; (8009d90 <_ZN9Modbusrtu11dwinDecoderEv+0x290>)
 8009c94:	709a      	strb	r2, [r3, #2]
			Ip_config_gateway[3] = Rx_Dwin_Data_Buff[23];
 8009c96:	4b3a      	ldr	r3, [pc, #232]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009c98:	7dda      	ldrb	r2, [r3, #23]
 8009c9a:	4b3d      	ldr	r3, [pc, #244]	; (8009d90 <_ZN9Modbusrtu11dwinDecoderEv+0x290>)
 8009c9c:	70da      	strb	r2, [r3, #3]
			for(d=0,x=25;d<=3;d++,x=x+2)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2219      	movs	r2, #25
 8009caa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009cb4:	2b03      	cmp	r3, #3
 8009cb6:	d821      	bhi.n	8009cfc <_ZN9Modbusrtu11dwinDecoderEv+0x1fc>
			{
				if(Ip_config_DNS[d]!=Rx_Dwin_Data_Buff[x])
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	4b34      	ldr	r3, [pc, #208]	; (8009d94 <_ZN9Modbusrtu11dwinDecoderEv+0x294>)
 8009cc2:	5c9a      	ldrb	r2, [r3, r2]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009cca:	4619      	mov	r1, r3
 8009ccc:	4b2c      	ldr	r3, [pc, #176]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009cce:	5c5b      	ldrb	r3, [r3, r1]
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d002      	beq.n	8009cda <_ZN9Modbusrtu11dwinDecoderEv+0x1da>
				{
					Update_Dwin_Set_Data =1;
 8009cd4:	4b2c      	ldr	r3, [pc, #176]	; (8009d88 <_ZN9Modbusrtu11dwinDecoderEv+0x288>)
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	701a      	strb	r2, [r3, #0]
			for(d=0,x=25;d<=3;d++,x=x+2)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	b2da      	uxtb	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009cf0:	3302      	adds	r3, #2
 8009cf2:	b2da      	uxtb	r2, r3
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009cfa:	e7d8      	b.n	8009cae <_ZN9Modbusrtu11dwinDecoderEv+0x1ae>
				}
			}
			Ip_config_DNS[0] = Rx_Dwin_Data_Buff[25];
 8009cfc:	4b20      	ldr	r3, [pc, #128]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009cfe:	7e5a      	ldrb	r2, [r3, #25]
 8009d00:	4b24      	ldr	r3, [pc, #144]	; (8009d94 <_ZN9Modbusrtu11dwinDecoderEv+0x294>)
 8009d02:	701a      	strb	r2, [r3, #0]
			Ip_config_DNS[1] = Rx_Dwin_Data_Buff[27];
 8009d04:	4b1e      	ldr	r3, [pc, #120]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009d06:	7eda      	ldrb	r2, [r3, #27]
 8009d08:	4b22      	ldr	r3, [pc, #136]	; (8009d94 <_ZN9Modbusrtu11dwinDecoderEv+0x294>)
 8009d0a:	705a      	strb	r2, [r3, #1]
			Ip_config_DNS[2] = Rx_Dwin_Data_Buff[29];
 8009d0c:	4b1c      	ldr	r3, [pc, #112]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009d0e:	7f5a      	ldrb	r2, [r3, #29]
 8009d10:	4b20      	ldr	r3, [pc, #128]	; (8009d94 <_ZN9Modbusrtu11dwinDecoderEv+0x294>)
 8009d12:	709a      	strb	r2, [r3, #2]
			Ip_config_DNS[3] = Rx_Dwin_Data_Buff[31];
 8009d14:	4b1a      	ldr	r3, [pc, #104]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009d16:	7fda      	ldrb	r2, [r3, #31]
 8009d18:	4b1e      	ldr	r3, [pc, #120]	; (8009d94 <_ZN9Modbusrtu11dwinDecoderEv+0x294>)
 8009d1a:	70da      	strb	r2, [r3, #3]
			for(d=0,x=33;d<=3;d++,x=x+2)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2221      	movs	r2, #33	; 0x21
 8009d28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009d32:	2b03      	cmp	r3, #3
 8009d34:	d832      	bhi.n	8009d9c <_ZN9Modbusrtu11dwinDecoderEv+0x29c>
			{
				if(Ip_config_Server[d]!=Rx_Dwin_Data_Buff[x])
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4b16      	ldr	r3, [pc, #88]	; (8009d98 <_ZN9Modbusrtu11dwinDecoderEv+0x298>)
 8009d40:	5c9a      	ldrb	r2, [r3, r2]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009d48:	4619      	mov	r1, r3
 8009d4a:	4b0d      	ldr	r3, [pc, #52]	; (8009d80 <_ZN9Modbusrtu11dwinDecoderEv+0x280>)
 8009d4c:	5c5b      	ldrb	r3, [r3, r1]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d002      	beq.n	8009d58 <_ZN9Modbusrtu11dwinDecoderEv+0x258>
				{
					Update_Dwin_Set_Data =1;
 8009d52:	4b0d      	ldr	r3, [pc, #52]	; (8009d88 <_ZN9Modbusrtu11dwinDecoderEv+0x288>)
 8009d54:	2201      	movs	r2, #1
 8009d56:	701a      	strb	r2, [r3, #0]
			for(d=0,x=33;d<=3;d++,x=x+2)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009d5e:	3301      	adds	r3, #1
 8009d60:	b2da      	uxtb	r2, r3
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009d6e:	3302      	adds	r3, #2
 8009d70:	b2da      	uxtb	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8009d78:	e7d8      	b.n	8009d2c <_ZN9Modbusrtu11dwinDecoderEv+0x22c>
 8009d7a:	bf00      	nop
 8009d7c:	2000012d 	.word	0x2000012d
 8009d80:	200000f8 	.word	0x200000f8
 8009d84:	200054f4 	.word	0x200054f4
 8009d88:	20005508 	.word	0x20005508
 8009d8c:	200054f8 	.word	0x200054f8
 8009d90:	200054fc 	.word	0x200054fc
 8009d94:	20005500 	.word	0x20005500
 8009d98:	20005504 	.word	0x20005504
				}
			}
			Ip_config_Server[0] = Rx_Dwin_Data_Buff[33];
 8009d9c:	4b23      	ldr	r3, [pc, #140]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009d9e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8009da2:	4b23      	ldr	r3, [pc, #140]	; (8009e30 <_ZN9Modbusrtu11dwinDecoderEv+0x330>)
 8009da4:	701a      	strb	r2, [r3, #0]
			Ip_config_Server[1] = Rx_Dwin_Data_Buff[35];
 8009da6:	4b21      	ldr	r3, [pc, #132]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009da8:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8009dac:	4b20      	ldr	r3, [pc, #128]	; (8009e30 <_ZN9Modbusrtu11dwinDecoderEv+0x330>)
 8009dae:	705a      	strb	r2, [r3, #1]
			Ip_config_Server[2] = Rx_Dwin_Data_Buff[37];
 8009db0:	4b1e      	ldr	r3, [pc, #120]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009db2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8009db6:	4b1e      	ldr	r3, [pc, #120]	; (8009e30 <_ZN9Modbusrtu11dwinDecoderEv+0x330>)
 8009db8:	709a      	strb	r2, [r3, #2]
			Ip_config_Server[3] = Rx_Dwin_Data_Buff[39];
 8009dba:	4b1c      	ldr	r3, [pc, #112]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009dbc:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8009dc0:	4b1b      	ldr	r3, [pc, #108]	; (8009e30 <_ZN9Modbusrtu11dwinDecoderEv+0x330>)
 8009dc2:	70da      	strb	r2, [r3, #3]
			Ip_config_Server_Port_K1 = ((Rx_Dwin_Data_Buff[40]<<8)|(Rx_Dwin_Data_Buff[41]));
 8009dc4:	4b19      	ldr	r3, [pc, #100]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009dc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dca:	021b      	lsls	r3, r3, #8
 8009dcc:	b21a      	sxth	r2, r3
 8009dce:	4b17      	ldr	r3, [pc, #92]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009dd0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8009dd4:	b21b      	sxth	r3, r3
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	b21b      	sxth	r3, r3
 8009dda:	b29a      	uxth	r2, r3
 8009ddc:	4b15      	ldr	r3, [pc, #84]	; (8009e34 <_ZN9Modbusrtu11dwinDecoderEv+0x334>)
 8009dde:	801a      	strh	r2, [r3, #0]
			if(Ip_config_Server_Port != Ip_config_Server_Port_K1)
 8009de0:	4b15      	ldr	r3, [pc, #84]	; (8009e38 <_ZN9Modbusrtu11dwinDecoderEv+0x338>)
 8009de2:	881a      	ldrh	r2, [r3, #0]
 8009de4:	4b13      	ldr	r3, [pc, #76]	; (8009e34 <_ZN9Modbusrtu11dwinDecoderEv+0x334>)
 8009de6:	881b      	ldrh	r3, [r3, #0]
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d006      	beq.n	8009dfa <_ZN9Modbusrtu11dwinDecoderEv+0x2fa>
			{
				Ip_config_Server_Port = Ip_config_Server_Port_K1;
 8009dec:	4b11      	ldr	r3, [pc, #68]	; (8009e34 <_ZN9Modbusrtu11dwinDecoderEv+0x334>)
 8009dee:	881a      	ldrh	r2, [r3, #0]
 8009df0:	4b11      	ldr	r3, [pc, #68]	; (8009e38 <_ZN9Modbusrtu11dwinDecoderEv+0x338>)
 8009df2:	801a      	strh	r2, [r3, #0]
				Update_Dwin_Set_Data =1;
 8009df4:	4b11      	ldr	r3, [pc, #68]	; (8009e3c <_ZN9Modbusrtu11dwinDecoderEv+0x33c>)
 8009df6:	2201      	movs	r2, #1
 8009df8:	701a      	strb	r2, [r3, #0]
			}
			No_Of_Meter_K1 		= Rx_Dwin_Data_Buff[43];
 8009dfa:	4b0c      	ldr	r3, [pc, #48]	; (8009e2c <_ZN9Modbusrtu11dwinDecoderEv+0x32c>)
 8009dfc:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8009e00:	4b0f      	ldr	r3, [pc, #60]	; (8009e40 <_ZN9Modbusrtu11dwinDecoderEv+0x340>)
 8009e02:	701a      	strb	r2, [r3, #0]
			if(No_Of_Meter != No_Of_Meter_K1)
 8009e04:	4b0f      	ldr	r3, [pc, #60]	; (8009e44 <_ZN9Modbusrtu11dwinDecoderEv+0x344>)
 8009e06:	781a      	ldrb	r2, [r3, #0]
 8009e08:	4b0d      	ldr	r3, [pc, #52]	; (8009e40 <_ZN9Modbusrtu11dwinDecoderEv+0x340>)
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d008      	beq.n	8009e22 <_ZN9Modbusrtu11dwinDecoderEv+0x322>
			{
				No_Of_Meter 		= No_Of_Meter_K1;
 8009e10:	4b0b      	ldr	r3, [pc, #44]	; (8009e40 <_ZN9Modbusrtu11dwinDecoderEv+0x340>)
 8009e12:	781a      	ldrb	r2, [r3, #0]
 8009e14:	4b0b      	ldr	r3, [pc, #44]	; (8009e44 <_ZN9Modbusrtu11dwinDecoderEv+0x344>)
 8009e16:	701a      	strb	r2, [r3, #0]
				Update_Dwin_Set_Data =1;
 8009e18:	4b08      	ldr	r3, [pc, #32]	; (8009e3c <_ZN9Modbusrtu11dwinDecoderEv+0x33c>)
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	701a      	strb	r2, [r3, #0]
 8009e1e:	e000      	b.n	8009e22 <_ZN9Modbusrtu11dwinDecoderEv+0x322>
	if(Rx_Dwin_Complete == 0){return;}
 8009e20:	bf00      	nop
			}
		}
}
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr
 8009e2c:	200000f8 	.word	0x200000f8
 8009e30:	20005504 	.word	0x20005504
 8009e34:	2000550e 	.word	0x2000550e
 8009e38:	2000550a 	.word	0x2000550a
 8009e3c:	20005508 	.word	0x20005508
 8009e40:	20005510 	.word	0x20005510
 8009e44:	2000550c 	.word	0x2000550c

08009e48 <_ZN14OfflineStorageC1Ev>:
extern uint8_t No_Of_Meter;
extern uint16_t Ip_config_Server_Port_K1;
extern uint8_t No_Of_Meter_K1;


OfflineStorage::OfflineStorage() {
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	4a04      	ldr	r2, [pc, #16]	; (8009e64 <_ZN14OfflineStorageC1Ev+0x1c>)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	4618      	mov	r0, r3
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr
 8009e64:	0801098c 	.word	0x0801098c

08009e68 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	4a04      	ldr	r2, [pc, #16]	; (8009e84 <_ZN14OfflineStorageD1Ev+0x1c>)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	4618      	mov	r0, r3
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr
 8009e84:	0801098c 	.word	0x0801098c

08009e88 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
}
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f7ff ffe9 	bl	8009e68 <_ZN14OfflineStorageD1Ev>
 8009e96:	2140      	movs	r1, #64	; 0x40
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f004 ffc6 	bl	800ee2a <_ZdlPvj>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3708      	adds	r7, #8
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
	m_writesetdata();
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 f805 	bl	8009ec0 <_ZN14OfflineStorage14m_writesetdataEv>

}
 8009eb6:	bf00      	nop
 8009eb8:	3708      	adds	r7, #8
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
	...

08009ec0 <_ZN14OfflineStorage14m_writesetdataEv>:

void OfflineStorage::m_writesetdata(){
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b082      	sub	sp, #8
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
		if(Update_Dwin_Set_Data)
 8009ec8:	4b3a      	ldr	r3, [pc, #232]	; (8009fb4 <_ZN14OfflineStorage14m_writesetdataEv+0xf4>)
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d06c      	beq.n	8009faa <_ZN14OfflineStorage14m_writesetdataEv+0xea>
		{
			Update_Dwin_Set_Data=0;
 8009ed0:	4b38      	ldr	r3, [pc, #224]	; (8009fb4 <_ZN14OfflineStorage14m_writesetdataEv+0xf4>)
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	701a      	strb	r2, [r3, #0]
			W25qxx_EraseSector(100);
 8009ed6:	2064      	movs	r0, #100	; 0x64
 8009ed8:	f7f7 fdfc 	bl	8001ad4 <W25qxx_EraseSector>
			m_writeDwinBuf[0] = Ip_config_Ip[0];
 8009edc:	4b36      	ldr	r3, [pc, #216]	; (8009fb8 <_ZN14OfflineStorage14m_writesetdataEv+0xf8>)
 8009ede:	781a      	ldrb	r2, [r3, #0]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	711a      	strb	r2, [r3, #4]
			m_writeDwinBuf[1] = Ip_config_Ip[1];
 8009ee4:	4b34      	ldr	r3, [pc, #208]	; (8009fb8 <_ZN14OfflineStorage14m_writesetdataEv+0xf8>)
 8009ee6:	785a      	ldrb	r2, [r3, #1]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	715a      	strb	r2, [r3, #5]
			m_writeDwinBuf[2] = Ip_config_Ip[2];
 8009eec:	4b32      	ldr	r3, [pc, #200]	; (8009fb8 <_ZN14OfflineStorage14m_writesetdataEv+0xf8>)
 8009eee:	789a      	ldrb	r2, [r3, #2]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	719a      	strb	r2, [r3, #6]
			m_writeDwinBuf[3] = Ip_config_Ip[3];
 8009ef4:	4b30      	ldr	r3, [pc, #192]	; (8009fb8 <_ZN14OfflineStorage14m_writesetdataEv+0xf8>)
 8009ef6:	78da      	ldrb	r2, [r3, #3]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	71da      	strb	r2, [r3, #7]

			m_writeDwinBuf[4] = Ip_Config_Subnet[0];
 8009efc:	4b2f      	ldr	r3, [pc, #188]	; (8009fbc <_ZN14OfflineStorage14m_writesetdataEv+0xfc>)
 8009efe:	781a      	ldrb	r2, [r3, #0]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	721a      	strb	r2, [r3, #8]
			m_writeDwinBuf[5] = Ip_Config_Subnet[1];
 8009f04:	4b2d      	ldr	r3, [pc, #180]	; (8009fbc <_ZN14OfflineStorage14m_writesetdataEv+0xfc>)
 8009f06:	785a      	ldrb	r2, [r3, #1]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	725a      	strb	r2, [r3, #9]
			m_writeDwinBuf[6] = Ip_Config_Subnet[2];
 8009f0c:	4b2b      	ldr	r3, [pc, #172]	; (8009fbc <_ZN14OfflineStorage14m_writesetdataEv+0xfc>)
 8009f0e:	789a      	ldrb	r2, [r3, #2]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	729a      	strb	r2, [r3, #10]
			m_writeDwinBuf[7] = Ip_Config_Subnet[3];
 8009f14:	4b29      	ldr	r3, [pc, #164]	; (8009fbc <_ZN14OfflineStorage14m_writesetdataEv+0xfc>)
 8009f16:	78da      	ldrb	r2, [r3, #3]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	72da      	strb	r2, [r3, #11]

			m_writeDwinBuf[8] = Ip_config_gateway[0];
 8009f1c:	4b28      	ldr	r3, [pc, #160]	; (8009fc0 <_ZN14OfflineStorage14m_writesetdataEv+0x100>)
 8009f1e:	781a      	ldrb	r2, [r3, #0]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	731a      	strb	r2, [r3, #12]
			m_writeDwinBuf[9] = Ip_config_gateway[1];
 8009f24:	4b26      	ldr	r3, [pc, #152]	; (8009fc0 <_ZN14OfflineStorage14m_writesetdataEv+0x100>)
 8009f26:	785a      	ldrb	r2, [r3, #1]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	735a      	strb	r2, [r3, #13]
			m_writeDwinBuf[10] = Ip_config_gateway[2];
 8009f2c:	4b24      	ldr	r3, [pc, #144]	; (8009fc0 <_ZN14OfflineStorage14m_writesetdataEv+0x100>)
 8009f2e:	789a      	ldrb	r2, [r3, #2]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	739a      	strb	r2, [r3, #14]
			m_writeDwinBuf[11] = Ip_config_gateway[3];
 8009f34:	4b22      	ldr	r3, [pc, #136]	; (8009fc0 <_ZN14OfflineStorage14m_writesetdataEv+0x100>)
 8009f36:	78da      	ldrb	r2, [r3, #3]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	73da      	strb	r2, [r3, #15]

			m_writeDwinBuf[12] = Ip_config_DNS[0];
 8009f3c:	4b21      	ldr	r3, [pc, #132]	; (8009fc4 <_ZN14OfflineStorage14m_writesetdataEv+0x104>)
 8009f3e:	781a      	ldrb	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	741a      	strb	r2, [r3, #16]
			m_writeDwinBuf[13] = Ip_config_DNS[1];
 8009f44:	4b1f      	ldr	r3, [pc, #124]	; (8009fc4 <_ZN14OfflineStorage14m_writesetdataEv+0x104>)
 8009f46:	785a      	ldrb	r2, [r3, #1]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	745a      	strb	r2, [r3, #17]
			m_writeDwinBuf[14] = Ip_config_DNS[2];
 8009f4c:	4b1d      	ldr	r3, [pc, #116]	; (8009fc4 <_ZN14OfflineStorage14m_writesetdataEv+0x104>)
 8009f4e:	789a      	ldrb	r2, [r3, #2]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	749a      	strb	r2, [r3, #18]
			m_writeDwinBuf[15] = Ip_config_DNS[3];
 8009f54:	4b1b      	ldr	r3, [pc, #108]	; (8009fc4 <_ZN14OfflineStorage14m_writesetdataEv+0x104>)
 8009f56:	78da      	ldrb	r2, [r3, #3]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	74da      	strb	r2, [r3, #19]

			m_writeDwinBuf[16] = Ip_config_Server[0];
 8009f5c:	4b1a      	ldr	r3, [pc, #104]	; (8009fc8 <_ZN14OfflineStorage14m_writesetdataEv+0x108>)
 8009f5e:	781a      	ldrb	r2, [r3, #0]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	751a      	strb	r2, [r3, #20]
			m_writeDwinBuf[17] = Ip_config_Server[1];
 8009f64:	4b18      	ldr	r3, [pc, #96]	; (8009fc8 <_ZN14OfflineStorage14m_writesetdataEv+0x108>)
 8009f66:	785a      	ldrb	r2, [r3, #1]
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	755a      	strb	r2, [r3, #21]
			m_writeDwinBuf[18] = Ip_config_Server[2];
 8009f6c:	4b16      	ldr	r3, [pc, #88]	; (8009fc8 <_ZN14OfflineStorage14m_writesetdataEv+0x108>)
 8009f6e:	789a      	ldrb	r2, [r3, #2]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	759a      	strb	r2, [r3, #22]
			m_writeDwinBuf[19] = Ip_config_Server[3];
 8009f74:	4b14      	ldr	r3, [pc, #80]	; (8009fc8 <_ZN14OfflineStorage14m_writesetdataEv+0x108>)
 8009f76:	78da      	ldrb	r2, [r3, #3]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	75da      	strb	r2, [r3, #23]

			m_writeDwinBuf[20] = (unsigned char)(Ip_config_Server_Port>>8)&0x00ff;
 8009f7c:	4b13      	ldr	r3, [pc, #76]	; (8009fcc <_ZN14OfflineStorage14m_writesetdataEv+0x10c>)
 8009f7e:	881b      	ldrh	r3, [r3, #0]
 8009f80:	0a1b      	lsrs	r3, r3, #8
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	b2da      	uxtb	r2, r3
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	761a      	strb	r2, [r3, #24]
			m_writeDwinBuf[21] = (unsigned char)(Ip_config_Server_Port)&0x00ff;
 8009f8a:	4b10      	ldr	r3, [pc, #64]	; (8009fcc <_ZN14OfflineStorage14m_writesetdataEv+0x10c>)
 8009f8c:	881b      	ldrh	r3, [r3, #0]
 8009f8e:	b2da      	uxtb	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	765a      	strb	r2, [r3, #25]

			m_writeDwinBuf[22] = No_Of_Meter;
 8009f94:	4b0e      	ldr	r3, [pc, #56]	; (8009fd0 <_ZN14OfflineStorage14m_writesetdataEv+0x110>)
 8009f96:	781a      	ldrb	r2, [r3, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	769a      	strb	r2, [r3, #26]
			W25qxx_WriteSector(m_writeDwinBuf,100,0,23);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	1d18      	adds	r0, r3, #4
 8009fa0:	2317      	movs	r3, #23
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	2164      	movs	r1, #100	; 0x64
 8009fa6:	f7f7 fe87 	bl	8001cb8 <W25qxx_WriteSector>
		}
}
 8009faa:	bf00      	nop
 8009fac:	3708      	adds	r7, #8
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20005508 	.word	0x20005508
 8009fb8:	200054f4 	.word	0x200054f4
 8009fbc:	200054f8 	.word	0x200054f8
 8009fc0:	200054fc 	.word	0x200054fc
 8009fc4:	20005500 	.word	0x20005500
 8009fc8:	20005504 	.word	0x20005504
 8009fcc:	2000550a 	.word	0x2000550a
 8009fd0:	2000550c 	.word	0x2000550c

08009fd4 <_ZN14OfflineStorage13m_readsetdataEv>:


void OfflineStorage::m_readsetdata(){
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b082      	sub	sp, #8
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(m_readFlashBuf,100,0,23);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f103 0022 	add.w	r0, r3, #34	; 0x22
 8009fe2:	2317      	movs	r3, #23
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	2164      	movs	r1, #100	; 0x64
 8009fe8:	f7f7 ff46 	bl	8001e78 <W25qxx_ReadSector>

		 Ip_config_Ip[0] = m_readFlashBuf[0];
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8009ff2:	4b40      	ldr	r3, [pc, #256]	; (800a0f4 <_ZN14OfflineStorage13m_readsetdataEv+0x120>)
 8009ff4:	701a      	strb	r2, [r3, #0]
		 Ip_config_Ip[1] = m_readFlashBuf[1];
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8009ffc:	4b3d      	ldr	r3, [pc, #244]	; (800a0f4 <_ZN14OfflineStorage13m_readsetdataEv+0x120>)
 8009ffe:	705a      	strb	r2, [r3, #1]
		 Ip_config_Ip[2] = m_readFlashBuf[2];
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a006:	4b3b      	ldr	r3, [pc, #236]	; (800a0f4 <_ZN14OfflineStorage13m_readsetdataEv+0x120>)
 800a008:	709a      	strb	r2, [r3, #2]
		 Ip_config_Ip[3] = m_readFlashBuf[3];
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800a010:	4b38      	ldr	r3, [pc, #224]	; (800a0f4 <_ZN14OfflineStorage13m_readsetdataEv+0x120>)
 800a012:	70da      	strb	r2, [r3, #3]

		 Ip_Config_Subnet[0]= m_readFlashBuf[4];
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800a01a:	4b37      	ldr	r3, [pc, #220]	; (800a0f8 <_ZN14OfflineStorage13m_readsetdataEv+0x124>)
 800a01c:	701a      	strb	r2, [r3, #0]
		 Ip_Config_Subnet[1]= m_readFlashBuf[5];
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800a024:	4b34      	ldr	r3, [pc, #208]	; (800a0f8 <_ZN14OfflineStorage13m_readsetdataEv+0x124>)
 800a026:	705a      	strb	r2, [r3, #1]
		 Ip_Config_Subnet[2]= m_readFlashBuf[6];
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800a02e:	4b32      	ldr	r3, [pc, #200]	; (800a0f8 <_ZN14OfflineStorage13m_readsetdataEv+0x124>)
 800a030:	709a      	strb	r2, [r3, #2]
		 Ip_Config_Subnet[3]= m_readFlashBuf[7];
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800a038:	4b2f      	ldr	r3, [pc, #188]	; (800a0f8 <_ZN14OfflineStorage13m_readsetdataEv+0x124>)
 800a03a:	70da      	strb	r2, [r3, #3]

		 Ip_config_gateway[0] = m_readFlashBuf[8];
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800a042:	4b2e      	ldr	r3, [pc, #184]	; (800a0fc <_ZN14OfflineStorage13m_readsetdataEv+0x128>)
 800a044:	701a      	strb	r2, [r3, #0]
		 Ip_config_gateway[1] = m_readFlashBuf[9];
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800a04c:	4b2b      	ldr	r3, [pc, #172]	; (800a0fc <_ZN14OfflineStorage13m_readsetdataEv+0x128>)
 800a04e:	705a      	strb	r2, [r3, #1]
		 Ip_config_gateway[2] = m_readFlashBuf[10];
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800a056:	4b29      	ldr	r3, [pc, #164]	; (800a0fc <_ZN14OfflineStorage13m_readsetdataEv+0x128>)
 800a058:	709a      	strb	r2, [r3, #2]
		 Ip_config_gateway[3] = m_readFlashBuf[11];
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800a060:	4b26      	ldr	r3, [pc, #152]	; (800a0fc <_ZN14OfflineStorage13m_readsetdataEv+0x128>)
 800a062:	70da      	strb	r2, [r3, #3]

		 Ip_config_DNS[0] = m_readFlashBuf[12];
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800a06a:	4b25      	ldr	r3, [pc, #148]	; (800a100 <_ZN14OfflineStorage13m_readsetdataEv+0x12c>)
 800a06c:	701a      	strb	r2, [r3, #0]
		 Ip_config_DNS[1] = m_readFlashBuf[13];
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800a074:	4b22      	ldr	r3, [pc, #136]	; (800a100 <_ZN14OfflineStorage13m_readsetdataEv+0x12c>)
 800a076:	705a      	strb	r2, [r3, #1]
		 Ip_config_DNS[2] = m_readFlashBuf[14];
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a07e:	4b20      	ldr	r3, [pc, #128]	; (800a100 <_ZN14OfflineStorage13m_readsetdataEv+0x12c>)
 800a080:	709a      	strb	r2, [r3, #2]
		 Ip_config_DNS[3] = m_readFlashBuf[15];
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800a088:	4b1d      	ldr	r3, [pc, #116]	; (800a100 <_ZN14OfflineStorage13m_readsetdataEv+0x12c>)
 800a08a:	70da      	strb	r2, [r3, #3]

		 Ip_config_Server[0] = m_readFlashBuf[16];
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800a092:	4b1c      	ldr	r3, [pc, #112]	; (800a104 <_ZN14OfflineStorage13m_readsetdataEv+0x130>)
 800a094:	701a      	strb	r2, [r3, #0]
		 Ip_config_Server[1] = m_readFlashBuf[17];
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 800a09c:	4b19      	ldr	r3, [pc, #100]	; (800a104 <_ZN14OfflineStorage13m_readsetdataEv+0x130>)
 800a09e:	705a      	strb	r2, [r3, #1]
		 Ip_config_Server[2] = m_readFlashBuf[18];
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800a0a6:	4b17      	ldr	r3, [pc, #92]	; (800a104 <_ZN14OfflineStorage13m_readsetdataEv+0x130>)
 800a0a8:	709a      	strb	r2, [r3, #2]
		 Ip_config_Server[3] = m_readFlashBuf[19];
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800a0b0:	4b14      	ldr	r3, [pc, #80]	; (800a104 <_ZN14OfflineStorage13m_readsetdataEv+0x130>)
 800a0b2:	70da      	strb	r2, [r3, #3]

		 Ip_config_Server_Port 		= ((m_readFlashBuf[20]<<8)|(m_readFlashBuf[21]));
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a0ba:	021b      	lsls	r3, r3, #8
 800a0bc:	b21a      	sxth	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800a0c4:	b21b      	sxth	r3, r3
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	b21b      	sxth	r3, r3
 800a0ca:	b29a      	uxth	r2, r3
 800a0cc:	4b0e      	ldr	r3, [pc, #56]	; (800a108 <_ZN14OfflineStorage13m_readsetdataEv+0x134>)
 800a0ce:	801a      	strh	r2, [r3, #0]
		 Ip_config_Server_Port_K1 	= Ip_config_Server_Port;
 800a0d0:	4b0d      	ldr	r3, [pc, #52]	; (800a108 <_ZN14OfflineStorage13m_readsetdataEv+0x134>)
 800a0d2:	881a      	ldrh	r2, [r3, #0]
 800a0d4:	4b0d      	ldr	r3, [pc, #52]	; (800a10c <_ZN14OfflineStorage13m_readsetdataEv+0x138>)
 800a0d6:	801a      	strh	r2, [r3, #0]
		 No_Of_Meter 				= m_readFlashBuf[22];
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800a0de:	4b0c      	ldr	r3, [pc, #48]	; (800a110 <_ZN14OfflineStorage13m_readsetdataEv+0x13c>)
 800a0e0:	701a      	strb	r2, [r3, #0]
		 No_Of_Meter_K1 			= No_Of_Meter;
 800a0e2:	4b0b      	ldr	r3, [pc, #44]	; (800a110 <_ZN14OfflineStorage13m_readsetdataEv+0x13c>)
 800a0e4:	781a      	ldrb	r2, [r3, #0]
 800a0e6:	4b0b      	ldr	r3, [pc, #44]	; (800a114 <_ZN14OfflineStorage13m_readsetdataEv+0x140>)
 800a0e8:	701a      	strb	r2, [r3, #0]
}
 800a0ea:	bf00      	nop
 800a0ec:	3708      	adds	r7, #8
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	200054f4 	.word	0x200054f4
 800a0f8:	200054f8 	.word	0x200054f8
 800a0fc:	200054fc 	.word	0x200054fc
 800a100:	20005500 	.word	0x20005500
 800a104:	20005504 	.word	0x20005504
 800a108:	2000550a 	.word	0x2000550a
 800a10c:	2000550e 	.word	0x2000550e
 800a110:	2000550c 	.word	0x2000550c
 800a114:	20005510 	.word	0x20005510

0800a118 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b082      	sub	sp, #8
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
	m_readsetdata();
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f7ff ff57 	bl	8009fd4 <_ZN14OfflineStorage13m_readsetdataEv>
}
 800a126:	bf00      	nop
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
	...

0800a130 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 800a130:	b580      	push	{r7, lr}
 800a132:	f5ad 5db6 	sub.w	sp, sp, #5824	; 0x16c0
 800a136:	af00      	add	r7, sp, #0
	GLCD glcd;
 800a138:	f607 43bc 	addw	r3, r7, #3260	; 0xcbc
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7fa fffb 	bl	8005138 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 800a142:	f607 2394 	addw	r3, r7, #2708	; 0xa94
 800a146:	4618      	mov	r0, r3
 800a148:	f7ff fac0 	bl	80096cc <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 800a14c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a150:	3b18      	subs	r3, #24
 800a152:	4618      	mov	r0, r3
 800a154:	f7fa ff32 	bl	8004fbc <_ZN14DisplayRoutineC1Ev>
	Powermeter powermeterInst;
 800a158:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fa fecd 	bl	8004efc <_ZN10PowermeterC1Ev>
	OfflineStorage offlineStorageInst;
 800a162:	463b      	mov	r3, r7
 800a164:	4618      	mov	r0, r3
 800a166:	f7ff fe6f 	bl	8009e48 <_ZN14OfflineStorageC1Ev>
//	ESP8266 esp8266Inst;
//	SHIFT shiftInst;
	offlineStorageInst.ReadOfflinedataInit();
 800a16a:	463b      	mov	r3, r7
 800a16c:	4618      	mov	r0, r3
 800a16e:	f7ff ffd3 	bl	800a118 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	displayRoutineInst.Init();
 800a172:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a176:	3b18      	subs	r3, #24
 800a178:	4618      	mov	r0, r3
 800a17a:	f7fa ffa6 	bl	80050ca <_ZN14DisplayRoutine4InitEv>
	wiz5500Init();
 800a17e:	f7f9 fcab 	bl	8003ad8 <wiz5500Init>
	TxSeqComplete=1;
 800a182:	4b17      	ldr	r3, [pc, #92]	; (800a1e0 <cppMain+0xb0>)
 800a184:	2201      	movs	r2, #1
 800a186:	701a      	strb	r2, [r3, #0]

	while(1)
	{
		if(Flag1MS)
 800a188:	4b16      	ldr	r3, [pc, #88]	; (800a1e4 <cppMain+0xb4>)
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d002      	beq.n	800a196 <cppMain+0x66>
		{
			Flag1MS=0;
 800a190:	4b14      	ldr	r3, [pc, #80]	; (800a1e4 <cppMain+0xb4>)
 800a192:	2200      	movs	r2, #0
 800a194:	701a      	strb	r2, [r3, #0]
		}
		if(Flag100milliSeconds)
 800a196:	4b14      	ldr	r3, [pc, #80]	; (800a1e8 <cppMain+0xb8>)
 800a198:	781b      	ldrb	r3, [r3, #0]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d010      	beq.n	800a1c0 <cppMain+0x90>
		{
			Flag100milliSeconds=0;
 800a19e:	4b12      	ldr	r3, [pc, #72]	; (800a1e8 <cppMain+0xb8>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 800a1a4:	463b      	mov	r3, r7
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7ff fe7e 	bl	8009ea8 <_ZN14OfflineStorage3runEv>
			ModbusInst.ModbusReadTransaction();
 800a1ac:	f607 2394 	addw	r3, r7, #2708	; 0xa94
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f7ff fad7 	bl	8009764 <_ZN9Modbusrtu21ModbusReadTransactionEv>
			ModbusInst.dwinDecoder();
 800a1b6:	f607 2394 	addw	r3, r7, #2708	; 0xa94
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7ff fca0 	bl	8009b00 <_ZN9Modbusrtu11dwinDecoderEv>
		}
		if(Flag1Second)
 800a1c0:	4b0a      	ldr	r3, [pc, #40]	; (800a1ec <cppMain+0xbc>)
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d0df      	beq.n	800a188 <cppMain+0x58>
		{
			Flag1Second=0;
 800a1c8:	4b08      	ldr	r3, [pc, #32]	; (800a1ec <cppMain+0xbc>)
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	701a      	strb	r2, [r3, #0]
			ModbusInst.dwinFrame();
 800a1ce:	f607 2394 	addw	r3, r7, #2708	; 0xa94
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f7ff fbea 	bl	80099ac <_ZN9Modbusrtu9dwinFrameEv>
			ethernetHTTPRoutine();
 800a1d8:	f7f9 fd44 	bl	8003c64 <ethernetHTTPRoutine>
		if(Flag1MS)
 800a1dc:	e7d4      	b.n	800a188 <cppMain+0x58>
 800a1de:	bf00      	nop
 800a1e0:	200054ed 	.word	0x200054ed
 800a1e4:	2000012e 	.word	0x2000012e
 800a1e8:	20000130 	.word	0x20000130
 800a1ec:	2000012f 	.word	0x2000012f

0800a1f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a1fa:	2003      	movs	r0, #3
 800a1fc:	f000 f960 	bl	800a4c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a200:	200f      	movs	r0, #15
 800a202:	f000 f80d 	bl	800a220 <HAL_InitTick>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d002      	beq.n	800a212 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	71fb      	strb	r3, [r7, #7]
 800a210:	e001      	b.n	800a216 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a212:	f7f6 ff0b 	bl	800102c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a216:	79fb      	ldrb	r3, [r7, #7]
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3708      	adds	r7, #8
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a228:	2300      	movs	r3, #0
 800a22a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800a22c:	4b17      	ldr	r3, [pc, #92]	; (800a28c <HAL_InitTick+0x6c>)
 800a22e:	781b      	ldrb	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d023      	beq.n	800a27c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800a234:	4b16      	ldr	r3, [pc, #88]	; (800a290 <HAL_InitTick+0x70>)
 800a236:	681a      	ldr	r2, [r3, #0]
 800a238:	4b14      	ldr	r3, [pc, #80]	; (800a28c <HAL_InitTick+0x6c>)
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	4619      	mov	r1, r3
 800a23e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a242:	fbb3 f3f1 	udiv	r3, r3, r1
 800a246:	fbb2 f3f3 	udiv	r3, r2, r3
 800a24a:	4618      	mov	r0, r3
 800a24c:	f000 f96d 	bl	800a52a <HAL_SYSTICK_Config>
 800a250:	4603      	mov	r3, r0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d10f      	bne.n	800a276 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2b0f      	cmp	r3, #15
 800a25a:	d809      	bhi.n	800a270 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a25c:	2200      	movs	r2, #0
 800a25e:	6879      	ldr	r1, [r7, #4]
 800a260:	f04f 30ff 	mov.w	r0, #4294967295
 800a264:	f000 f937 	bl	800a4d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a268:	4a0a      	ldr	r2, [pc, #40]	; (800a294 <HAL_InitTick+0x74>)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6013      	str	r3, [r2, #0]
 800a26e:	e007      	b.n	800a280 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800a270:	2301      	movs	r3, #1
 800a272:	73fb      	strb	r3, [r7, #15]
 800a274:	e004      	b.n	800a280 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a276:	2301      	movs	r3, #1
 800a278:	73fb      	strb	r3, [r7, #15]
 800a27a:	e001      	b.n	800a280 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a280:	7bfb      	ldrb	r3, [r7, #15]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	20000074 	.word	0x20000074
 800a290:	20000000 	.word	0x20000000
 800a294:	20000070 	.word	0x20000070

0800a298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a298:	b480      	push	{r7}
 800a29a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a29c:	4b06      	ldr	r3, [pc, #24]	; (800a2b8 <HAL_IncTick+0x20>)
 800a29e:	781b      	ldrb	r3, [r3, #0]
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	4b06      	ldr	r3, [pc, #24]	; (800a2bc <HAL_IncTick+0x24>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4413      	add	r3, r2
 800a2a8:	4a04      	ldr	r2, [pc, #16]	; (800a2bc <HAL_IncTick+0x24>)
 800a2aa:	6013      	str	r3, [r2, #0]
}
 800a2ac:	bf00      	nop
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr
 800a2b6:	bf00      	nop
 800a2b8:	20000074 	.word	0x20000074
 800a2bc:	20005514 	.word	0x20005514

0800a2c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	af00      	add	r7, sp, #0
  return uwTick;
 800a2c4:	4b03      	ldr	r3, [pc, #12]	; (800a2d4 <HAL_GetTick+0x14>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	20005514 	.word	0x20005514

0800a2d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a2e0:	f7ff ffee 	bl	800a2c0 <HAL_GetTick>
 800a2e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2f0:	d005      	beq.n	800a2fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800a2f2:	4b0a      	ldr	r3, [pc, #40]	; (800a31c <HAL_Delay+0x44>)
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a2fe:	bf00      	nop
 800a300:	f7ff ffde 	bl	800a2c0 <HAL_GetTick>
 800a304:	4602      	mov	r2, r0
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	1ad3      	subs	r3, r2, r3
 800a30a:	68fa      	ldr	r2, [r7, #12]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d8f7      	bhi.n	800a300 <HAL_Delay+0x28>
  {
  }
}
 800a310:	bf00      	nop
 800a312:	bf00      	nop
 800a314:	3710      	adds	r7, #16
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	20000074 	.word	0x20000074

0800a320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f003 0307 	and.w	r3, r3, #7
 800a32e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a330:	4b0c      	ldr	r3, [pc, #48]	; (800a364 <__NVIC_SetPriorityGrouping+0x44>)
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a336:	68ba      	ldr	r2, [r7, #8]
 800a338:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a33c:	4013      	ands	r3, r2
 800a33e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a348:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a34c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a350:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a352:	4a04      	ldr	r2, [pc, #16]	; (800a364 <__NVIC_SetPriorityGrouping+0x44>)
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	60d3      	str	r3, [r2, #12]
}
 800a358:	bf00      	nop
 800a35a:	3714      	adds	r7, #20
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr
 800a364:	e000ed00 	.word	0xe000ed00

0800a368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a368:	b480      	push	{r7}
 800a36a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a36c:	4b04      	ldr	r3, [pc, #16]	; (800a380 <__NVIC_GetPriorityGrouping+0x18>)
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	0a1b      	lsrs	r3, r3, #8
 800a372:	f003 0307 	and.w	r3, r3, #7
}
 800a376:	4618      	mov	r0, r3
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr
 800a380:	e000ed00 	.word	0xe000ed00

0800a384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a384:	b480      	push	{r7}
 800a386:	b083      	sub	sp, #12
 800a388:	af00      	add	r7, sp, #0
 800a38a:	4603      	mov	r3, r0
 800a38c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a38e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a392:	2b00      	cmp	r3, #0
 800a394:	db0b      	blt.n	800a3ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a396:	79fb      	ldrb	r3, [r7, #7]
 800a398:	f003 021f 	and.w	r2, r3, #31
 800a39c:	4907      	ldr	r1, [pc, #28]	; (800a3bc <__NVIC_EnableIRQ+0x38>)
 800a39e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3a2:	095b      	lsrs	r3, r3, #5
 800a3a4:	2001      	movs	r0, #1
 800a3a6:	fa00 f202 	lsl.w	r2, r0, r2
 800a3aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a3ae:	bf00      	nop
 800a3b0:	370c      	adds	r7, #12
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b8:	4770      	bx	lr
 800a3ba:	bf00      	nop
 800a3bc:	e000e100 	.word	0xe000e100

0800a3c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	6039      	str	r1, [r7, #0]
 800a3ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a3cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	db0a      	blt.n	800a3ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	b2da      	uxtb	r2, r3
 800a3d8:	490c      	ldr	r1, [pc, #48]	; (800a40c <__NVIC_SetPriority+0x4c>)
 800a3da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3de:	0112      	lsls	r2, r2, #4
 800a3e0:	b2d2      	uxtb	r2, r2
 800a3e2:	440b      	add	r3, r1
 800a3e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a3e8:	e00a      	b.n	800a400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	b2da      	uxtb	r2, r3
 800a3ee:	4908      	ldr	r1, [pc, #32]	; (800a410 <__NVIC_SetPriority+0x50>)
 800a3f0:	79fb      	ldrb	r3, [r7, #7]
 800a3f2:	f003 030f 	and.w	r3, r3, #15
 800a3f6:	3b04      	subs	r3, #4
 800a3f8:	0112      	lsls	r2, r2, #4
 800a3fa:	b2d2      	uxtb	r2, r2
 800a3fc:	440b      	add	r3, r1
 800a3fe:	761a      	strb	r2, [r3, #24]
}
 800a400:	bf00      	nop
 800a402:	370c      	adds	r7, #12
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr
 800a40c:	e000e100 	.word	0xe000e100
 800a410:	e000ed00 	.word	0xe000ed00

0800a414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a414:	b480      	push	{r7}
 800a416:	b089      	sub	sp, #36	; 0x24
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f003 0307 	and.w	r3, r3, #7
 800a426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a428:	69fb      	ldr	r3, [r7, #28]
 800a42a:	f1c3 0307 	rsb	r3, r3, #7
 800a42e:	2b04      	cmp	r3, #4
 800a430:	bf28      	it	cs
 800a432:	2304      	movcs	r3, #4
 800a434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a436:	69fb      	ldr	r3, [r7, #28]
 800a438:	3304      	adds	r3, #4
 800a43a:	2b06      	cmp	r3, #6
 800a43c:	d902      	bls.n	800a444 <NVIC_EncodePriority+0x30>
 800a43e:	69fb      	ldr	r3, [r7, #28]
 800a440:	3b03      	subs	r3, #3
 800a442:	e000      	b.n	800a446 <NVIC_EncodePriority+0x32>
 800a444:	2300      	movs	r3, #0
 800a446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a448:	f04f 32ff 	mov.w	r2, #4294967295
 800a44c:	69bb      	ldr	r3, [r7, #24]
 800a44e:	fa02 f303 	lsl.w	r3, r2, r3
 800a452:	43da      	mvns	r2, r3
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	401a      	ands	r2, r3
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a45c:	f04f 31ff 	mov.w	r1, #4294967295
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	fa01 f303 	lsl.w	r3, r1, r3
 800a466:	43d9      	mvns	r1, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a46c:	4313      	orrs	r3, r2
         );
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3724      	adds	r7, #36	; 0x24
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
	...

0800a47c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	3b01      	subs	r3, #1
 800a488:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a48c:	d301      	bcc.n	800a492 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a48e:	2301      	movs	r3, #1
 800a490:	e00f      	b.n	800a4b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a492:	4a0a      	ldr	r2, [pc, #40]	; (800a4bc <SysTick_Config+0x40>)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	3b01      	subs	r3, #1
 800a498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a49a:	210f      	movs	r1, #15
 800a49c:	f04f 30ff 	mov.w	r0, #4294967295
 800a4a0:	f7ff ff8e 	bl	800a3c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a4a4:	4b05      	ldr	r3, [pc, #20]	; (800a4bc <SysTick_Config+0x40>)
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a4aa:	4b04      	ldr	r3, [pc, #16]	; (800a4bc <SysTick_Config+0x40>)
 800a4ac:	2207      	movs	r2, #7
 800a4ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a4b0:	2300      	movs	r3, #0
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3708      	adds	r7, #8
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop
 800a4bc:	e000e010 	.word	0xe000e010

0800a4c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b082      	sub	sp, #8
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f7ff ff29 	bl	800a320 <__NVIC_SetPriorityGrouping>
}
 800a4ce:	bf00      	nop
 800a4d0:	3708      	adds	r7, #8
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a4d6:	b580      	push	{r7, lr}
 800a4d8:	b086      	sub	sp, #24
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	4603      	mov	r3, r0
 800a4de:	60b9      	str	r1, [r7, #8]
 800a4e0:	607a      	str	r2, [r7, #4]
 800a4e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a4e8:	f7ff ff3e 	bl	800a368 <__NVIC_GetPriorityGrouping>
 800a4ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a4ee:	687a      	ldr	r2, [r7, #4]
 800a4f0:	68b9      	ldr	r1, [r7, #8]
 800a4f2:	6978      	ldr	r0, [r7, #20]
 800a4f4:	f7ff ff8e 	bl	800a414 <NVIC_EncodePriority>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4fe:	4611      	mov	r1, r2
 800a500:	4618      	mov	r0, r3
 800a502:	f7ff ff5d 	bl	800a3c0 <__NVIC_SetPriority>
}
 800a506:	bf00      	nop
 800a508:	3718      	adds	r7, #24
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}

0800a50e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a50e:	b580      	push	{r7, lr}
 800a510:	b082      	sub	sp, #8
 800a512:	af00      	add	r7, sp, #0
 800a514:	4603      	mov	r3, r0
 800a516:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a51c:	4618      	mov	r0, r3
 800a51e:	f7ff ff31 	bl	800a384 <__NVIC_EnableIRQ>
}
 800a522:	bf00      	nop
 800a524:	3708      	adds	r7, #8
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}

0800a52a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a52a:	b580      	push	{r7, lr}
 800a52c:	b082      	sub	sp, #8
 800a52e:	af00      	add	r7, sp, #0
 800a530:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f7ff ffa2 	bl	800a47c <SysTick_Config>
 800a538:	4603      	mov	r3, r0
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3708      	adds	r7, #8
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}

0800a542 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a542:	b480      	push	{r7}
 800a544:	b085      	sub	sp, #20
 800a546:	af00      	add	r7, sp, #0
 800a548:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a54a:	2300      	movs	r3, #0
 800a54c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a554:	b2db      	uxtb	r3, r3
 800a556:	2b02      	cmp	r3, #2
 800a558:	d008      	beq.n	800a56c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2204      	movs	r2, #4
 800a55e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2200      	movs	r2, #0
 800a564:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a568:	2301      	movs	r3, #1
 800a56a:	e022      	b.n	800a5b2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	681a      	ldr	r2, [r3, #0]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f022 020e 	bic.w	r2, r2, #14
 800a57a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f022 0201 	bic.w	r2, r2, #1
 800a58a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a590:	f003 021c 	and.w	r2, r3, #28
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a598:	2101      	movs	r1, #1
 800a59a:	fa01 f202 	lsl.w	r2, r1, r2
 800a59e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2201      	movs	r2, #1
 800a5a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3714      	adds	r7, #20
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5bc:	4770      	bx	lr

0800a5be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b084      	sub	sp, #16
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	d005      	beq.n	800a5e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2204      	movs	r2, #4
 800a5da:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	73fb      	strb	r3, [r7, #15]
 800a5e0:	e029      	b.n	800a636 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f022 020e 	bic.w	r2, r2, #14
 800a5f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	681a      	ldr	r2, [r3, #0]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f022 0201 	bic.w	r2, r2, #1
 800a600:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a606:	f003 021c 	and.w	r2, r3, #28
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a60e:	2101      	movs	r1, #1
 800a610:	fa01 f202 	lsl.w	r2, r1, r2
 800a614:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d003      	beq.n	800a636 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	4798      	blx	r3
    }
  }
  return status;
 800a636:	7bfb      	ldrb	r3, [r7, #15]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3710      	adds	r7, #16
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a640:	b480      	push	{r7}
 800a642:	b087      	sub	sp, #28
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a64a:	2300      	movs	r3, #0
 800a64c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a64e:	e154      	b.n	800a8fa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	2101      	movs	r1, #1
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	fa01 f303 	lsl.w	r3, r1, r3
 800a65c:	4013      	ands	r3, r2
 800a65e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	2b00      	cmp	r3, #0
 800a664:	f000 8146 	beq.w	800a8f4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	f003 0303 	and.w	r3, r3, #3
 800a670:	2b01      	cmp	r3, #1
 800a672:	d005      	beq.n	800a680 <HAL_GPIO_Init+0x40>
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	f003 0303 	and.w	r3, r3, #3
 800a67c:	2b02      	cmp	r3, #2
 800a67e:	d130      	bne.n	800a6e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	005b      	lsls	r3, r3, #1
 800a68a:	2203      	movs	r2, #3
 800a68c:	fa02 f303 	lsl.w	r3, r2, r3
 800a690:	43db      	mvns	r3, r3
 800a692:	693a      	ldr	r2, [r7, #16]
 800a694:	4013      	ands	r3, r2
 800a696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	68da      	ldr	r2, [r3, #12]
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	005b      	lsls	r3, r3, #1
 800a6a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a4:	693a      	ldr	r2, [r7, #16]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	693a      	ldr	r2, [r7, #16]
 800a6ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a6be:	43db      	mvns	r3, r3
 800a6c0:	693a      	ldr	r2, [r7, #16]
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	091b      	lsrs	r3, r3, #4
 800a6cc:	f003 0201 	and.w	r2, r3, #1
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6d6:	693a      	ldr	r2, [r7, #16]
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	693a      	ldr	r2, [r7, #16]
 800a6e0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	f003 0303 	and.w	r3, r3, #3
 800a6ea:	2b03      	cmp	r3, #3
 800a6ec:	d017      	beq.n	800a71e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	68db      	ldr	r3, [r3, #12]
 800a6f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	005b      	lsls	r3, r3, #1
 800a6f8:	2203      	movs	r2, #3
 800a6fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a6fe:	43db      	mvns	r3, r3
 800a700:	693a      	ldr	r2, [r7, #16]
 800a702:	4013      	ands	r3, r2
 800a704:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	689a      	ldr	r2, [r3, #8]
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	005b      	lsls	r3, r3, #1
 800a70e:	fa02 f303 	lsl.w	r3, r2, r3
 800a712:	693a      	ldr	r2, [r7, #16]
 800a714:	4313      	orrs	r3, r2
 800a716:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	693a      	ldr	r2, [r7, #16]
 800a71c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	f003 0303 	and.w	r3, r3, #3
 800a726:	2b02      	cmp	r3, #2
 800a728:	d123      	bne.n	800a772 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	08da      	lsrs	r2, r3, #3
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	3208      	adds	r2, #8
 800a732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a736:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	f003 0307 	and.w	r3, r3, #7
 800a73e:	009b      	lsls	r3, r3, #2
 800a740:	220f      	movs	r2, #15
 800a742:	fa02 f303 	lsl.w	r3, r2, r3
 800a746:	43db      	mvns	r3, r3
 800a748:	693a      	ldr	r2, [r7, #16]
 800a74a:	4013      	ands	r3, r2
 800a74c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	691a      	ldr	r2, [r3, #16]
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	f003 0307 	and.w	r3, r3, #7
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	fa02 f303 	lsl.w	r3, r2, r3
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	4313      	orrs	r3, r2
 800a762:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	08da      	lsrs	r2, r3, #3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	3208      	adds	r2, #8
 800a76c:	6939      	ldr	r1, [r7, #16]
 800a76e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	005b      	lsls	r3, r3, #1
 800a77c:	2203      	movs	r2, #3
 800a77e:	fa02 f303 	lsl.w	r3, r2, r3
 800a782:	43db      	mvns	r3, r3
 800a784:	693a      	ldr	r2, [r7, #16]
 800a786:	4013      	ands	r3, r2
 800a788:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	f003 0203 	and.w	r2, r3, #3
 800a792:	697b      	ldr	r3, [r7, #20]
 800a794:	005b      	lsls	r3, r3, #1
 800a796:	fa02 f303 	lsl.w	r3, r2, r3
 800a79a:	693a      	ldr	r2, [r7, #16]
 800a79c:	4313      	orrs	r3, r2
 800a79e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	693a      	ldr	r2, [r7, #16]
 800a7a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	685b      	ldr	r3, [r3, #4]
 800a7aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	f000 80a0 	beq.w	800a8f4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a7b4:	4b58      	ldr	r3, [pc, #352]	; (800a918 <HAL_GPIO_Init+0x2d8>)
 800a7b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7b8:	4a57      	ldr	r2, [pc, #348]	; (800a918 <HAL_GPIO_Init+0x2d8>)
 800a7ba:	f043 0301 	orr.w	r3, r3, #1
 800a7be:	6613      	str	r3, [r2, #96]	; 0x60
 800a7c0:	4b55      	ldr	r3, [pc, #340]	; (800a918 <HAL_GPIO_Init+0x2d8>)
 800a7c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7c4:	f003 0301 	and.w	r3, r3, #1
 800a7c8:	60bb      	str	r3, [r7, #8]
 800a7ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a7cc:	4a53      	ldr	r2, [pc, #332]	; (800a91c <HAL_GPIO_Init+0x2dc>)
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	089b      	lsrs	r3, r3, #2
 800a7d2:	3302      	adds	r3, #2
 800a7d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	f003 0303 	and.w	r3, r3, #3
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	220f      	movs	r2, #15
 800a7e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a7e8:	43db      	mvns	r3, r3
 800a7ea:	693a      	ldr	r2, [r7, #16]
 800a7ec:	4013      	ands	r3, r2
 800a7ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a7f6:	d019      	beq.n	800a82c <HAL_GPIO_Init+0x1ec>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	4a49      	ldr	r2, [pc, #292]	; (800a920 <HAL_GPIO_Init+0x2e0>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d013      	beq.n	800a828 <HAL_GPIO_Init+0x1e8>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a48      	ldr	r2, [pc, #288]	; (800a924 <HAL_GPIO_Init+0x2e4>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d00d      	beq.n	800a824 <HAL_GPIO_Init+0x1e4>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	4a47      	ldr	r2, [pc, #284]	; (800a928 <HAL_GPIO_Init+0x2e8>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d007      	beq.n	800a820 <HAL_GPIO_Init+0x1e0>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	4a46      	ldr	r2, [pc, #280]	; (800a92c <HAL_GPIO_Init+0x2ec>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d101      	bne.n	800a81c <HAL_GPIO_Init+0x1dc>
 800a818:	2304      	movs	r3, #4
 800a81a:	e008      	b.n	800a82e <HAL_GPIO_Init+0x1ee>
 800a81c:	2307      	movs	r3, #7
 800a81e:	e006      	b.n	800a82e <HAL_GPIO_Init+0x1ee>
 800a820:	2303      	movs	r3, #3
 800a822:	e004      	b.n	800a82e <HAL_GPIO_Init+0x1ee>
 800a824:	2302      	movs	r3, #2
 800a826:	e002      	b.n	800a82e <HAL_GPIO_Init+0x1ee>
 800a828:	2301      	movs	r3, #1
 800a82a:	e000      	b.n	800a82e <HAL_GPIO_Init+0x1ee>
 800a82c:	2300      	movs	r3, #0
 800a82e:	697a      	ldr	r2, [r7, #20]
 800a830:	f002 0203 	and.w	r2, r2, #3
 800a834:	0092      	lsls	r2, r2, #2
 800a836:	4093      	lsls	r3, r2
 800a838:	693a      	ldr	r2, [r7, #16]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a83e:	4937      	ldr	r1, [pc, #220]	; (800a91c <HAL_GPIO_Init+0x2dc>)
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	089b      	lsrs	r3, r3, #2
 800a844:	3302      	adds	r3, #2
 800a846:	693a      	ldr	r2, [r7, #16]
 800a848:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a84c:	4b38      	ldr	r3, [pc, #224]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	43db      	mvns	r3, r3
 800a856:	693a      	ldr	r2, [r7, #16]
 800a858:	4013      	ands	r3, r2
 800a85a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d003      	beq.n	800a870 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800a868:	693a      	ldr	r2, [r7, #16]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	4313      	orrs	r3, r2
 800a86e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a870:	4a2f      	ldr	r2, [pc, #188]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a876:	4b2e      	ldr	r3, [pc, #184]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	43db      	mvns	r3, r3
 800a880:	693a      	ldr	r2, [r7, #16]
 800a882:	4013      	ands	r3, r2
 800a884:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d003      	beq.n	800a89a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800a892:	693a      	ldr	r2, [r7, #16]
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	4313      	orrs	r3, r2
 800a898:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a89a:	4a25      	ldr	r2, [pc, #148]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800a8a0:	4b23      	ldr	r3, [pc, #140]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	43db      	mvns	r3, r3
 800a8aa:	693a      	ldr	r2, [r7, #16]
 800a8ac:	4013      	ands	r3, r2
 800a8ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d003      	beq.n	800a8c4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a8c4:	4a1a      	ldr	r2, [pc, #104]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800a8ca:	4b19      	ldr	r3, [pc, #100]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	43db      	mvns	r3, r3
 800a8d4:	693a      	ldr	r2, [r7, #16]
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d003      	beq.n	800a8ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a8ee:	4a10      	ldr	r2, [pc, #64]	; (800a930 <HAL_GPIO_Init+0x2f0>)
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	681a      	ldr	r2, [r3, #0]
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	fa22 f303 	lsr.w	r3, r2, r3
 800a904:	2b00      	cmp	r3, #0
 800a906:	f47f aea3 	bne.w	800a650 <HAL_GPIO_Init+0x10>
  }
}
 800a90a:	bf00      	nop
 800a90c:	bf00      	nop
 800a90e:	371c      	adds	r7, #28
 800a910:	46bd      	mov	sp, r7
 800a912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a916:	4770      	bx	lr
 800a918:	40021000 	.word	0x40021000
 800a91c:	40010000 	.word	0x40010000
 800a920:	48000400 	.word	0x48000400
 800a924:	48000800 	.word	0x48000800
 800a928:	48000c00 	.word	0x48000c00
 800a92c:	48001000 	.word	0x48001000
 800a930:	40010400 	.word	0x40010400

0800a934 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a934:	b480      	push	{r7}
 800a936:	b083      	sub	sp, #12
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	460b      	mov	r3, r1
 800a93e:	807b      	strh	r3, [r7, #2]
 800a940:	4613      	mov	r3, r2
 800a942:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a944:	787b      	ldrb	r3, [r7, #1]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a94a:	887a      	ldrh	r2, [r7, #2]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a950:	e002      	b.n	800a958 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a952:	887a      	ldrh	r2, [r7, #2]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a958:	bf00      	nop
 800a95a:	370c      	adds	r7, #12
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr

0800a964 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a964:	b480      	push	{r7}
 800a966:	b085      	sub	sp, #20
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	460b      	mov	r3, r1
 800a96e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	695b      	ldr	r3, [r3, #20]
 800a974:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a976:	887a      	ldrh	r2, [r7, #2]
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	4013      	ands	r3, r2
 800a97c:	041a      	lsls	r2, r3, #16
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	43d9      	mvns	r1, r3
 800a982:	887b      	ldrh	r3, [r7, #2]
 800a984:	400b      	ands	r3, r1
 800a986:	431a      	orrs	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	619a      	str	r2, [r3, #24]
}
 800a98c:	bf00      	nop
 800a98e:	3714      	adds	r7, #20
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr

0800a998 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d101      	bne.n	800a9aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e081      	b.n	800aaae <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d106      	bne.n	800a9c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f7f6 fb58 	bl	8001074 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2224      	movs	r2, #36	; 0x24
 800a9c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0201 	bic.w	r2, r2, #1
 800a9da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	685a      	ldr	r2, [r3, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a9e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	689a      	ldr	r2, [r3, #8]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a9f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d107      	bne.n	800aa12 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	689a      	ldr	r2, [r3, #8]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aa0e:	609a      	str	r2, [r3, #8]
 800aa10:	e006      	b.n	800aa20 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	689a      	ldr	r2, [r3, #8]
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800aa1e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	68db      	ldr	r3, [r3, #12]
 800aa24:	2b02      	cmp	r3, #2
 800aa26:	d104      	bne.n	800aa32 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	6812      	ldr	r2, [r2, #0]
 800aa3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800aa40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68da      	ldr	r2, [r3, #12]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aa54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	691a      	ldr	r2, [r3, #16]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	695b      	ldr	r3, [r3, #20]
 800aa5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	430a      	orrs	r2, r1
 800aa6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	69d9      	ldr	r1, [r3, #28]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6a1a      	ldr	r2, [r3, #32]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	430a      	orrs	r2, r1
 800aa7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f042 0201 	orr.w	r2, r2, #1
 800aa8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2220      	movs	r2, #32
 800aa9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800aaac:	2300      	movs	r3, #0
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3708      	adds	r7, #8
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}

0800aab6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800aab6:	b480      	push	{r7}
 800aab8:	b083      	sub	sp, #12
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	6078      	str	r0, [r7, #4]
 800aabe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aac6:	b2db      	uxtb	r3, r3
 800aac8:	2b20      	cmp	r3, #32
 800aaca:	d138      	bne.n	800ab3e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aad2:	2b01      	cmp	r3, #1
 800aad4:	d101      	bne.n	800aada <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800aad6:	2302      	movs	r3, #2
 800aad8:	e032      	b.n	800ab40 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2201      	movs	r2, #1
 800aade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2224      	movs	r2, #36	; 0x24
 800aae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	681a      	ldr	r2, [r3, #0]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f022 0201 	bic.w	r2, r2, #1
 800aaf8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ab08:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	6819      	ldr	r1, [r3, #0]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	683a      	ldr	r2, [r7, #0]
 800ab16:	430a      	orrs	r2, r1
 800ab18:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f042 0201 	orr.w	r2, r2, #1
 800ab28:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2220      	movs	r2, #32
 800ab2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	e000      	b.n	800ab40 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ab3e:	2302      	movs	r3, #2
  }
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	370c      	adds	r7, #12
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b085      	sub	sp, #20
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b20      	cmp	r3, #32
 800ab60:	d139      	bne.n	800abd6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d101      	bne.n	800ab70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ab6c:	2302      	movs	r3, #2
 800ab6e:	e033      	b.n	800abd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2224      	movs	r2, #36	; 0x24
 800ab7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f022 0201 	bic.w	r2, r2, #1
 800ab8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ab9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	021b      	lsls	r3, r3, #8
 800aba4:	68fa      	ldr	r2, [r7, #12]
 800aba6:	4313      	orrs	r3, r2
 800aba8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	68fa      	ldr	r2, [r7, #12]
 800abb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	681a      	ldr	r2, [r3, #0]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f042 0201 	orr.w	r2, r2, #1
 800abc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2220      	movs	r2, #32
 800abc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800abd2:	2300      	movs	r3, #0
 800abd4:	e000      	b.n	800abd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800abd6:	2302      	movs	r3, #2
  }
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3714      	adds	r7, #20
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800abe4:	b480      	push	{r7}
 800abe6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800abe8:	4b04      	ldr	r3, [pc, #16]	; (800abfc <HAL_PWREx_GetVoltageRange+0x18>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr
 800abfa:	bf00      	nop
 800abfc:	40007000 	.word	0x40007000

0800ac00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b085      	sub	sp, #20
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac0e:	d130      	bne.n	800ac72 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800ac10:	4b23      	ldr	r3, [pc, #140]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ac18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac1c:	d038      	beq.n	800ac90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ac1e:	4b20      	ldr	r3, [pc, #128]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac26:	4a1e      	ldr	r2, [pc, #120]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac2c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ac2e:	4b1d      	ldr	r3, [pc, #116]	; (800aca4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2232      	movs	r2, #50	; 0x32
 800ac34:	fb02 f303 	mul.w	r3, r2, r3
 800ac38:	4a1b      	ldr	r2, [pc, #108]	; (800aca8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800ac3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac3e:	0c9b      	lsrs	r3, r3, #18
 800ac40:	3301      	adds	r3, #1
 800ac42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac44:	e002      	b.n	800ac4c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac4c:	4b14      	ldr	r3, [pc, #80]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac4e:	695b      	ldr	r3, [r3, #20]
 800ac50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac58:	d102      	bne.n	800ac60 <HAL_PWREx_ControlVoltageScaling+0x60>
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d1f2      	bne.n	800ac46 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ac60:	4b0f      	ldr	r3, [pc, #60]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac62:	695b      	ldr	r3, [r3, #20]
 800ac64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac6c:	d110      	bne.n	800ac90 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	e00f      	b.n	800ac92 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800ac72:	4b0b      	ldr	r3, [pc, #44]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ac7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac7e:	d007      	beq.n	800ac90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ac80:	4b07      	ldr	r3, [pc, #28]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac88:	4a05      	ldr	r2, [pc, #20]	; (800aca0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ac8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ac8e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800ac90:	2300      	movs	r3, #0
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3714      	adds	r7, #20
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr
 800ac9e:	bf00      	nop
 800aca0:	40007000 	.word	0x40007000
 800aca4:	20000000 	.word	0x20000000
 800aca8:	431bde83 	.word	0x431bde83

0800acac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b088      	sub	sp, #32
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d102      	bne.n	800acc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	f000 bc02 	b.w	800b4c4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800acc0:	4b96      	ldr	r3, [pc, #600]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	f003 030c 	and.w	r3, r3, #12
 800acc8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800acca:	4b94      	ldr	r3, [pc, #592]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800accc:	68db      	ldr	r3, [r3, #12]
 800acce:	f003 0303 	and.w	r3, r3, #3
 800acd2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f003 0310 	and.w	r3, r3, #16
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f000 80e4 	beq.w	800aeaa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ace2:	69bb      	ldr	r3, [r7, #24]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d007      	beq.n	800acf8 <HAL_RCC_OscConfig+0x4c>
 800ace8:	69bb      	ldr	r3, [r7, #24]
 800acea:	2b0c      	cmp	r3, #12
 800acec:	f040 808b 	bne.w	800ae06 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	2b01      	cmp	r3, #1
 800acf4:	f040 8087 	bne.w	800ae06 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800acf8:	4b88      	ldr	r3, [pc, #544]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f003 0302 	and.w	r3, r3, #2
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d005      	beq.n	800ad10 <HAL_RCC_OscConfig+0x64>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d101      	bne.n	800ad10 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	e3d9      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6a1a      	ldr	r2, [r3, #32]
 800ad14:	4b81      	ldr	r3, [pc, #516]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f003 0308 	and.w	r3, r3, #8
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d004      	beq.n	800ad2a <HAL_RCC_OscConfig+0x7e>
 800ad20:	4b7e      	ldr	r3, [pc, #504]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad28:	e005      	b.n	800ad36 <HAL_RCC_OscConfig+0x8a>
 800ad2a:	4b7c      	ldr	r3, [pc, #496]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ad30:	091b      	lsrs	r3, r3, #4
 800ad32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d223      	bcs.n	800ad82 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a1b      	ldr	r3, [r3, #32]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f000 fd8c 	bl	800b85c <RCC_SetFlashLatencyFromMSIRange>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d001      	beq.n	800ad4e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e3ba      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad4e:	4b73      	ldr	r3, [pc, #460]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4a72      	ldr	r2, [pc, #456]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad54:	f043 0308 	orr.w	r3, r3, #8
 800ad58:	6013      	str	r3, [r2, #0]
 800ad5a:	4b70      	ldr	r3, [pc, #448]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	496d      	ldr	r1, [pc, #436]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ad6c:	4b6b      	ldr	r3, [pc, #428]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	69db      	ldr	r3, [r3, #28]
 800ad78:	021b      	lsls	r3, r3, #8
 800ad7a:	4968      	ldr	r1, [pc, #416]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	604b      	str	r3, [r1, #4]
 800ad80:	e025      	b.n	800adce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad82:	4b66      	ldr	r3, [pc, #408]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a65      	ldr	r2, [pc, #404]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad88:	f043 0308 	orr.w	r3, r3, #8
 800ad8c:	6013      	str	r3, [r2, #0]
 800ad8e:	4b63      	ldr	r3, [pc, #396]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6a1b      	ldr	r3, [r3, #32]
 800ad9a:	4960      	ldr	r1, [pc, #384]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ada0:	4b5e      	ldr	r3, [pc, #376]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	69db      	ldr	r3, [r3, #28]
 800adac:	021b      	lsls	r3, r3, #8
 800adae:	495b      	ldr	r1, [pc, #364]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800adb0:	4313      	orrs	r3, r2
 800adb2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d109      	bne.n	800adce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6a1b      	ldr	r3, [r3, #32]
 800adbe:	4618      	mov	r0, r3
 800adc0:	f000 fd4c 	bl	800b85c <RCC_SetFlashLatencyFromMSIRange>
 800adc4:	4603      	mov	r3, r0
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d001      	beq.n	800adce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800adca:	2301      	movs	r3, #1
 800adcc:	e37a      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800adce:	f000 fc81 	bl	800b6d4 <HAL_RCC_GetSysClockFreq>
 800add2:	4602      	mov	r2, r0
 800add4:	4b51      	ldr	r3, [pc, #324]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800add6:	689b      	ldr	r3, [r3, #8]
 800add8:	091b      	lsrs	r3, r3, #4
 800adda:	f003 030f 	and.w	r3, r3, #15
 800adde:	4950      	ldr	r1, [pc, #320]	; (800af20 <HAL_RCC_OscConfig+0x274>)
 800ade0:	5ccb      	ldrb	r3, [r1, r3]
 800ade2:	f003 031f 	and.w	r3, r3, #31
 800ade6:	fa22 f303 	lsr.w	r3, r2, r3
 800adea:	4a4e      	ldr	r2, [pc, #312]	; (800af24 <HAL_RCC_OscConfig+0x278>)
 800adec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800adee:	4b4e      	ldr	r3, [pc, #312]	; (800af28 <HAL_RCC_OscConfig+0x27c>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4618      	mov	r0, r3
 800adf4:	f7ff fa14 	bl	800a220 <HAL_InitTick>
 800adf8:	4603      	mov	r3, r0
 800adfa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800adfc:	7bfb      	ldrb	r3, [r7, #15]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d052      	beq.n	800aea8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800ae02:	7bfb      	ldrb	r3, [r7, #15]
 800ae04:	e35e      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	699b      	ldr	r3, [r3, #24]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d032      	beq.n	800ae74 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ae0e:	4b43      	ldr	r3, [pc, #268]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4a42      	ldr	r2, [pc, #264]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae14:	f043 0301 	orr.w	r3, r3, #1
 800ae18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ae1a:	f7ff fa51 	bl	800a2c0 <HAL_GetTick>
 800ae1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ae20:	e008      	b.n	800ae34 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ae22:	f7ff fa4d 	bl	800a2c0 <HAL_GetTick>
 800ae26:	4602      	mov	r2, r0
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	1ad3      	subs	r3, r2, r3
 800ae2c:	2b02      	cmp	r3, #2
 800ae2e:	d901      	bls.n	800ae34 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800ae30:	2303      	movs	r3, #3
 800ae32:	e347      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ae34:	4b39      	ldr	r3, [pc, #228]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f003 0302 	and.w	r3, r3, #2
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d0f0      	beq.n	800ae22 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ae40:	4b36      	ldr	r3, [pc, #216]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4a35      	ldr	r2, [pc, #212]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae46:	f043 0308 	orr.w	r3, r3, #8
 800ae4a:	6013      	str	r3, [r2, #0]
 800ae4c:	4b33      	ldr	r3, [pc, #204]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6a1b      	ldr	r3, [r3, #32]
 800ae58:	4930      	ldr	r1, [pc, #192]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ae5e:	4b2f      	ldr	r3, [pc, #188]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	69db      	ldr	r3, [r3, #28]
 800ae6a:	021b      	lsls	r3, r3, #8
 800ae6c:	492b      	ldr	r1, [pc, #172]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	604b      	str	r3, [r1, #4]
 800ae72:	e01a      	b.n	800aeaa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ae74:	4b29      	ldr	r3, [pc, #164]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a28      	ldr	r2, [pc, #160]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae7a:	f023 0301 	bic.w	r3, r3, #1
 800ae7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ae80:	f7ff fa1e 	bl	800a2c0 <HAL_GetTick>
 800ae84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ae86:	e008      	b.n	800ae9a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ae88:	f7ff fa1a 	bl	800a2c0 <HAL_GetTick>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	1ad3      	subs	r3, r2, r3
 800ae92:	2b02      	cmp	r3, #2
 800ae94:	d901      	bls.n	800ae9a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800ae96:	2303      	movs	r3, #3
 800ae98:	e314      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ae9a:	4b20      	ldr	r3, [pc, #128]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	f003 0302 	and.w	r3, r3, #2
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1f0      	bne.n	800ae88 <HAL_RCC_OscConfig+0x1dc>
 800aea6:	e000      	b.n	800aeaa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800aea8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f003 0301 	and.w	r3, r3, #1
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d073      	beq.n	800af9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	2b08      	cmp	r3, #8
 800aeba:	d005      	beq.n	800aec8 <HAL_RCC_OscConfig+0x21c>
 800aebc:	69bb      	ldr	r3, [r7, #24]
 800aebe:	2b0c      	cmp	r3, #12
 800aec0:	d10e      	bne.n	800aee0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	2b03      	cmp	r3, #3
 800aec6:	d10b      	bne.n	800aee0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aec8:	4b14      	ldr	r3, [pc, #80]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d063      	beq.n	800af9c <HAL_RCC_OscConfig+0x2f0>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d15f      	bne.n	800af9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
 800aede:	e2f1      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	685b      	ldr	r3, [r3, #4]
 800aee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aee8:	d106      	bne.n	800aef8 <HAL_RCC_OscConfig+0x24c>
 800aeea:	4b0c      	ldr	r3, [pc, #48]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a0b      	ldr	r2, [pc, #44]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800aef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aef4:	6013      	str	r3, [r2, #0]
 800aef6:	e025      	b.n	800af44 <HAL_RCC_OscConfig+0x298>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800af00:	d114      	bne.n	800af2c <HAL_RCC_OscConfig+0x280>
 800af02:	4b06      	ldr	r3, [pc, #24]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a05      	ldr	r2, [pc, #20]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800af08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800af0c:	6013      	str	r3, [r2, #0]
 800af0e:	4b03      	ldr	r3, [pc, #12]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4a02      	ldr	r2, [pc, #8]	; (800af1c <HAL_RCC_OscConfig+0x270>)
 800af14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af18:	6013      	str	r3, [r2, #0]
 800af1a:	e013      	b.n	800af44 <HAL_RCC_OscConfig+0x298>
 800af1c:	40021000 	.word	0x40021000
 800af20:	080108dc 	.word	0x080108dc
 800af24:	20000000 	.word	0x20000000
 800af28:	20000070 	.word	0x20000070
 800af2c:	4ba0      	ldr	r3, [pc, #640]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a9f      	ldr	r2, [pc, #636]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800af32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af36:	6013      	str	r3, [r2, #0]
 800af38:	4b9d      	ldr	r3, [pc, #628]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a9c      	ldr	r2, [pc, #624]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800af3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800af42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d013      	beq.n	800af74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af4c:	f7ff f9b8 	bl	800a2c0 <HAL_GetTick>
 800af50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af52:	e008      	b.n	800af66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af54:	f7ff f9b4 	bl	800a2c0 <HAL_GetTick>
 800af58:	4602      	mov	r2, r0
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	1ad3      	subs	r3, r2, r3
 800af5e:	2b64      	cmp	r3, #100	; 0x64
 800af60:	d901      	bls.n	800af66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800af62:	2303      	movs	r3, #3
 800af64:	e2ae      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af66:	4b92      	ldr	r3, [pc, #584]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d0f0      	beq.n	800af54 <HAL_RCC_OscConfig+0x2a8>
 800af72:	e014      	b.n	800af9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af74:	f7ff f9a4 	bl	800a2c0 <HAL_GetTick>
 800af78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af7a:	e008      	b.n	800af8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af7c:	f7ff f9a0 	bl	800a2c0 <HAL_GetTick>
 800af80:	4602      	mov	r2, r0
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	1ad3      	subs	r3, r2, r3
 800af86:	2b64      	cmp	r3, #100	; 0x64
 800af88:	d901      	bls.n	800af8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800af8a:	2303      	movs	r3, #3
 800af8c:	e29a      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af8e:	4b88      	ldr	r3, [pc, #544]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1f0      	bne.n	800af7c <HAL_RCC_OscConfig+0x2d0>
 800af9a:	e000      	b.n	800af9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f003 0302 	and.w	r3, r3, #2
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d060      	beq.n	800b06c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800afaa:	69bb      	ldr	r3, [r7, #24]
 800afac:	2b04      	cmp	r3, #4
 800afae:	d005      	beq.n	800afbc <HAL_RCC_OscConfig+0x310>
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	2b0c      	cmp	r3, #12
 800afb4:	d119      	bne.n	800afea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	2b02      	cmp	r3, #2
 800afba:	d116      	bne.n	800afea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800afbc:	4b7c      	ldr	r3, [pc, #496]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d005      	beq.n	800afd4 <HAL_RCC_OscConfig+0x328>
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d101      	bne.n	800afd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	e277      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800afd4:	4b76      	ldr	r3, [pc, #472]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800afd6:	685b      	ldr	r3, [r3, #4]
 800afd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	691b      	ldr	r3, [r3, #16]
 800afe0:	061b      	lsls	r3, r3, #24
 800afe2:	4973      	ldr	r1, [pc, #460]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800afe4:	4313      	orrs	r3, r2
 800afe6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800afe8:	e040      	b.n	800b06c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d023      	beq.n	800b03a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aff2:	4b6f      	ldr	r3, [pc, #444]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	4a6e      	ldr	r2, [pc, #440]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800aff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800affc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800affe:	f7ff f95f 	bl	800a2c0 <HAL_GetTick>
 800b002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b004:	e008      	b.n	800b018 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b006:	f7ff f95b 	bl	800a2c0 <HAL_GetTick>
 800b00a:	4602      	mov	r2, r0
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	1ad3      	subs	r3, r2, r3
 800b010:	2b02      	cmp	r3, #2
 800b012:	d901      	bls.n	800b018 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b014:	2303      	movs	r3, #3
 800b016:	e255      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b018:	4b65      	ldr	r3, [pc, #404]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b020:	2b00      	cmp	r3, #0
 800b022:	d0f0      	beq.n	800b006 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b024:	4b62      	ldr	r3, [pc, #392]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	061b      	lsls	r3, r3, #24
 800b032:	495f      	ldr	r1, [pc, #380]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b034:	4313      	orrs	r3, r2
 800b036:	604b      	str	r3, [r1, #4]
 800b038:	e018      	b.n	800b06c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b03a:	4b5d      	ldr	r3, [pc, #372]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4a5c      	ldr	r2, [pc, #368]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b040:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b046:	f7ff f93b 	bl	800a2c0 <HAL_GetTick>
 800b04a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b04c:	e008      	b.n	800b060 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b04e:	f7ff f937 	bl	800a2c0 <HAL_GetTick>
 800b052:	4602      	mov	r2, r0
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	1ad3      	subs	r3, r2, r3
 800b058:	2b02      	cmp	r3, #2
 800b05a:	d901      	bls.n	800b060 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b05c:	2303      	movs	r3, #3
 800b05e:	e231      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b060:	4b53      	ldr	r3, [pc, #332]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d1f0      	bne.n	800b04e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f003 0308 	and.w	r3, r3, #8
 800b074:	2b00      	cmp	r3, #0
 800b076:	d03c      	beq.n	800b0f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	695b      	ldr	r3, [r3, #20]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d01c      	beq.n	800b0ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b080:	4b4b      	ldr	r3, [pc, #300]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b086:	4a4a      	ldr	r2, [pc, #296]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b088:	f043 0301 	orr.w	r3, r3, #1
 800b08c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b090:	f7ff f916 	bl	800a2c0 <HAL_GetTick>
 800b094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b096:	e008      	b.n	800b0aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b098:	f7ff f912 	bl	800a2c0 <HAL_GetTick>
 800b09c:	4602      	mov	r2, r0
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	1ad3      	subs	r3, r2, r3
 800b0a2:	2b02      	cmp	r3, #2
 800b0a4:	d901      	bls.n	800b0aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b0a6:	2303      	movs	r3, #3
 800b0a8:	e20c      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0aa:	4b41      	ldr	r3, [pc, #260]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b0ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0b0:	f003 0302 	and.w	r3, r3, #2
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d0ef      	beq.n	800b098 <HAL_RCC_OscConfig+0x3ec>
 800b0b8:	e01b      	b.n	800b0f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b0ba:	4b3d      	ldr	r3, [pc, #244]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b0bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0c0:	4a3b      	ldr	r2, [pc, #236]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b0c2:	f023 0301 	bic.w	r3, r3, #1
 800b0c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0ca:	f7ff f8f9 	bl	800a2c0 <HAL_GetTick>
 800b0ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b0d0:	e008      	b.n	800b0e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0d2:	f7ff f8f5 	bl	800a2c0 <HAL_GetTick>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	1ad3      	subs	r3, r2, r3
 800b0dc:	2b02      	cmp	r3, #2
 800b0de:	d901      	bls.n	800b0e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b0e0:	2303      	movs	r3, #3
 800b0e2:	e1ef      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b0e4:	4b32      	ldr	r3, [pc, #200]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b0e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0ea:	f003 0302 	and.w	r3, r3, #2
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d1ef      	bne.n	800b0d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f003 0304 	and.w	r3, r3, #4
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	f000 80a6 	beq.w	800b24c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b100:	2300      	movs	r3, #0
 800b102:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b104:	4b2a      	ldr	r3, [pc, #168]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d10d      	bne.n	800b12c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b110:	4b27      	ldr	r3, [pc, #156]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b114:	4a26      	ldr	r2, [pc, #152]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b116:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b11a:	6593      	str	r3, [r2, #88]	; 0x58
 800b11c:	4b24      	ldr	r3, [pc, #144]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b11e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b124:	60bb      	str	r3, [r7, #8]
 800b126:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b128:	2301      	movs	r3, #1
 800b12a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b12c:	4b21      	ldr	r3, [pc, #132]	; (800b1b4 <HAL_RCC_OscConfig+0x508>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b134:	2b00      	cmp	r3, #0
 800b136:	d118      	bne.n	800b16a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b138:	4b1e      	ldr	r3, [pc, #120]	; (800b1b4 <HAL_RCC_OscConfig+0x508>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	4a1d      	ldr	r2, [pc, #116]	; (800b1b4 <HAL_RCC_OscConfig+0x508>)
 800b13e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b142:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b144:	f7ff f8bc 	bl	800a2c0 <HAL_GetTick>
 800b148:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b14a:	e008      	b.n	800b15e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b14c:	f7ff f8b8 	bl	800a2c0 <HAL_GetTick>
 800b150:	4602      	mov	r2, r0
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	1ad3      	subs	r3, r2, r3
 800b156:	2b02      	cmp	r3, #2
 800b158:	d901      	bls.n	800b15e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b15a:	2303      	movs	r3, #3
 800b15c:	e1b2      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b15e:	4b15      	ldr	r3, [pc, #84]	; (800b1b4 <HAL_RCC_OscConfig+0x508>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b166:	2b00      	cmp	r3, #0
 800b168:	d0f0      	beq.n	800b14c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	2b01      	cmp	r3, #1
 800b170:	d108      	bne.n	800b184 <HAL_RCC_OscConfig+0x4d8>
 800b172:	4b0f      	ldr	r3, [pc, #60]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b178:	4a0d      	ldr	r2, [pc, #52]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b17a:	f043 0301 	orr.w	r3, r3, #1
 800b17e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b182:	e029      	b.n	800b1d8 <HAL_RCC_OscConfig+0x52c>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	689b      	ldr	r3, [r3, #8]
 800b188:	2b05      	cmp	r3, #5
 800b18a:	d115      	bne.n	800b1b8 <HAL_RCC_OscConfig+0x50c>
 800b18c:	4b08      	ldr	r3, [pc, #32]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b18e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b192:	4a07      	ldr	r2, [pc, #28]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b194:	f043 0304 	orr.w	r3, r3, #4
 800b198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b19c:	4b04      	ldr	r3, [pc, #16]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b19e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1a2:	4a03      	ldr	r2, [pc, #12]	; (800b1b0 <HAL_RCC_OscConfig+0x504>)
 800b1a4:	f043 0301 	orr.w	r3, r3, #1
 800b1a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1ac:	e014      	b.n	800b1d8 <HAL_RCC_OscConfig+0x52c>
 800b1ae:	bf00      	nop
 800b1b0:	40021000 	.word	0x40021000
 800b1b4:	40007000 	.word	0x40007000
 800b1b8:	4b9a      	ldr	r3, [pc, #616]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b1ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1be:	4a99      	ldr	r2, [pc, #612]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b1c0:	f023 0301 	bic.w	r3, r3, #1
 800b1c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1c8:	4b96      	ldr	r3, [pc, #600]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b1ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1ce:	4a95      	ldr	r2, [pc, #596]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b1d0:	f023 0304 	bic.w	r3, r3, #4
 800b1d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	689b      	ldr	r3, [r3, #8]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d016      	beq.n	800b20e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1e0:	f7ff f86e 	bl	800a2c0 <HAL_GetTick>
 800b1e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1e6:	e00a      	b.n	800b1fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1e8:	f7ff f86a 	bl	800a2c0 <HAL_GetTick>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	1ad3      	subs	r3, r2, r3
 800b1f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d901      	bls.n	800b1fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b1fa:	2303      	movs	r3, #3
 800b1fc:	e162      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1fe:	4b89      	ldr	r3, [pc, #548]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b204:	f003 0302 	and.w	r3, r3, #2
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d0ed      	beq.n	800b1e8 <HAL_RCC_OscConfig+0x53c>
 800b20c:	e015      	b.n	800b23a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b20e:	f7ff f857 	bl	800a2c0 <HAL_GetTick>
 800b212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b214:	e00a      	b.n	800b22c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b216:	f7ff f853 	bl	800a2c0 <HAL_GetTick>
 800b21a:	4602      	mov	r2, r0
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	1ad3      	subs	r3, r2, r3
 800b220:	f241 3288 	movw	r2, #5000	; 0x1388
 800b224:	4293      	cmp	r3, r2
 800b226:	d901      	bls.n	800b22c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b228:	2303      	movs	r3, #3
 800b22a:	e14b      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b22c:	4b7d      	ldr	r3, [pc, #500]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b22e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b232:	f003 0302 	and.w	r3, r3, #2
 800b236:	2b00      	cmp	r3, #0
 800b238:	d1ed      	bne.n	800b216 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b23a:	7ffb      	ldrb	r3, [r7, #31]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d105      	bne.n	800b24c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b240:	4b78      	ldr	r3, [pc, #480]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b244:	4a77      	ldr	r2, [pc, #476]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b24a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f003 0320 	and.w	r3, r3, #32
 800b254:	2b00      	cmp	r3, #0
 800b256:	d03c      	beq.n	800b2d2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d01c      	beq.n	800b29a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b260:	4b70      	ldr	r3, [pc, #448]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b262:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b266:	4a6f      	ldr	r2, [pc, #444]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b268:	f043 0301 	orr.w	r3, r3, #1
 800b26c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b270:	f7ff f826 	bl	800a2c0 <HAL_GetTick>
 800b274:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b276:	e008      	b.n	800b28a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b278:	f7ff f822 	bl	800a2c0 <HAL_GetTick>
 800b27c:	4602      	mov	r2, r0
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	1ad3      	subs	r3, r2, r3
 800b282:	2b02      	cmp	r3, #2
 800b284:	d901      	bls.n	800b28a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b286:	2303      	movs	r3, #3
 800b288:	e11c      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b28a:	4b66      	ldr	r3, [pc, #408]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b28c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b290:	f003 0302 	and.w	r3, r3, #2
 800b294:	2b00      	cmp	r3, #0
 800b296:	d0ef      	beq.n	800b278 <HAL_RCC_OscConfig+0x5cc>
 800b298:	e01b      	b.n	800b2d2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b29a:	4b62      	ldr	r3, [pc, #392]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b29c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2a0:	4a60      	ldr	r2, [pc, #384]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b2a2:	f023 0301 	bic.w	r3, r3, #1
 800b2a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2aa:	f7ff f809 	bl	800a2c0 <HAL_GetTick>
 800b2ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b2b0:	e008      	b.n	800b2c4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b2b2:	f7ff f805 	bl	800a2c0 <HAL_GetTick>
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	1ad3      	subs	r3, r2, r3
 800b2bc:	2b02      	cmp	r3, #2
 800b2be:	d901      	bls.n	800b2c4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b2c0:	2303      	movs	r3, #3
 800b2c2:	e0ff      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b2c4:	4b57      	ldr	r3, [pc, #348]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b2c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2ca:	f003 0302 	and.w	r3, r3, #2
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1ef      	bne.n	800b2b2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	f000 80f3 	beq.w	800b4c2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2e0:	2b02      	cmp	r3, #2
 800b2e2:	f040 80c9 	bne.w	800b478 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b2e6:	4b4f      	ldr	r3, [pc, #316]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	f003 0203 	and.w	r2, r3, #3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2f6:	429a      	cmp	r2, r3
 800b2f8:	d12c      	bne.n	800b354 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b304:	3b01      	subs	r3, #1
 800b306:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b308:	429a      	cmp	r2, r3
 800b30a:	d123      	bne.n	800b354 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b316:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b318:	429a      	cmp	r2, r3
 800b31a:	d11b      	bne.n	800b354 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b31c:	697b      	ldr	r3, [r7, #20]
 800b31e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b326:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b328:	429a      	cmp	r2, r3
 800b32a:	d113      	bne.n	800b354 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b336:	085b      	lsrs	r3, r3, #1
 800b338:	3b01      	subs	r3, #1
 800b33a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d109      	bne.n	800b354 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b34a:	085b      	lsrs	r3, r3, #1
 800b34c:	3b01      	subs	r3, #1
 800b34e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b350:	429a      	cmp	r2, r3
 800b352:	d06b      	beq.n	800b42c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b354:	69bb      	ldr	r3, [r7, #24]
 800b356:	2b0c      	cmp	r3, #12
 800b358:	d062      	beq.n	800b420 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b35a:	4b32      	ldr	r3, [pc, #200]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b362:	2b00      	cmp	r3, #0
 800b364:	d001      	beq.n	800b36a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800b366:	2301      	movs	r3, #1
 800b368:	e0ac      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b36a:	4b2e      	ldr	r3, [pc, #184]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a2d      	ldr	r2, [pc, #180]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b370:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b374:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b376:	f7fe ffa3 	bl	800a2c0 <HAL_GetTick>
 800b37a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b37c:	e008      	b.n	800b390 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b37e:	f7fe ff9f 	bl	800a2c0 <HAL_GetTick>
 800b382:	4602      	mov	r2, r0
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	2b02      	cmp	r3, #2
 800b38a:	d901      	bls.n	800b390 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800b38c:	2303      	movs	r3, #3
 800b38e:	e099      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b390:	4b24      	ldr	r3, [pc, #144]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d1f0      	bne.n	800b37e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b39c:	4b21      	ldr	r3, [pc, #132]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b39e:	68da      	ldr	r2, [r3, #12]
 800b3a0:	4b21      	ldr	r3, [pc, #132]	; (800b428 <HAL_RCC_OscConfig+0x77c>)
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b3ac:	3a01      	subs	r2, #1
 800b3ae:	0112      	lsls	r2, r2, #4
 800b3b0:	4311      	orrs	r1, r2
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b3b6:	0212      	lsls	r2, r2, #8
 800b3b8:	4311      	orrs	r1, r2
 800b3ba:	687a      	ldr	r2, [r7, #4]
 800b3bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b3be:	0852      	lsrs	r2, r2, #1
 800b3c0:	3a01      	subs	r2, #1
 800b3c2:	0552      	lsls	r2, r2, #21
 800b3c4:	4311      	orrs	r1, r2
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b3ca:	0852      	lsrs	r2, r2, #1
 800b3cc:	3a01      	subs	r2, #1
 800b3ce:	0652      	lsls	r2, r2, #25
 800b3d0:	4311      	orrs	r1, r2
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b3d6:	06d2      	lsls	r2, r2, #27
 800b3d8:	430a      	orrs	r2, r1
 800b3da:	4912      	ldr	r1, [pc, #72]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b3e0:	4b10      	ldr	r3, [pc, #64]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	4a0f      	ldr	r2, [pc, #60]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b3e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b3ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b3ec:	4b0d      	ldr	r3, [pc, #52]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b3ee:	68db      	ldr	r3, [r3, #12]
 800b3f0:	4a0c      	ldr	r2, [pc, #48]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b3f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b3f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b3f8:	f7fe ff62 	bl	800a2c0 <HAL_GetTick>
 800b3fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3fe:	e008      	b.n	800b412 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b400:	f7fe ff5e 	bl	800a2c0 <HAL_GetTick>
 800b404:	4602      	mov	r2, r0
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	1ad3      	subs	r3, r2, r3
 800b40a:	2b02      	cmp	r3, #2
 800b40c:	d901      	bls.n	800b412 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800b40e:	2303      	movs	r3, #3
 800b410:	e058      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b412:	4b04      	ldr	r3, [pc, #16]	; (800b424 <HAL_RCC_OscConfig+0x778>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d0f0      	beq.n	800b400 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b41e:	e050      	b.n	800b4c2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b420:	2301      	movs	r3, #1
 800b422:	e04f      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
 800b424:	40021000 	.word	0x40021000
 800b428:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b42c:	4b27      	ldr	r3, [pc, #156]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b434:	2b00      	cmp	r3, #0
 800b436:	d144      	bne.n	800b4c2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b438:	4b24      	ldr	r3, [pc, #144]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	4a23      	ldr	r2, [pc, #140]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b43e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b442:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b444:	4b21      	ldr	r3, [pc, #132]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b446:	68db      	ldr	r3, [r3, #12]
 800b448:	4a20      	ldr	r2, [pc, #128]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b44a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b44e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b450:	f7fe ff36 	bl	800a2c0 <HAL_GetTick>
 800b454:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b456:	e008      	b.n	800b46a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b458:	f7fe ff32 	bl	800a2c0 <HAL_GetTick>
 800b45c:	4602      	mov	r2, r0
 800b45e:	693b      	ldr	r3, [r7, #16]
 800b460:	1ad3      	subs	r3, r2, r3
 800b462:	2b02      	cmp	r3, #2
 800b464:	d901      	bls.n	800b46a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800b466:	2303      	movs	r3, #3
 800b468:	e02c      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b46a:	4b18      	ldr	r3, [pc, #96]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b472:	2b00      	cmp	r3, #0
 800b474:	d0f0      	beq.n	800b458 <HAL_RCC_OscConfig+0x7ac>
 800b476:	e024      	b.n	800b4c2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b478:	69bb      	ldr	r3, [r7, #24]
 800b47a:	2b0c      	cmp	r3, #12
 800b47c:	d01f      	beq.n	800b4be <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b47e:	4b13      	ldr	r3, [pc, #76]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	4a12      	ldr	r2, [pc, #72]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b484:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b488:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b48a:	f7fe ff19 	bl	800a2c0 <HAL_GetTick>
 800b48e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b490:	e008      	b.n	800b4a4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b492:	f7fe ff15 	bl	800a2c0 <HAL_GetTick>
 800b496:	4602      	mov	r2, r0
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	1ad3      	subs	r3, r2, r3
 800b49c:	2b02      	cmp	r3, #2
 800b49e:	d901      	bls.n	800b4a4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800b4a0:	2303      	movs	r3, #3
 800b4a2:	e00f      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b4a4:	4b09      	ldr	r3, [pc, #36]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d1f0      	bne.n	800b492 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800b4b0:	4b06      	ldr	r3, [pc, #24]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b4b2:	68da      	ldr	r2, [r3, #12]
 800b4b4:	4905      	ldr	r1, [pc, #20]	; (800b4cc <HAL_RCC_OscConfig+0x820>)
 800b4b6:	4b06      	ldr	r3, [pc, #24]	; (800b4d0 <HAL_RCC_OscConfig+0x824>)
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	60cb      	str	r3, [r1, #12]
 800b4bc:	e001      	b.n	800b4c2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e000      	b.n	800b4c4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3720      	adds	r7, #32
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	40021000 	.word	0x40021000
 800b4d0:	feeefffc 	.word	0xfeeefffc

0800b4d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b084      	sub	sp, #16
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d101      	bne.n	800b4e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	e0e7      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b4e8:	4b75      	ldr	r3, [pc, #468]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f003 0307 	and.w	r3, r3, #7
 800b4f0:	683a      	ldr	r2, [r7, #0]
 800b4f2:	429a      	cmp	r2, r3
 800b4f4:	d910      	bls.n	800b518 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4f6:	4b72      	ldr	r3, [pc, #456]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f023 0207 	bic.w	r2, r3, #7
 800b4fe:	4970      	ldr	r1, [pc, #448]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	4313      	orrs	r3, r2
 800b504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b506:	4b6e      	ldr	r3, [pc, #440]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 0307 	and.w	r3, r3, #7
 800b50e:	683a      	ldr	r2, [r7, #0]
 800b510:	429a      	cmp	r2, r3
 800b512:	d001      	beq.n	800b518 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	e0cf      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f003 0302 	and.w	r3, r3, #2
 800b520:	2b00      	cmp	r3, #0
 800b522:	d010      	beq.n	800b546 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	689a      	ldr	r2, [r3, #8]
 800b528:	4b66      	ldr	r3, [pc, #408]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b52a:	689b      	ldr	r3, [r3, #8]
 800b52c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b530:	429a      	cmp	r2, r3
 800b532:	d908      	bls.n	800b546 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b534:	4b63      	ldr	r3, [pc, #396]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	689b      	ldr	r3, [r3, #8]
 800b540:	4960      	ldr	r1, [pc, #384]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b542:	4313      	orrs	r3, r2
 800b544:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f003 0301 	and.w	r3, r3, #1
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d04c      	beq.n	800b5ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	2b03      	cmp	r3, #3
 800b558:	d107      	bne.n	800b56a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b55a:	4b5a      	ldr	r3, [pc, #360]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b562:	2b00      	cmp	r3, #0
 800b564:	d121      	bne.n	800b5aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b566:	2301      	movs	r3, #1
 800b568:	e0a6      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	2b02      	cmp	r3, #2
 800b570:	d107      	bne.n	800b582 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b572:	4b54      	ldr	r3, [pc, #336]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d115      	bne.n	800b5aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b57e:	2301      	movs	r3, #1
 800b580:	e09a      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	685b      	ldr	r3, [r3, #4]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d107      	bne.n	800b59a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b58a:	4b4e      	ldr	r3, [pc, #312]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f003 0302 	and.w	r3, r3, #2
 800b592:	2b00      	cmp	r3, #0
 800b594:	d109      	bne.n	800b5aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	e08e      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b59a:	4b4a      	ldr	r3, [pc, #296]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d101      	bne.n	800b5aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e086      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b5aa:	4b46      	ldr	r3, [pc, #280]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	f023 0203 	bic.w	r2, r3, #3
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	4943      	ldr	r1, [pc, #268]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5bc:	f7fe fe80 	bl	800a2c0 <HAL_GetTick>
 800b5c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5c2:	e00a      	b.n	800b5da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b5c4:	f7fe fe7c 	bl	800a2c0 <HAL_GetTick>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	1ad3      	subs	r3, r2, r3
 800b5ce:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d901      	bls.n	800b5da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	e06e      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5da:	4b3a      	ldr	r3, [pc, #232]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	f003 020c 	and.w	r2, r3, #12
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d1eb      	bne.n	800b5c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f003 0302 	and.w	r3, r3, #2
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d010      	beq.n	800b61a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	689a      	ldr	r2, [r3, #8]
 800b5fc:	4b31      	ldr	r3, [pc, #196]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b604:	429a      	cmp	r2, r3
 800b606:	d208      	bcs.n	800b61a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b608:	4b2e      	ldr	r3, [pc, #184]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b60a:	689b      	ldr	r3, [r3, #8]
 800b60c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	689b      	ldr	r3, [r3, #8]
 800b614:	492b      	ldr	r1, [pc, #172]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b616:	4313      	orrs	r3, r2
 800b618:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b61a:	4b29      	ldr	r3, [pc, #164]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f003 0307 	and.w	r3, r3, #7
 800b622:	683a      	ldr	r2, [r7, #0]
 800b624:	429a      	cmp	r2, r3
 800b626:	d210      	bcs.n	800b64a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b628:	4b25      	ldr	r3, [pc, #148]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f023 0207 	bic.w	r2, r3, #7
 800b630:	4923      	ldr	r1, [pc, #140]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	4313      	orrs	r3, r2
 800b636:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b638:	4b21      	ldr	r3, [pc, #132]	; (800b6c0 <HAL_RCC_ClockConfig+0x1ec>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f003 0307 	and.w	r3, r3, #7
 800b640:	683a      	ldr	r2, [r7, #0]
 800b642:	429a      	cmp	r2, r3
 800b644:	d001      	beq.n	800b64a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e036      	b.n	800b6b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f003 0304 	and.w	r3, r3, #4
 800b652:	2b00      	cmp	r3, #0
 800b654:	d008      	beq.n	800b668 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b656:	4b1b      	ldr	r3, [pc, #108]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	4918      	ldr	r1, [pc, #96]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b664:	4313      	orrs	r3, r2
 800b666:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f003 0308 	and.w	r3, r3, #8
 800b670:	2b00      	cmp	r3, #0
 800b672:	d009      	beq.n	800b688 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b674:	4b13      	ldr	r3, [pc, #76]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b676:	689b      	ldr	r3, [r3, #8]
 800b678:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	691b      	ldr	r3, [r3, #16]
 800b680:	00db      	lsls	r3, r3, #3
 800b682:	4910      	ldr	r1, [pc, #64]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b684:	4313      	orrs	r3, r2
 800b686:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b688:	f000 f824 	bl	800b6d4 <HAL_RCC_GetSysClockFreq>
 800b68c:	4602      	mov	r2, r0
 800b68e:	4b0d      	ldr	r3, [pc, #52]	; (800b6c4 <HAL_RCC_ClockConfig+0x1f0>)
 800b690:	689b      	ldr	r3, [r3, #8]
 800b692:	091b      	lsrs	r3, r3, #4
 800b694:	f003 030f 	and.w	r3, r3, #15
 800b698:	490b      	ldr	r1, [pc, #44]	; (800b6c8 <HAL_RCC_ClockConfig+0x1f4>)
 800b69a:	5ccb      	ldrb	r3, [r1, r3]
 800b69c:	f003 031f 	and.w	r3, r3, #31
 800b6a0:	fa22 f303 	lsr.w	r3, r2, r3
 800b6a4:	4a09      	ldr	r2, [pc, #36]	; (800b6cc <HAL_RCC_ClockConfig+0x1f8>)
 800b6a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b6a8:	4b09      	ldr	r3, [pc, #36]	; (800b6d0 <HAL_RCC_ClockConfig+0x1fc>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7fe fdb7 	bl	800a220 <HAL_InitTick>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	72fb      	strb	r3, [r7, #11]

  return status;
 800b6b6:	7afb      	ldrb	r3, [r7, #11]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3710      	adds	r7, #16
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	40022000 	.word	0x40022000
 800b6c4:	40021000 	.word	0x40021000
 800b6c8:	080108dc 	.word	0x080108dc
 800b6cc:	20000000 	.word	0x20000000
 800b6d0:	20000070 	.word	0x20000070

0800b6d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b089      	sub	sp, #36	; 0x24
 800b6d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	61fb      	str	r3, [r7, #28]
 800b6de:	2300      	movs	r3, #0
 800b6e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b6e2:	4b3e      	ldr	r3, [pc, #248]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b6e4:	689b      	ldr	r3, [r3, #8]
 800b6e6:	f003 030c 	and.w	r3, r3, #12
 800b6ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b6ec:	4b3b      	ldr	r3, [pc, #236]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b6ee:	68db      	ldr	r3, [r3, #12]
 800b6f0:	f003 0303 	and.w	r3, r3, #3
 800b6f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d005      	beq.n	800b708 <HAL_RCC_GetSysClockFreq+0x34>
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	2b0c      	cmp	r3, #12
 800b700:	d121      	bne.n	800b746 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2b01      	cmp	r3, #1
 800b706:	d11e      	bne.n	800b746 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b708:	4b34      	ldr	r3, [pc, #208]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f003 0308 	and.w	r3, r3, #8
 800b710:	2b00      	cmp	r3, #0
 800b712:	d107      	bne.n	800b724 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b714:	4b31      	ldr	r3, [pc, #196]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b716:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b71a:	0a1b      	lsrs	r3, r3, #8
 800b71c:	f003 030f 	and.w	r3, r3, #15
 800b720:	61fb      	str	r3, [r7, #28]
 800b722:	e005      	b.n	800b730 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b724:	4b2d      	ldr	r3, [pc, #180]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	091b      	lsrs	r3, r3, #4
 800b72a:	f003 030f 	and.w	r3, r3, #15
 800b72e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b730:	4a2b      	ldr	r2, [pc, #172]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b732:	69fb      	ldr	r3, [r7, #28]
 800b734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b738:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d10d      	bne.n	800b75c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b740:	69fb      	ldr	r3, [r7, #28]
 800b742:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b744:	e00a      	b.n	800b75c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	2b04      	cmp	r3, #4
 800b74a:	d102      	bne.n	800b752 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b74c:	4b25      	ldr	r3, [pc, #148]	; (800b7e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800b74e:	61bb      	str	r3, [r7, #24]
 800b750:	e004      	b.n	800b75c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	2b08      	cmp	r3, #8
 800b756:	d101      	bne.n	800b75c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b758:	4b23      	ldr	r3, [pc, #140]	; (800b7e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800b75a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	2b0c      	cmp	r3, #12
 800b760:	d134      	bne.n	800b7cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b762:	4b1e      	ldr	r3, [pc, #120]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b764:	68db      	ldr	r3, [r3, #12]
 800b766:	f003 0303 	and.w	r3, r3, #3
 800b76a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	2b02      	cmp	r3, #2
 800b770:	d003      	beq.n	800b77a <HAL_RCC_GetSysClockFreq+0xa6>
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	2b03      	cmp	r3, #3
 800b776:	d003      	beq.n	800b780 <HAL_RCC_GetSysClockFreq+0xac>
 800b778:	e005      	b.n	800b786 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b77a:	4b1a      	ldr	r3, [pc, #104]	; (800b7e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800b77c:	617b      	str	r3, [r7, #20]
      break;
 800b77e:	e005      	b.n	800b78c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b780:	4b19      	ldr	r3, [pc, #100]	; (800b7e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800b782:	617b      	str	r3, [r7, #20]
      break;
 800b784:	e002      	b.n	800b78c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b786:	69fb      	ldr	r3, [r7, #28]
 800b788:	617b      	str	r3, [r7, #20]
      break;
 800b78a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b78c:	4b13      	ldr	r3, [pc, #76]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	091b      	lsrs	r3, r3, #4
 800b792:	f003 0307 	and.w	r3, r3, #7
 800b796:	3301      	adds	r3, #1
 800b798:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b79a:	4b10      	ldr	r3, [pc, #64]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b79c:	68db      	ldr	r3, [r3, #12]
 800b79e:	0a1b      	lsrs	r3, r3, #8
 800b7a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7a4:	697a      	ldr	r2, [r7, #20]
 800b7a6:	fb03 f202 	mul.w	r2, r3, r2
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b7b2:	4b0a      	ldr	r3, [pc, #40]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x108>)
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	0e5b      	lsrs	r3, r3, #25
 800b7b8:	f003 0303 	and.w	r3, r3, #3
 800b7bc:	3301      	adds	r3, #1
 800b7be:	005b      	lsls	r3, r3, #1
 800b7c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b7c2:	697a      	ldr	r2, [r7, #20]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b7cc:	69bb      	ldr	r3, [r7, #24]
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3724      	adds	r7, #36	; 0x24
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d8:	4770      	bx	lr
 800b7da:	bf00      	nop
 800b7dc:	40021000 	.word	0x40021000
 800b7e0:	080108f4 	.word	0x080108f4
 800b7e4:	00f42400 	.word	0x00f42400
 800b7e8:	007a1200 	.word	0x007a1200

0800b7ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b7f0:	4b03      	ldr	r3, [pc, #12]	; (800b800 <HAL_RCC_GetHCLKFreq+0x14>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	20000000 	.word	0x20000000

0800b804 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b808:	f7ff fff0 	bl	800b7ec <HAL_RCC_GetHCLKFreq>
 800b80c:	4602      	mov	r2, r0
 800b80e:	4b06      	ldr	r3, [pc, #24]	; (800b828 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	0a1b      	lsrs	r3, r3, #8
 800b814:	f003 0307 	and.w	r3, r3, #7
 800b818:	4904      	ldr	r1, [pc, #16]	; (800b82c <HAL_RCC_GetPCLK1Freq+0x28>)
 800b81a:	5ccb      	ldrb	r3, [r1, r3]
 800b81c:	f003 031f 	and.w	r3, r3, #31
 800b820:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b824:	4618      	mov	r0, r3
 800b826:	bd80      	pop	{r7, pc}
 800b828:	40021000 	.word	0x40021000
 800b82c:	080108ec 	.word	0x080108ec

0800b830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b834:	f7ff ffda 	bl	800b7ec <HAL_RCC_GetHCLKFreq>
 800b838:	4602      	mov	r2, r0
 800b83a:	4b06      	ldr	r3, [pc, #24]	; (800b854 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	0adb      	lsrs	r3, r3, #11
 800b840:	f003 0307 	and.w	r3, r3, #7
 800b844:	4904      	ldr	r1, [pc, #16]	; (800b858 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b846:	5ccb      	ldrb	r3, [r1, r3]
 800b848:	f003 031f 	and.w	r3, r3, #31
 800b84c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b850:	4618      	mov	r0, r3
 800b852:	bd80      	pop	{r7, pc}
 800b854:	40021000 	.word	0x40021000
 800b858:	080108ec 	.word	0x080108ec

0800b85c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b086      	sub	sp, #24
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b864:	2300      	movs	r3, #0
 800b866:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b868:	4b2a      	ldr	r3, [pc, #168]	; (800b914 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b86a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b86c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b870:	2b00      	cmp	r3, #0
 800b872:	d003      	beq.n	800b87c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b874:	f7ff f9b6 	bl	800abe4 <HAL_PWREx_GetVoltageRange>
 800b878:	6178      	str	r0, [r7, #20]
 800b87a:	e014      	b.n	800b8a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b87c:	4b25      	ldr	r3, [pc, #148]	; (800b914 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b87e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b880:	4a24      	ldr	r2, [pc, #144]	; (800b914 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b882:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b886:	6593      	str	r3, [r2, #88]	; 0x58
 800b888:	4b22      	ldr	r3, [pc, #136]	; (800b914 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b88a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b88c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b890:	60fb      	str	r3, [r7, #12]
 800b892:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b894:	f7ff f9a6 	bl	800abe4 <HAL_PWREx_GetVoltageRange>
 800b898:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b89a:	4b1e      	ldr	r3, [pc, #120]	; (800b914 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b89c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b89e:	4a1d      	ldr	r2, [pc, #116]	; (800b914 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b8a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b8a4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8ac:	d10b      	bne.n	800b8c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2b80      	cmp	r3, #128	; 0x80
 800b8b2:	d919      	bls.n	800b8e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2ba0      	cmp	r3, #160	; 0xa0
 800b8b8:	d902      	bls.n	800b8c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b8ba:	2302      	movs	r3, #2
 800b8bc:	613b      	str	r3, [r7, #16]
 800b8be:	e013      	b.n	800b8e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	613b      	str	r3, [r7, #16]
 800b8c4:	e010      	b.n	800b8e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2b80      	cmp	r3, #128	; 0x80
 800b8ca:	d902      	bls.n	800b8d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b8cc:	2303      	movs	r3, #3
 800b8ce:	613b      	str	r3, [r7, #16]
 800b8d0:	e00a      	b.n	800b8e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2b80      	cmp	r3, #128	; 0x80
 800b8d6:	d102      	bne.n	800b8de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b8d8:	2302      	movs	r3, #2
 800b8da:	613b      	str	r3, [r7, #16]
 800b8dc:	e004      	b.n	800b8e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b70      	cmp	r3, #112	; 0x70
 800b8e2:	d101      	bne.n	800b8e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b8e8:	4b0b      	ldr	r3, [pc, #44]	; (800b918 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f023 0207 	bic.w	r2, r3, #7
 800b8f0:	4909      	ldr	r1, [pc, #36]	; (800b918 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b8f2:	693b      	ldr	r3, [r7, #16]
 800b8f4:	4313      	orrs	r3, r2
 800b8f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b8f8:	4b07      	ldr	r3, [pc, #28]	; (800b918 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f003 0307 	and.w	r3, r3, #7
 800b900:	693a      	ldr	r2, [r7, #16]
 800b902:	429a      	cmp	r2, r3
 800b904:	d001      	beq.n	800b90a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b906:	2301      	movs	r3, #1
 800b908:	e000      	b.n	800b90c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b90a:	2300      	movs	r3, #0
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3718      	adds	r7, #24
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}
 800b914:	40021000 	.word	0x40021000
 800b918:	40022000 	.word	0x40022000

0800b91c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b086      	sub	sp, #24
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b924:	2300      	movs	r3, #0
 800b926:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b928:	2300      	movs	r3, #0
 800b92a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b934:	2b00      	cmp	r3, #0
 800b936:	d031      	beq.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b93c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b940:	d01a      	beq.n	800b978 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800b942:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b946:	d814      	bhi.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d009      	beq.n	800b960 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b94c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b950:	d10f      	bne.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800b952:	4b5d      	ldr	r3, [pc, #372]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	4a5c      	ldr	r2, [pc, #368]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b95c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b95e:	e00c      	b.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	3304      	adds	r3, #4
 800b964:	2100      	movs	r1, #0
 800b966:	4618      	mov	r0, r3
 800b968:	f000 fa22 	bl	800bdb0 <RCCEx_PLLSAI1_Config>
 800b96c:	4603      	mov	r3, r0
 800b96e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b970:	e003      	b.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b972:	2301      	movs	r3, #1
 800b974:	74fb      	strb	r3, [r7, #19]
      break;
 800b976:	e000      	b.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800b978:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b97a:	7cfb      	ldrb	r3, [r7, #19]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d10b      	bne.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b980:	4b51      	ldr	r3, [pc, #324]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b986:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b98e:	494e      	ldr	r1, [pc, #312]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b990:	4313      	orrs	r3, r2
 800b992:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b996:	e001      	b.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b998:	7cfb      	ldrb	r3, [r7, #19]
 800b99a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	f000 809e 	beq.w	800bae6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b9ae:	4b46      	ldr	r3, [pc, #280]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b9b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d101      	bne.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e000      	b.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800b9be:	2300      	movs	r3, #0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d00d      	beq.n	800b9e0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b9c4:	4b40      	ldr	r3, [pc, #256]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b9c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9c8:	4a3f      	ldr	r2, [pc, #252]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b9ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b9ce:	6593      	str	r3, [r2, #88]	; 0x58
 800b9d0:	4b3d      	ldr	r3, [pc, #244]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b9d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b9d8:	60bb      	str	r3, [r7, #8]
 800b9da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b9dc:	2301      	movs	r3, #1
 800b9de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9e0:	4b3a      	ldr	r3, [pc, #232]	; (800bacc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	4a39      	ldr	r2, [pc, #228]	; (800bacc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b9e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b9ec:	f7fe fc68 	bl	800a2c0 <HAL_GetTick>
 800b9f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b9f2:	e009      	b.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b9f4:	f7fe fc64 	bl	800a2c0 <HAL_GetTick>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	1ad3      	subs	r3, r2, r3
 800b9fe:	2b02      	cmp	r3, #2
 800ba00:	d902      	bls.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800ba02:	2303      	movs	r3, #3
 800ba04:	74fb      	strb	r3, [r7, #19]
        break;
 800ba06:	e005      	b.n	800ba14 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800ba08:	4b30      	ldr	r3, [pc, #192]	; (800bacc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d0ef      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800ba14:	7cfb      	ldrb	r3, [r7, #19]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d15a      	bne.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ba1a:	4b2b      	ldr	r3, [pc, #172]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba24:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d01e      	beq.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba30:	697a      	ldr	r2, [r7, #20]
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d019      	beq.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ba36:	4b24      	ldr	r3, [pc, #144]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba40:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba42:	4b21      	ldr	r3, [pc, #132]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba48:	4a1f      	ldr	r2, [pc, #124]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba52:	4b1d      	ldr	r3, [pc, #116]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba58:	4a1b      	ldr	r2, [pc, #108]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ba62:	4a19      	ldr	r2, [pc, #100]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	f003 0301 	and.w	r3, r3, #1
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d016      	beq.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba74:	f7fe fc24 	bl	800a2c0 <HAL_GetTick>
 800ba78:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba7a:	e00b      	b.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba7c:	f7fe fc20 	bl	800a2c0 <HAL_GetTick>
 800ba80:	4602      	mov	r2, r0
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	1ad3      	subs	r3, r2, r3
 800ba86:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d902      	bls.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800ba8e:	2303      	movs	r3, #3
 800ba90:	74fb      	strb	r3, [r7, #19]
            break;
 800ba92:	e006      	b.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba94:	4b0c      	ldr	r3, [pc, #48]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ba96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba9a:	f003 0302 	and.w	r3, r3, #2
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d0ec      	beq.n	800ba7c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800baa2:	7cfb      	ldrb	r3, [r7, #19]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10b      	bne.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800baa8:	4b07      	ldr	r3, [pc, #28]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800baaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bab6:	4904      	ldr	r1, [pc, #16]	; (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bab8:	4313      	orrs	r3, r2
 800baba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800babe:	e009      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bac0:	7cfb      	ldrb	r3, [r7, #19]
 800bac2:	74bb      	strb	r3, [r7, #18]
 800bac4:	e006      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800bac6:	bf00      	nop
 800bac8:	40021000 	.word	0x40021000
 800bacc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bad0:	7cfb      	ldrb	r3, [r7, #19]
 800bad2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bad4:	7c7b      	ldrb	r3, [r7, #17]
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d105      	bne.n	800bae6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bada:	4b8d      	ldr	r3, [pc, #564]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800badc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bade:	4a8c      	ldr	r2, [pc, #560]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bae0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bae4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f003 0301 	and.w	r3, r3, #1
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d00a      	beq.n	800bb08 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800baf2:	4b87      	ldr	r3, [pc, #540]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800baf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baf8:	f023 0203 	bic.w	r2, r3, #3
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6a1b      	ldr	r3, [r3, #32]
 800bb00:	4983      	ldr	r1, [pc, #524]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb02:	4313      	orrs	r3, r2
 800bb04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f003 0302 	and.w	r3, r3, #2
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d00a      	beq.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bb14:	4b7e      	ldr	r3, [pc, #504]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb1a:	f023 020c 	bic.w	r2, r3, #12
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb22:	497b      	ldr	r1, [pc, #492]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb24:	4313      	orrs	r3, r2
 800bb26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f003 0304 	and.w	r3, r3, #4
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d00a      	beq.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bb36:	4b76      	ldr	r3, [pc, #472]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb44:	4972      	ldr	r1, [pc, #456]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb46:	4313      	orrs	r3, r2
 800bb48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f003 0320 	and.w	r3, r3, #32
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d00a      	beq.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb58:	4b6d      	ldr	r3, [pc, #436]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb66:	496a      	ldr	r1, [pc, #424]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb68:	4313      	orrs	r3, r2
 800bb6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d00a      	beq.n	800bb90 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bb7a:	4b65      	ldr	r3, [pc, #404]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb80:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb88:	4961      	ldr	r1, [pc, #388]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d00a      	beq.n	800bbb2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bb9c:	4b5c      	ldr	r3, [pc, #368]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bba2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbaa:	4959      	ldr	r1, [pc, #356]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bbac:	4313      	orrs	r3, r2
 800bbae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d00a      	beq.n	800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bbbe:	4b54      	ldr	r3, [pc, #336]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bbc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbc4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbcc:	4950      	ldr	r1, [pc, #320]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d00a      	beq.n	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bbe0:	4b4b      	ldr	r3, [pc, #300]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bbe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbe6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbee:	4948      	ldr	r1, [pc, #288]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d00a      	beq.n	800bc18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bc02:	4b43      	ldr	r3, [pc, #268]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc10:	493f      	ldr	r1, [pc, #252]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc12:	4313      	orrs	r3, r2
 800bc14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d028      	beq.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bc24:	4b3a      	ldr	r3, [pc, #232]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc32:	4937      	ldr	r1, [pc, #220]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc34:	4313      	orrs	r3, r2
 800bc36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc42:	d106      	bne.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc44:	4b32      	ldr	r3, [pc, #200]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc46:	68db      	ldr	r3, [r3, #12]
 800bc48:	4a31      	ldr	r2, [pc, #196]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc4e:	60d3      	str	r3, [r2, #12]
 800bc50:	e011      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bc5a:	d10c      	bne.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	3304      	adds	r3, #4
 800bc60:	2101      	movs	r1, #1
 800bc62:	4618      	mov	r0, r3
 800bc64:	f000 f8a4 	bl	800bdb0 <RCCEx_PLLSAI1_Config>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800bc6c:	7cfb      	ldrb	r3, [r7, #19]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d001      	beq.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800bc72:	7cfb      	ldrb	r3, [r7, #19]
 800bc74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d028      	beq.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bc82:	4b23      	ldr	r3, [pc, #140]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc88:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc90:	491f      	ldr	r1, [pc, #124]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bc92:	4313      	orrs	r3, r2
 800bc94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bca0:	d106      	bne.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bca2:	4b1b      	ldr	r3, [pc, #108]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bca4:	68db      	ldr	r3, [r3, #12]
 800bca6:	4a1a      	ldr	r2, [pc, #104]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bca8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcac:	60d3      	str	r3, [r2, #12]
 800bcae:	e011      	b.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bcb8:	d10c      	bne.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	3304      	adds	r3, #4
 800bcbe:	2101      	movs	r1, #1
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f000 f875 	bl	800bdb0 <RCCEx_PLLSAI1_Config>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bcca:	7cfb      	ldrb	r3, [r7, #19]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d001      	beq.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800bcd0:	7cfb      	ldrb	r3, [r7, #19]
 800bcd2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d02b      	beq.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bce0:	4b0b      	ldr	r3, [pc, #44]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bce6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcee:	4908      	ldr	r1, [pc, #32]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcfa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bcfe:	d109      	bne.n	800bd14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd00:	4b03      	ldr	r3, [pc, #12]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bd02:	68db      	ldr	r3, [r3, #12]
 800bd04:	4a02      	ldr	r2, [pc, #8]	; (800bd10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bd06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd0a:	60d3      	str	r3, [r2, #12]
 800bd0c:	e014      	b.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800bd0e:	bf00      	nop
 800bd10:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bd1c:	d10c      	bne.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	3304      	adds	r3, #4
 800bd22:	2101      	movs	r1, #1
 800bd24:	4618      	mov	r0, r3
 800bd26:	f000 f843 	bl	800bdb0 <RCCEx_PLLSAI1_Config>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd2e:	7cfb      	ldrb	r3, [r7, #19]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d001      	beq.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800bd34:	7cfb      	ldrb	r3, [r7, #19]
 800bd36:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d01c      	beq.n	800bd7e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bd44:	4b19      	ldr	r3, [pc, #100]	; (800bdac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bd46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd4a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd52:	4916      	ldr	r1, [pc, #88]	; (800bdac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bd54:	4313      	orrs	r3, r2
 800bd56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd62:	d10c      	bne.n	800bd7e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	3304      	adds	r3, #4
 800bd68:	2102      	movs	r1, #2
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f000 f820 	bl	800bdb0 <RCCEx_PLLSAI1_Config>
 800bd70:	4603      	mov	r3, r0
 800bd72:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd74:	7cfb      	ldrb	r3, [r7, #19]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d001      	beq.n	800bd7e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800bd7a:	7cfb      	ldrb	r3, [r7, #19]
 800bd7c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d00a      	beq.n	800bda0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bd8a:	4b08      	ldr	r3, [pc, #32]	; (800bdac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bd8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd90:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd98:	4904      	ldr	r1, [pc, #16]	; (800bdac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800bda0:	7cbb      	ldrb	r3, [r7, #18]
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3718      	adds	r7, #24
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}
 800bdaa:	bf00      	nop
 800bdac:	40021000 	.word	0x40021000

0800bdb0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800bdbe:	4b74      	ldr	r3, [pc, #464]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	f003 0303 	and.w	r3, r3, #3
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d018      	beq.n	800bdfc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800bdca:	4b71      	ldr	r3, [pc, #452]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	f003 0203 	and.w	r2, r3, #3
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d10d      	bne.n	800bdf6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
       ||
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d009      	beq.n	800bdf6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800bde2:	4b6b      	ldr	r3, [pc, #428]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	091b      	lsrs	r3, r3, #4
 800bde8:	f003 0307 	and.w	r3, r3, #7
 800bdec:	1c5a      	adds	r2, r3, #1
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	685b      	ldr	r3, [r3, #4]
       ||
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d047      	beq.n	800be86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	73fb      	strb	r3, [r7, #15]
 800bdfa:	e044      	b.n	800be86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2b03      	cmp	r3, #3
 800be02:	d018      	beq.n	800be36 <RCCEx_PLLSAI1_Config+0x86>
 800be04:	2b03      	cmp	r3, #3
 800be06:	d825      	bhi.n	800be54 <RCCEx_PLLSAI1_Config+0xa4>
 800be08:	2b01      	cmp	r3, #1
 800be0a:	d002      	beq.n	800be12 <RCCEx_PLLSAI1_Config+0x62>
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d009      	beq.n	800be24 <RCCEx_PLLSAI1_Config+0x74>
 800be10:	e020      	b.n	800be54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800be12:	4b5f      	ldr	r3, [pc, #380]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 0302 	and.w	r3, r3, #2
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d11d      	bne.n	800be5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800be1e:	2301      	movs	r3, #1
 800be20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800be22:	e01a      	b.n	800be5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800be24:	4b5a      	ldr	r3, [pc, #360]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d116      	bne.n	800be5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800be30:	2301      	movs	r3, #1
 800be32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800be34:	e013      	b.n	800be5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800be36:	4b56      	ldr	r3, [pc, #344]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d10f      	bne.n	800be62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800be42:	4b53      	ldr	r3, [pc, #332]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d109      	bne.n	800be62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800be4e:	2301      	movs	r3, #1
 800be50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800be52:	e006      	b.n	800be62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800be54:	2301      	movs	r3, #1
 800be56:	73fb      	strb	r3, [r7, #15]
      break;
 800be58:	e004      	b.n	800be64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800be5a:	bf00      	nop
 800be5c:	e002      	b.n	800be64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800be5e:	bf00      	nop
 800be60:	e000      	b.n	800be64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800be62:	bf00      	nop
    }

    if(status == HAL_OK)
 800be64:	7bfb      	ldrb	r3, [r7, #15]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d10d      	bne.n	800be86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800be6a:	4b49      	ldr	r3, [pc, #292]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be6c:	68db      	ldr	r3, [r3, #12]
 800be6e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6819      	ldr	r1, [r3, #0]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	685b      	ldr	r3, [r3, #4]
 800be7a:	3b01      	subs	r3, #1
 800be7c:	011b      	lsls	r3, r3, #4
 800be7e:	430b      	orrs	r3, r1
 800be80:	4943      	ldr	r1, [pc, #268]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be82:	4313      	orrs	r3, r2
 800be84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800be86:	7bfb      	ldrb	r3, [r7, #15]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d17c      	bne.n	800bf86 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800be8c:	4b40      	ldr	r3, [pc, #256]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a3f      	ldr	r2, [pc, #252]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800be92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800be96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be98:	f7fe fa12 	bl	800a2c0 <HAL_GetTick>
 800be9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800be9e:	e009      	b.n	800beb4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bea0:	f7fe fa0e 	bl	800a2c0 <HAL_GetTick>
 800bea4:	4602      	mov	r2, r0
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	2b02      	cmp	r3, #2
 800beac:	d902      	bls.n	800beb4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800beae:	2303      	movs	r3, #3
 800beb0:	73fb      	strb	r3, [r7, #15]
        break;
 800beb2:	e005      	b.n	800bec0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800beb4:	4b36      	ldr	r3, [pc, #216]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d1ef      	bne.n	800bea0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800bec0:	7bfb      	ldrb	r3, [r7, #15]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d15f      	bne.n	800bf86 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d110      	bne.n	800beee <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800becc:	4b30      	ldr	r3, [pc, #192]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bece:	691b      	ldr	r3, [r3, #16]
 800bed0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800bed4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	6892      	ldr	r2, [r2, #8]
 800bedc:	0211      	lsls	r1, r2, #8
 800bede:	687a      	ldr	r2, [r7, #4]
 800bee0:	68d2      	ldr	r2, [r2, #12]
 800bee2:	06d2      	lsls	r2, r2, #27
 800bee4:	430a      	orrs	r2, r1
 800bee6:	492a      	ldr	r1, [pc, #168]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bee8:	4313      	orrs	r3, r2
 800beea:	610b      	str	r3, [r1, #16]
 800beec:	e027      	b.n	800bf3e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d112      	bne.n	800bf1a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bef4:	4b26      	ldr	r3, [pc, #152]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bef6:	691b      	ldr	r3, [r3, #16]
 800bef8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800befc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	6892      	ldr	r2, [r2, #8]
 800bf04:	0211      	lsls	r1, r2, #8
 800bf06:	687a      	ldr	r2, [r7, #4]
 800bf08:	6912      	ldr	r2, [r2, #16]
 800bf0a:	0852      	lsrs	r2, r2, #1
 800bf0c:	3a01      	subs	r2, #1
 800bf0e:	0552      	lsls	r2, r2, #21
 800bf10:	430a      	orrs	r2, r1
 800bf12:	491f      	ldr	r1, [pc, #124]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf14:	4313      	orrs	r3, r2
 800bf16:	610b      	str	r3, [r1, #16]
 800bf18:	e011      	b.n	800bf3e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bf1a:	4b1d      	ldr	r3, [pc, #116]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf1c:	691b      	ldr	r3, [r3, #16]
 800bf1e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800bf22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	6892      	ldr	r2, [r2, #8]
 800bf2a:	0211      	lsls	r1, r2, #8
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	6952      	ldr	r2, [r2, #20]
 800bf30:	0852      	lsrs	r2, r2, #1
 800bf32:	3a01      	subs	r2, #1
 800bf34:	0652      	lsls	r2, r2, #25
 800bf36:	430a      	orrs	r2, r1
 800bf38:	4915      	ldr	r1, [pc, #84]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf3a:	4313      	orrs	r3, r2
 800bf3c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800bf3e:	4b14      	ldr	r3, [pc, #80]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	4a13      	ldr	r2, [pc, #76]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bf48:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf4a:	f7fe f9b9 	bl	800a2c0 <HAL_GetTick>
 800bf4e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bf50:	e009      	b.n	800bf66 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bf52:	f7fe f9b5 	bl	800a2c0 <HAL_GetTick>
 800bf56:	4602      	mov	r2, r0
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	1ad3      	subs	r3, r2, r3
 800bf5c:	2b02      	cmp	r3, #2
 800bf5e:	d902      	bls.n	800bf66 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800bf60:	2303      	movs	r3, #3
 800bf62:	73fb      	strb	r3, [r7, #15]
          break;
 800bf64:	e005      	b.n	800bf72 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bf66:	4b0a      	ldr	r3, [pc, #40]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d0ef      	beq.n	800bf52 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800bf72:	7bfb      	ldrb	r3, [r7, #15]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d106      	bne.n	800bf86 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800bf78:	4b05      	ldr	r3, [pc, #20]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf7a:	691a      	ldr	r2, [r3, #16]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	699b      	ldr	r3, [r3, #24]
 800bf80:	4903      	ldr	r1, [pc, #12]	; (800bf90 <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf82:	4313      	orrs	r3, r2
 800bf84:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800bf86:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3710      	adds	r7, #16
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}
 800bf90:	40021000 	.word	0x40021000

0800bf94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b084      	sub	sp, #16
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d101      	bne.n	800bfa6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e095      	b.n	800c0d2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d108      	bne.n	800bfc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	685b      	ldr	r3, [r3, #4]
 800bfb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bfb6:	d009      	beq.n	800bfcc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	61da      	str	r2, [r3, #28]
 800bfbe:	e005      	b.n	800bfcc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bfd8:	b2db      	uxtb	r3, r3
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d106      	bne.n	800bfec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f7f5 f996 	bl	8001318 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2202      	movs	r2, #2
 800bff0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	681a      	ldr	r2, [r3, #0]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c002:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	68db      	ldr	r3, [r3, #12]
 800c008:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c00c:	d902      	bls.n	800c014 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c00e:	2300      	movs	r3, #0
 800c010:	60fb      	str	r3, [r7, #12]
 800c012:	e002      	b.n	800c01a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c018:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	68db      	ldr	r3, [r3, #12]
 800c01e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c022:	d007      	beq.n	800c034 <HAL_SPI_Init+0xa0>
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	68db      	ldr	r3, [r3, #12]
 800c028:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c02c:	d002      	beq.n	800c034 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2200      	movs	r2, #0
 800c032:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	689b      	ldr	r3, [r3, #8]
 800c040:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c044:	431a      	orrs	r2, r3
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	691b      	ldr	r3, [r3, #16]
 800c04a:	f003 0302 	and.w	r3, r3, #2
 800c04e:	431a      	orrs	r2, r3
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	695b      	ldr	r3, [r3, #20]
 800c054:	f003 0301 	and.w	r3, r3, #1
 800c058:	431a      	orrs	r2, r3
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	699b      	ldr	r3, [r3, #24]
 800c05e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c062:	431a      	orrs	r2, r3
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	69db      	ldr	r3, [r3, #28]
 800c068:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c06c:	431a      	orrs	r2, r3
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6a1b      	ldr	r3, [r3, #32]
 800c072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c076:	ea42 0103 	orr.w	r1, r2, r3
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c07e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	430a      	orrs	r2, r1
 800c088:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	699b      	ldr	r3, [r3, #24]
 800c08e:	0c1b      	lsrs	r3, r3, #16
 800c090:	f003 0204 	and.w	r2, r3, #4
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c098:	f003 0310 	and.w	r3, r3, #16
 800c09c:	431a      	orrs	r2, r3
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0a2:	f003 0308 	and.w	r3, r3, #8
 800c0a6:	431a      	orrs	r2, r3
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	68db      	ldr	r3, [r3, #12]
 800c0ac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c0b0:	ea42 0103 	orr.w	r1, r2, r3
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	430a      	orrs	r2, r1
 800c0c0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3710      	adds	r7, #16
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}

0800c0da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c0da:	b580      	push	{r7, lr}
 800c0dc:	b088      	sub	sp, #32
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	60f8      	str	r0, [r7, #12]
 800c0e2:	60b9      	str	r1, [r7, #8]
 800c0e4:	603b      	str	r3, [r7, #0]
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d101      	bne.n	800c0fc <HAL_SPI_Transmit+0x22>
 800c0f8:	2302      	movs	r3, #2
 800c0fa:	e158      	b.n	800c3ae <HAL_SPI_Transmit+0x2d4>
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	2201      	movs	r2, #1
 800c100:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c104:	f7fe f8dc 	bl	800a2c0 <HAL_GetTick>
 800c108:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c10a:	88fb      	ldrh	r3, [r7, #6]
 800c10c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c114:	b2db      	uxtb	r3, r3
 800c116:	2b01      	cmp	r3, #1
 800c118:	d002      	beq.n	800c120 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c11a:	2302      	movs	r3, #2
 800c11c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c11e:	e13d      	b.n	800c39c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d002      	beq.n	800c12c <HAL_SPI_Transmit+0x52>
 800c126:	88fb      	ldrh	r3, [r7, #6]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d102      	bne.n	800c132 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c12c:	2301      	movs	r3, #1
 800c12e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c130:	e134      	b.n	800c39c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	2203      	movs	r2, #3
 800c136:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2200      	movs	r2, #0
 800c13e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	68ba      	ldr	r2, [r7, #8]
 800c144:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	88fa      	ldrh	r2, [r7, #6]
 800c14a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	88fa      	ldrh	r2, [r7, #6]
 800c150:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2200      	movs	r2, #0
 800c156:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	2200      	movs	r2, #0
 800c15c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	2200      	movs	r2, #0
 800c164:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2200      	movs	r2, #0
 800c16c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2200      	movs	r2, #0
 800c172:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c17c:	d10f      	bne.n	800c19e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c18c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c19c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1a8:	2b40      	cmp	r3, #64	; 0x40
 800c1aa:	d007      	beq.n	800c1bc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	681a      	ldr	r2, [r3, #0]
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c1ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c1c4:	d94b      	bls.n	800c25e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	685b      	ldr	r3, [r3, #4]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d002      	beq.n	800c1d4 <HAL_SPI_Transmit+0xfa>
 800c1ce:	8afb      	ldrh	r3, [r7, #22]
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d13e      	bne.n	800c252 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1d8:	881a      	ldrh	r2, [r3, #0]
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1e4:	1c9a      	adds	r2, r3, #2
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1ee:	b29b      	uxth	r3, r3
 800c1f0:	3b01      	subs	r3, #1
 800c1f2:	b29a      	uxth	r2, r3
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c1f8:	e02b      	b.n	800c252 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	689b      	ldr	r3, [r3, #8]
 800c200:	f003 0302 	and.w	r3, r3, #2
 800c204:	2b02      	cmp	r3, #2
 800c206:	d112      	bne.n	800c22e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c20c:	881a      	ldrh	r2, [r3, #0]
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c218:	1c9a      	adds	r2, r3, #2
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c222:	b29b      	uxth	r3, r3
 800c224:	3b01      	subs	r3, #1
 800c226:	b29a      	uxth	r2, r3
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c22c:	e011      	b.n	800c252 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c22e:	f7fe f847 	bl	800a2c0 <HAL_GetTick>
 800c232:	4602      	mov	r2, r0
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	1ad3      	subs	r3, r2, r3
 800c238:	683a      	ldr	r2, [r7, #0]
 800c23a:	429a      	cmp	r2, r3
 800c23c:	d803      	bhi.n	800c246 <HAL_SPI_Transmit+0x16c>
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c244:	d102      	bne.n	800c24c <HAL_SPI_Transmit+0x172>
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d102      	bne.n	800c252 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800c24c:	2303      	movs	r3, #3
 800c24e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c250:	e0a4      	b.n	800c39c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c256:	b29b      	uxth	r3, r3
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d1ce      	bne.n	800c1fa <HAL_SPI_Transmit+0x120>
 800c25c:	e07c      	b.n	800c358 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	685b      	ldr	r3, [r3, #4]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d002      	beq.n	800c26c <HAL_SPI_Transmit+0x192>
 800c266:	8afb      	ldrh	r3, [r7, #22]
 800c268:	2b01      	cmp	r3, #1
 800c26a:	d170      	bne.n	800c34e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c270:	b29b      	uxth	r3, r3
 800c272:	2b01      	cmp	r3, #1
 800c274:	d912      	bls.n	800c29c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c27a:	881a      	ldrh	r2, [r3, #0]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c286:	1c9a      	adds	r2, r3, #2
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c290:	b29b      	uxth	r3, r3
 800c292:	3b02      	subs	r3, #2
 800c294:	b29a      	uxth	r2, r3
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c29a:	e058      	b.n	800c34e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	330c      	adds	r3, #12
 800c2a6:	7812      	ldrb	r2, [r2, #0]
 800c2a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2ae:	1c5a      	adds	r2, r3, #1
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c2b8:	b29b      	uxth	r3, r3
 800c2ba:	3b01      	subs	r3, #1
 800c2bc:	b29a      	uxth	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c2c2:	e044      	b.n	800c34e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	f003 0302 	and.w	r3, r3, #2
 800c2ce:	2b02      	cmp	r3, #2
 800c2d0:	d12b      	bne.n	800c32a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c2d6:	b29b      	uxth	r3, r3
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d912      	bls.n	800c302 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2e0:	881a      	ldrh	r2, [r3, #0]
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2ec:	1c9a      	adds	r2, r3, #2
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c2f6:	b29b      	uxth	r3, r3
 800c2f8:	3b02      	subs	r3, #2
 800c2fa:	b29a      	uxth	r2, r3
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c300:	e025      	b.n	800c34e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	330c      	adds	r3, #12
 800c30c:	7812      	ldrb	r2, [r2, #0]
 800c30e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c314:	1c5a      	adds	r2, r3, #1
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c31e:	b29b      	uxth	r3, r3
 800c320:	3b01      	subs	r3, #1
 800c322:	b29a      	uxth	r2, r3
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c328:	e011      	b.n	800c34e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c32a:	f7fd ffc9 	bl	800a2c0 <HAL_GetTick>
 800c32e:	4602      	mov	r2, r0
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	1ad3      	subs	r3, r2, r3
 800c334:	683a      	ldr	r2, [r7, #0]
 800c336:	429a      	cmp	r2, r3
 800c338:	d803      	bhi.n	800c342 <HAL_SPI_Transmit+0x268>
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c340:	d102      	bne.n	800c348 <HAL_SPI_Transmit+0x26e>
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d102      	bne.n	800c34e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800c348:	2303      	movs	r3, #3
 800c34a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c34c:	e026      	b.n	800c39c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c352:	b29b      	uxth	r3, r3
 800c354:	2b00      	cmp	r3, #0
 800c356:	d1b5      	bne.n	800c2c4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c358:	69ba      	ldr	r2, [r7, #24]
 800c35a:	6839      	ldr	r1, [r7, #0]
 800c35c:	68f8      	ldr	r0, [r7, #12]
 800c35e:	f000 fce3 	bl	800cd28 <SPI_EndRxTxTransaction>
 800c362:	4603      	mov	r3, r0
 800c364:	2b00      	cmp	r3, #0
 800c366:	d002      	beq.n	800c36e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2220      	movs	r2, #32
 800c36c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	689b      	ldr	r3, [r3, #8]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d10a      	bne.n	800c38c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c376:	2300      	movs	r3, #0
 800c378:	613b      	str	r3, [r7, #16]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	613b      	str	r3, [r7, #16]
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	613b      	str	r3, [r7, #16]
 800c38a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c390:	2b00      	cmp	r3, #0
 800c392:	d002      	beq.n	800c39a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	77fb      	strb	r3, [r7, #31]
 800c398:	e000      	b.n	800c39c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800c39a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2201      	movs	r2, #1
 800c3a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c3ac:	7ffb      	ldrb	r3, [r7, #31]
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3720      	adds	r7, #32
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}

0800c3b6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c3b6:	b580      	push	{r7, lr}
 800c3b8:	b088      	sub	sp, #32
 800c3ba:	af02      	add	r7, sp, #8
 800c3bc:	60f8      	str	r0, [r7, #12]
 800c3be:	60b9      	str	r1, [r7, #8]
 800c3c0:	603b      	str	r3, [r7, #0]
 800c3c2:	4613      	mov	r3, r2
 800c3c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c3d2:	d112      	bne.n	800c3fa <HAL_SPI_Receive+0x44>
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d10e      	bne.n	800c3fa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	2204      	movs	r2, #4
 800c3e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c3e4:	88fa      	ldrh	r2, [r7, #6]
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	9300      	str	r3, [sp, #0]
 800c3ea:	4613      	mov	r3, r2
 800c3ec:	68ba      	ldr	r2, [r7, #8]
 800c3ee:	68b9      	ldr	r1, [r7, #8]
 800c3f0:	68f8      	ldr	r0, [r7, #12]
 800c3f2:	f000 f910 	bl	800c616 <HAL_SPI_TransmitReceive>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	e109      	b.n	800c60e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c400:	2b01      	cmp	r3, #1
 800c402:	d101      	bne.n	800c408 <HAL_SPI_Receive+0x52>
 800c404:	2302      	movs	r3, #2
 800c406:	e102      	b.n	800c60e <HAL_SPI_Receive+0x258>
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	2201      	movs	r2, #1
 800c40c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c410:	f7fd ff56 	bl	800a2c0 <HAL_GetTick>
 800c414:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c41c:	b2db      	uxtb	r3, r3
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d002      	beq.n	800c428 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c422:	2302      	movs	r3, #2
 800c424:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c426:	e0e9      	b.n	800c5fc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d002      	beq.n	800c434 <HAL_SPI_Receive+0x7e>
 800c42e:	88fb      	ldrh	r3, [r7, #6]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d102      	bne.n	800c43a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c434:	2301      	movs	r3, #1
 800c436:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c438:	e0e0      	b.n	800c5fc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	2204      	movs	r2, #4
 800c43e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	2200      	movs	r2, #0
 800c446:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	68ba      	ldr	r2, [r7, #8]
 800c44c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	88fa      	ldrh	r2, [r7, #6]
 800c452:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	88fa      	ldrh	r2, [r7, #6]
 800c45a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2200      	movs	r2, #0
 800c462:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2200      	movs	r2, #0
 800c468:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	2200      	movs	r2, #0
 800c46e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	2200      	movs	r2, #0
 800c474:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	2200      	movs	r2, #0
 800c47a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	68db      	ldr	r3, [r3, #12]
 800c480:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c484:	d908      	bls.n	800c498 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	685a      	ldr	r2, [r3, #4]
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c494:	605a      	str	r2, [r3, #4]
 800c496:	e007      	b.n	800c4a8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	685a      	ldr	r2, [r3, #4]
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c4a6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c4b0:	d10f      	bne.n	800c4d2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	681a      	ldr	r2, [r3, #0]
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c4c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	681a      	ldr	r2, [r3, #0]
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c4d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4dc:	2b40      	cmp	r3, #64	; 0x40
 800c4de:	d007      	beq.n	800c4f0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c4ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	68db      	ldr	r3, [r3, #12]
 800c4f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c4f8:	d867      	bhi.n	800c5ca <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c4fa:	e030      	b.n	800c55e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	f003 0301 	and.w	r3, r3, #1
 800c506:	2b01      	cmp	r3, #1
 800c508:	d117      	bne.n	800c53a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f103 020c 	add.w	r2, r3, #12
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c516:	7812      	ldrb	r2, [r2, #0]
 800c518:	b2d2      	uxtb	r2, r2
 800c51a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c520:	1c5a      	adds	r2, r3, #1
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	3b01      	subs	r3, #1
 800c530:	b29a      	uxth	r2, r3
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c538:	e011      	b.n	800c55e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c53a:	f7fd fec1 	bl	800a2c0 <HAL_GetTick>
 800c53e:	4602      	mov	r2, r0
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	1ad3      	subs	r3, r2, r3
 800c544:	683a      	ldr	r2, [r7, #0]
 800c546:	429a      	cmp	r2, r3
 800c548:	d803      	bhi.n	800c552 <HAL_SPI_Receive+0x19c>
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c550:	d102      	bne.n	800c558 <HAL_SPI_Receive+0x1a2>
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d102      	bne.n	800c55e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800c558:	2303      	movs	r3, #3
 800c55a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c55c:	e04e      	b.n	800c5fc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c564:	b29b      	uxth	r3, r3
 800c566:	2b00      	cmp	r3, #0
 800c568:	d1c8      	bne.n	800c4fc <HAL_SPI_Receive+0x146>
 800c56a:	e034      	b.n	800c5d6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	689b      	ldr	r3, [r3, #8]
 800c572:	f003 0301 	and.w	r3, r3, #1
 800c576:	2b01      	cmp	r3, #1
 800c578:	d115      	bne.n	800c5a6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	68da      	ldr	r2, [r3, #12]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c584:	b292      	uxth	r2, r2
 800c586:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c58c:	1c9a      	adds	r2, r3, #2
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c598:	b29b      	uxth	r3, r3
 800c59a:	3b01      	subs	r3, #1
 800c59c:	b29a      	uxth	r2, r3
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c5a4:	e011      	b.n	800c5ca <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c5a6:	f7fd fe8b 	bl	800a2c0 <HAL_GetTick>
 800c5aa:	4602      	mov	r2, r0
 800c5ac:	693b      	ldr	r3, [r7, #16]
 800c5ae:	1ad3      	subs	r3, r2, r3
 800c5b0:	683a      	ldr	r2, [r7, #0]
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d803      	bhi.n	800c5be <HAL_SPI_Receive+0x208>
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5bc:	d102      	bne.n	800c5c4 <HAL_SPI_Receive+0x20e>
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d102      	bne.n	800c5ca <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800c5c4:	2303      	movs	r3, #3
 800c5c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c5c8:	e018      	b.n	800c5fc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d1ca      	bne.n	800c56c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c5d6:	693a      	ldr	r2, [r7, #16]
 800c5d8:	6839      	ldr	r1, [r7, #0]
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f000 fb4c 	bl	800cc78 <SPI_EndRxTransaction>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d002      	beq.n	800c5ec <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2220      	movs	r2, #32
 800c5ea:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d002      	beq.n	800c5fa <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	75fb      	strb	r3, [r7, #23]
 800c5f8:	e000      	b.n	800c5fc <HAL_SPI_Receive+0x246>
  }

error :
 800c5fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	2201      	movs	r2, #1
 800c600:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	2200      	movs	r2, #0
 800c608:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c60c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3718      	adds	r7, #24
 800c612:	46bd      	mov	sp, r7
 800c614:	bd80      	pop	{r7, pc}

0800c616 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c616:	b580      	push	{r7, lr}
 800c618:	b08a      	sub	sp, #40	; 0x28
 800c61a:	af00      	add	r7, sp, #0
 800c61c:	60f8      	str	r0, [r7, #12]
 800c61e:	60b9      	str	r1, [r7, #8]
 800c620:	607a      	str	r2, [r7, #4]
 800c622:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c624:	2301      	movs	r3, #1
 800c626:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c628:	2300      	movs	r3, #0
 800c62a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c634:	2b01      	cmp	r3, #1
 800c636:	d101      	bne.n	800c63c <HAL_SPI_TransmitReceive+0x26>
 800c638:	2302      	movs	r3, #2
 800c63a:	e1fb      	b.n	800ca34 <HAL_SPI_TransmitReceive+0x41e>
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	2201      	movs	r2, #1
 800c640:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c644:	f7fd fe3c 	bl	800a2c0 <HAL_GetTick>
 800c648:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c650:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c658:	887b      	ldrh	r3, [r7, #2]
 800c65a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800c65c:	887b      	ldrh	r3, [r7, #2]
 800c65e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c660:	7efb      	ldrb	r3, [r7, #27]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d00e      	beq.n	800c684 <HAL_SPI_TransmitReceive+0x6e>
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c66c:	d106      	bne.n	800c67c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	689b      	ldr	r3, [r3, #8]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d102      	bne.n	800c67c <HAL_SPI_TransmitReceive+0x66>
 800c676:	7efb      	ldrb	r3, [r7, #27]
 800c678:	2b04      	cmp	r3, #4
 800c67a:	d003      	beq.n	800c684 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800c67c:	2302      	movs	r3, #2
 800c67e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c682:	e1cd      	b.n	800ca20 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d005      	beq.n	800c696 <HAL_SPI_TransmitReceive+0x80>
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d002      	beq.n	800c696 <HAL_SPI_TransmitReceive+0x80>
 800c690:	887b      	ldrh	r3, [r7, #2]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d103      	bne.n	800c69e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800c696:	2301      	movs	r3, #1
 800c698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c69c:	e1c0      	b.n	800ca20 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c6a4:	b2db      	uxtb	r3, r3
 800c6a6:	2b04      	cmp	r3, #4
 800c6a8:	d003      	beq.n	800c6b2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2205      	movs	r2, #5
 800c6ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	887a      	ldrh	r2, [r7, #2]
 800c6c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	887a      	ldrh	r2, [r7, #2]
 800c6ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	68ba      	ldr	r2, [r7, #8]
 800c6d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	887a      	ldrh	r2, [r7, #2]
 800c6d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	887a      	ldrh	r2, [r7, #2]
 800c6de:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	68db      	ldr	r3, [r3, #12]
 800c6f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c6f4:	d802      	bhi.n	800c6fc <HAL_SPI_TransmitReceive+0xe6>
 800c6f6:	8a3b      	ldrh	r3, [r7, #16]
 800c6f8:	2b01      	cmp	r3, #1
 800c6fa:	d908      	bls.n	800c70e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	685a      	ldr	r2, [r3, #4]
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c70a:	605a      	str	r2, [r3, #4]
 800c70c:	e007      	b.n	800c71e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	685a      	ldr	r2, [r3, #4]
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c71c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c728:	2b40      	cmp	r3, #64	; 0x40
 800c72a:	d007      	beq.n	800c73c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	681a      	ldr	r2, [r3, #0]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c73a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	68db      	ldr	r3, [r3, #12]
 800c740:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c744:	d97c      	bls.n	800c840 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d002      	beq.n	800c754 <HAL_SPI_TransmitReceive+0x13e>
 800c74e:	8a7b      	ldrh	r3, [r7, #18]
 800c750:	2b01      	cmp	r3, #1
 800c752:	d169      	bne.n	800c828 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c758:	881a      	ldrh	r2, [r3, #0]
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c764:	1c9a      	adds	r2, r3, #2
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c76e:	b29b      	uxth	r3, r3
 800c770:	3b01      	subs	r3, #1
 800c772:	b29a      	uxth	r2, r3
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c778:	e056      	b.n	800c828 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	689b      	ldr	r3, [r3, #8]
 800c780:	f003 0302 	and.w	r3, r3, #2
 800c784:	2b02      	cmp	r3, #2
 800c786:	d11b      	bne.n	800c7c0 <HAL_SPI_TransmitReceive+0x1aa>
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c78c:	b29b      	uxth	r3, r3
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d016      	beq.n	800c7c0 <HAL_SPI_TransmitReceive+0x1aa>
 800c792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c794:	2b01      	cmp	r3, #1
 800c796:	d113      	bne.n	800c7c0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c79c:	881a      	ldrh	r2, [r3, #0]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7a8:	1c9a      	adds	r2, r3, #2
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7b2:	b29b      	uxth	r3, r3
 800c7b4:	3b01      	subs	r3, #1
 800c7b6:	b29a      	uxth	r2, r3
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	f003 0301 	and.w	r3, r3, #1
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d11c      	bne.n	800c808 <HAL_SPI_TransmitReceive+0x1f2>
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d016      	beq.n	800c808 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	68da      	ldr	r2, [r3, #12]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7e4:	b292      	uxth	r2, r2
 800c7e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7ec:	1c9a      	adds	r2, r3, #2
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c7f8:	b29b      	uxth	r3, r3
 800c7fa:	3b01      	subs	r3, #1
 800c7fc:	b29a      	uxth	r2, r3
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c804:	2301      	movs	r3, #1
 800c806:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c808:	f7fd fd5a 	bl	800a2c0 <HAL_GetTick>
 800c80c:	4602      	mov	r2, r0
 800c80e:	69fb      	ldr	r3, [r7, #28]
 800c810:	1ad3      	subs	r3, r2, r3
 800c812:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c814:	429a      	cmp	r2, r3
 800c816:	d807      	bhi.n	800c828 <HAL_SPI_TransmitReceive+0x212>
 800c818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c81a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c81e:	d003      	beq.n	800c828 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800c820:	2303      	movs	r3, #3
 800c822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c826:	e0fb      	b.n	800ca20 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d1a3      	bne.n	800c77a <HAL_SPI_TransmitReceive+0x164>
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c838:	b29b      	uxth	r3, r3
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d19d      	bne.n	800c77a <HAL_SPI_TransmitReceive+0x164>
 800c83e:	e0df      	b.n	800ca00 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	685b      	ldr	r3, [r3, #4]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d003      	beq.n	800c850 <HAL_SPI_TransmitReceive+0x23a>
 800c848:	8a7b      	ldrh	r3, [r7, #18]
 800c84a:	2b01      	cmp	r3, #1
 800c84c:	f040 80cb 	bne.w	800c9e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c854:	b29b      	uxth	r3, r3
 800c856:	2b01      	cmp	r3, #1
 800c858:	d912      	bls.n	800c880 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c85e:	881a      	ldrh	r2, [r3, #0]
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c86a:	1c9a      	adds	r2, r3, #2
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c874:	b29b      	uxth	r3, r3
 800c876:	3b02      	subs	r3, #2
 800c878:	b29a      	uxth	r2, r3
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c87e:	e0b2      	b.n	800c9e6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	330c      	adds	r3, #12
 800c88a:	7812      	ldrb	r2, [r2, #0]
 800c88c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c892:	1c5a      	adds	r2, r3, #1
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c89c:	b29b      	uxth	r3, r3
 800c89e:	3b01      	subs	r3, #1
 800c8a0:	b29a      	uxth	r2, r3
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c8a6:	e09e      	b.n	800c9e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	689b      	ldr	r3, [r3, #8]
 800c8ae:	f003 0302 	and.w	r3, r3, #2
 800c8b2:	2b02      	cmp	r3, #2
 800c8b4:	d134      	bne.n	800c920 <HAL_SPI_TransmitReceive+0x30a>
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8ba:	b29b      	uxth	r3, r3
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d02f      	beq.n	800c920 <HAL_SPI_TransmitReceive+0x30a>
 800c8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	d12c      	bne.n	800c920 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8ca:	b29b      	uxth	r3, r3
 800c8cc:	2b01      	cmp	r3, #1
 800c8ce:	d912      	bls.n	800c8f6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8d4:	881a      	ldrh	r2, [r3, #0]
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8e0:	1c9a      	adds	r2, r3, #2
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	3b02      	subs	r3, #2
 800c8ee:	b29a      	uxth	r2, r3
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c8f4:	e012      	b.n	800c91c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	330c      	adds	r3, #12
 800c900:	7812      	ldrb	r2, [r2, #0]
 800c902:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c908:	1c5a      	adds	r2, r3, #1
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c912:	b29b      	uxth	r3, r3
 800c914:	3b01      	subs	r3, #1
 800c916:	b29a      	uxth	r2, r3
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c91c:	2300      	movs	r3, #0
 800c91e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	689b      	ldr	r3, [r3, #8]
 800c926:	f003 0301 	and.w	r3, r3, #1
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d148      	bne.n	800c9c0 <HAL_SPI_TransmitReceive+0x3aa>
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c934:	b29b      	uxth	r3, r3
 800c936:	2b00      	cmp	r3, #0
 800c938:	d042      	beq.n	800c9c0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c940:	b29b      	uxth	r3, r3
 800c942:	2b01      	cmp	r3, #1
 800c944:	d923      	bls.n	800c98e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	68da      	ldr	r2, [r3, #12]
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c950:	b292      	uxth	r2, r2
 800c952:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c958:	1c9a      	adds	r2, r3, #2
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c964:	b29b      	uxth	r3, r3
 800c966:	3b02      	subs	r3, #2
 800c968:	b29a      	uxth	r2, r3
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c976:	b29b      	uxth	r3, r3
 800c978:	2b01      	cmp	r3, #1
 800c97a:	d81f      	bhi.n	800c9bc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	685a      	ldr	r2, [r3, #4]
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c98a:	605a      	str	r2, [r3, #4]
 800c98c:	e016      	b.n	800c9bc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	f103 020c 	add.w	r2, r3, #12
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c99a:	7812      	ldrb	r2, [r2, #0]
 800c99c:	b2d2      	uxtb	r2, r2
 800c99e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9a4:	1c5a      	adds	r2, r3, #1
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	3b01      	subs	r3, #1
 800c9b4:	b29a      	uxth	r2, r3
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c9c0:	f7fd fc7e 	bl	800a2c0 <HAL_GetTick>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	69fb      	ldr	r3, [r7, #28]
 800c9c8:	1ad3      	subs	r3, r2, r3
 800c9ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d803      	bhi.n	800c9d8 <HAL_SPI_TransmitReceive+0x3c2>
 800c9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9d6:	d102      	bne.n	800c9de <HAL_SPI_TransmitReceive+0x3c8>
 800c9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d103      	bne.n	800c9e6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c9e4:	e01c      	b.n	800ca20 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9ea:	b29b      	uxth	r3, r3
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	f47f af5b 	bne.w	800c8a8 <HAL_SPI_TransmitReceive+0x292>
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	f47f af54 	bne.w	800c8a8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ca00:	69fa      	ldr	r2, [r7, #28]
 800ca02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ca04:	68f8      	ldr	r0, [r7, #12]
 800ca06:	f000 f98f 	bl	800cd28 <SPI_EndRxTxTransaction>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d006      	beq.n	800ca1e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800ca10:	2301      	movs	r3, #1
 800ca12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	2220      	movs	r2, #32
 800ca1a:	661a      	str	r2, [r3, #96]	; 0x60
 800ca1c:	e000      	b.n	800ca20 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800ca1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	2201      	movs	r2, #1
 800ca24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ca30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3728      	adds	r7, #40	; 0x28
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b088      	sub	sp, #32
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	60b9      	str	r1, [r7, #8]
 800ca46:	603b      	str	r3, [r7, #0]
 800ca48:	4613      	mov	r3, r2
 800ca4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ca4c:	f7fd fc38 	bl	800a2c0 <HAL_GetTick>
 800ca50:	4602      	mov	r2, r0
 800ca52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca54:	1a9b      	subs	r3, r3, r2
 800ca56:	683a      	ldr	r2, [r7, #0]
 800ca58:	4413      	add	r3, r2
 800ca5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ca5c:	f7fd fc30 	bl	800a2c0 <HAL_GetTick>
 800ca60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ca62:	4b39      	ldr	r3, [pc, #228]	; (800cb48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	015b      	lsls	r3, r3, #5
 800ca68:	0d1b      	lsrs	r3, r3, #20
 800ca6a:	69fa      	ldr	r2, [r7, #28]
 800ca6c:	fb02 f303 	mul.w	r3, r2, r3
 800ca70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ca72:	e054      	b.n	800cb1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca7a:	d050      	beq.n	800cb1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ca7c:	f7fd fc20 	bl	800a2c0 <HAL_GetTick>
 800ca80:	4602      	mov	r2, r0
 800ca82:	69bb      	ldr	r3, [r7, #24]
 800ca84:	1ad3      	subs	r3, r2, r3
 800ca86:	69fa      	ldr	r2, [r7, #28]
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d902      	bls.n	800ca92 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ca8c:	69fb      	ldr	r3, [r7, #28]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d13d      	bne.n	800cb0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	685a      	ldr	r2, [r3, #4]
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800caa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800caaa:	d111      	bne.n	800cad0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	689b      	ldr	r3, [r3, #8]
 800cab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cab4:	d004      	beq.n	800cac0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	689b      	ldr	r3, [r3, #8]
 800caba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cabe:	d107      	bne.n	800cad0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	681a      	ldr	r2, [r3, #0]
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cace:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cad8:	d10f      	bne.n	800cafa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	681a      	ldr	r2, [r3, #0]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cae8:	601a      	str	r2, [r3, #0]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	681a      	ldr	r2, [r3, #0]
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800caf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	2200      	movs	r2, #0
 800cb06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	e017      	b.n	800cb3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d101      	bne.n	800cb18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cb14:	2300      	movs	r3, #0
 800cb16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cb18:	697b      	ldr	r3, [r7, #20]
 800cb1a:	3b01      	subs	r3, #1
 800cb1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	689a      	ldr	r2, [r3, #8]
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	4013      	ands	r3, r2
 800cb28:	68ba      	ldr	r2, [r7, #8]
 800cb2a:	429a      	cmp	r2, r3
 800cb2c:	bf0c      	ite	eq
 800cb2e:	2301      	moveq	r3, #1
 800cb30:	2300      	movne	r3, #0
 800cb32:	b2db      	uxtb	r3, r3
 800cb34:	461a      	mov	r2, r3
 800cb36:	79fb      	ldrb	r3, [r7, #7]
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d19b      	bne.n	800ca74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cb3c:	2300      	movs	r3, #0
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3720      	adds	r7, #32
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	bf00      	nop
 800cb48:	20000000 	.word	0x20000000

0800cb4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b08a      	sub	sp, #40	; 0x28
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	60f8      	str	r0, [r7, #12]
 800cb54:	60b9      	str	r1, [r7, #8]
 800cb56:	607a      	str	r2, [r7, #4]
 800cb58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cb5e:	f7fd fbaf 	bl	800a2c0 <HAL_GetTick>
 800cb62:	4602      	mov	r2, r0
 800cb64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb66:	1a9b      	subs	r3, r3, r2
 800cb68:	683a      	ldr	r2, [r7, #0]
 800cb6a:	4413      	add	r3, r2
 800cb6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800cb6e:	f7fd fba7 	bl	800a2c0 <HAL_GetTick>
 800cb72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	330c      	adds	r3, #12
 800cb7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cb7c:	4b3d      	ldr	r3, [pc, #244]	; (800cc74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800cb7e:	681a      	ldr	r2, [r3, #0]
 800cb80:	4613      	mov	r3, r2
 800cb82:	009b      	lsls	r3, r3, #2
 800cb84:	4413      	add	r3, r2
 800cb86:	00da      	lsls	r2, r3, #3
 800cb88:	1ad3      	subs	r3, r2, r3
 800cb8a:	0d1b      	lsrs	r3, r3, #20
 800cb8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb8e:	fb02 f303 	mul.w	r3, r2, r3
 800cb92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800cb94:	e060      	b.n	800cc58 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cb9c:	d107      	bne.n	800cbae <SPI_WaitFifoStateUntilTimeout+0x62>
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d104      	bne.n	800cbae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	b2db      	uxtb	r3, r3
 800cbaa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800cbac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbb4:	d050      	beq.n	800cc58 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cbb6:	f7fd fb83 	bl	800a2c0 <HAL_GetTick>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	6a3b      	ldr	r3, [r7, #32]
 800cbbe:	1ad3      	subs	r3, r2, r3
 800cbc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cbc2:	429a      	cmp	r2, r3
 800cbc4:	d902      	bls.n	800cbcc <SPI_WaitFifoStateUntilTimeout+0x80>
 800cbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d13d      	bne.n	800cc48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	685a      	ldr	r2, [r3, #4]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cbda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	685b      	ldr	r3, [r3, #4]
 800cbe0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cbe4:	d111      	bne.n	800cc0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	689b      	ldr	r3, [r3, #8]
 800cbea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cbee:	d004      	beq.n	800cbfa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	689b      	ldr	r3, [r3, #8]
 800cbf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbf8:	d107      	bne.n	800cc0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cc08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc12:	d10f      	bne.n	800cc34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	681a      	ldr	r2, [r3, #0]
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cc22:	601a      	str	r2, [r3, #0]
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	681a      	ldr	r2, [r3, #0]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cc32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2201      	movs	r2, #1
 800cc38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	2200      	movs	r2, #0
 800cc40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cc44:	2303      	movs	r3, #3
 800cc46:	e010      	b.n	800cc6a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cc48:	69bb      	ldr	r3, [r7, #24]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d101      	bne.n	800cc52 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800cc52:	69bb      	ldr	r3, [r7, #24]
 800cc54:	3b01      	subs	r3, #1
 800cc56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	689a      	ldr	r2, [r3, #8]
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	4013      	ands	r3, r2
 800cc62:	687a      	ldr	r2, [r7, #4]
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d196      	bne.n	800cb96 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800cc68:	2300      	movs	r3, #0
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	3728      	adds	r7, #40	; 0x28
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}
 800cc72:	bf00      	nop
 800cc74:	20000000 	.word	0x20000000

0800cc78 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b086      	sub	sp, #24
 800cc7c:	af02      	add	r7, sp, #8
 800cc7e:	60f8      	str	r0, [r7, #12]
 800cc80:	60b9      	str	r1, [r7, #8]
 800cc82:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	685b      	ldr	r3, [r3, #4]
 800cc88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc8c:	d111      	bne.n	800ccb2 <SPI_EndRxTransaction+0x3a>
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc96:	d004      	beq.n	800cca2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cca0:	d107      	bne.n	800ccb2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	681a      	ldr	r2, [r3, #0]
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccb0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	9300      	str	r3, [sp, #0]
 800ccb6:	68bb      	ldr	r3, [r7, #8]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	2180      	movs	r1, #128	; 0x80
 800ccbc:	68f8      	ldr	r0, [r7, #12]
 800ccbe:	f7ff febd 	bl	800ca3c <SPI_WaitFlagStateUntilTimeout>
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d007      	beq.n	800ccd8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cccc:	f043 0220 	orr.w	r2, r3, #32
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ccd4:	2303      	movs	r3, #3
 800ccd6:	e023      	b.n	800cd20 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	685b      	ldr	r3, [r3, #4]
 800ccdc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cce0:	d11d      	bne.n	800cd1e <SPI_EndRxTransaction+0xa6>
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	689b      	ldr	r3, [r3, #8]
 800cce6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccea:	d004      	beq.n	800ccf6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	689b      	ldr	r3, [r3, #8]
 800ccf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccf4:	d113      	bne.n	800cd1e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	9300      	str	r3, [sp, #0]
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cd02:	68f8      	ldr	r0, [r7, #12]
 800cd04:	f7ff ff22 	bl	800cb4c <SPI_WaitFifoStateUntilTimeout>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d007      	beq.n	800cd1e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd12:	f043 0220 	orr.w	r2, r3, #32
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800cd1a:	2303      	movs	r3, #3
 800cd1c:	e000      	b.n	800cd20 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cd1e:	2300      	movs	r3, #0
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3710      	adds	r7, #16
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}

0800cd28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b086      	sub	sp, #24
 800cd2c:	af02      	add	r7, sp, #8
 800cd2e:	60f8      	str	r0, [r7, #12]
 800cd30:	60b9      	str	r1, [r7, #8]
 800cd32:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	9300      	str	r3, [sp, #0]
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800cd40:	68f8      	ldr	r0, [r7, #12]
 800cd42:	f7ff ff03 	bl	800cb4c <SPI_WaitFifoStateUntilTimeout>
 800cd46:	4603      	mov	r3, r0
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d007      	beq.n	800cd5c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd50:	f043 0220 	orr.w	r2, r3, #32
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cd58:	2303      	movs	r3, #3
 800cd5a:	e027      	b.n	800cdac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	9300      	str	r3, [sp, #0]
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	2200      	movs	r2, #0
 800cd64:	2180      	movs	r1, #128	; 0x80
 800cd66:	68f8      	ldr	r0, [r7, #12]
 800cd68:	f7ff fe68 	bl	800ca3c <SPI_WaitFlagStateUntilTimeout>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d007      	beq.n	800cd82 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd76:	f043 0220 	orr.w	r2, r3, #32
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cd7e:	2303      	movs	r3, #3
 800cd80:	e014      	b.n	800cdac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	9300      	str	r3, [sp, #0]
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	2200      	movs	r2, #0
 800cd8a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cd8e:	68f8      	ldr	r0, [r7, #12]
 800cd90:	f7ff fedc 	bl	800cb4c <SPI_WaitFifoStateUntilTimeout>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d007      	beq.n	800cdaa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd9e:	f043 0220 	orr.w	r2, r3, #32
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cda6:	2303      	movs	r3, #3
 800cda8:	e000      	b.n	800cdac <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cdaa:	2300      	movs	r3, #0
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3710      	adds	r7, #16
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}

0800cdb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b082      	sub	sp, #8
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d101      	bne.n	800cdc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	e049      	b.n	800ce5a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cdcc:	b2db      	uxtb	r3, r3
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d106      	bne.n	800cde0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7f4 fb12 	bl	8001404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2202      	movs	r2, #2
 800cde4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681a      	ldr	r2, [r3, #0]
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	3304      	adds	r3, #4
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	4610      	mov	r0, r2
 800cdf4:	f000 fae6 	bl	800d3c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2201      	movs	r2, #1
 800ce24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2201      	movs	r2, #1
 800ce34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2201      	movs	r2, #1
 800ce54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce58:	2300      	movs	r3, #0
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3708      	adds	r7, #8
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
	...

0800ce64 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ce64:	b480      	push	{r7}
 800ce66:	b085      	sub	sp, #20
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce72:	b2db      	uxtb	r3, r3
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d001      	beq.n	800ce7c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ce78:	2301      	movs	r3, #1
 800ce7a:	e033      	b.n	800cee4 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2202      	movs	r2, #2
 800ce80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4a19      	ldr	r2, [pc, #100]	; (800cef0 <HAL_TIM_Base_Start+0x8c>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d009      	beq.n	800cea2 <HAL_TIM_Base_Start+0x3e>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce96:	d004      	beq.n	800cea2 <HAL_TIM_Base_Start+0x3e>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4a15      	ldr	r2, [pc, #84]	; (800cef4 <HAL_TIM_Base_Start+0x90>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d115      	bne.n	800cece <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	689a      	ldr	r2, [r3, #8]
 800cea8:	4b13      	ldr	r3, [pc, #76]	; (800cef8 <HAL_TIM_Base_Start+0x94>)
 800ceaa:	4013      	ands	r3, r2
 800ceac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	2b06      	cmp	r3, #6
 800ceb2:	d015      	beq.n	800cee0 <HAL_TIM_Base_Start+0x7c>
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ceba:	d011      	beq.n	800cee0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	f042 0201 	orr.w	r2, r2, #1
 800ceca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cecc:	e008      	b.n	800cee0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	681a      	ldr	r2, [r3, #0]
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	f042 0201 	orr.w	r2, r2, #1
 800cedc:	601a      	str	r2, [r3, #0]
 800cede:	e000      	b.n	800cee2 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cee0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cee2:	2300      	movs	r3, #0
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3714      	adds	r7, #20
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr
 800cef0:	40012c00 	.word	0x40012c00
 800cef4:	40014000 	.word	0x40014000
 800cef8:	00010007 	.word	0x00010007

0800cefc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cefc:	b480      	push	{r7}
 800cefe:	b085      	sub	sp, #20
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf0a:	b2db      	uxtb	r3, r3
 800cf0c:	2b01      	cmp	r3, #1
 800cf0e:	d001      	beq.n	800cf14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cf10:	2301      	movs	r3, #1
 800cf12:	e03b      	b.n	800cf8c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2202      	movs	r2, #2
 800cf18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	68da      	ldr	r2, [r3, #12]
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f042 0201 	orr.w	r2, r2, #1
 800cf2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a19      	ldr	r2, [pc, #100]	; (800cf98 <HAL_TIM_Base_Start_IT+0x9c>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d009      	beq.n	800cf4a <HAL_TIM_Base_Start_IT+0x4e>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf3e:	d004      	beq.n	800cf4a <HAL_TIM_Base_Start_IT+0x4e>
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	4a15      	ldr	r2, [pc, #84]	; (800cf9c <HAL_TIM_Base_Start_IT+0xa0>)
 800cf46:	4293      	cmp	r3, r2
 800cf48:	d115      	bne.n	800cf76 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	689a      	ldr	r2, [r3, #8]
 800cf50:	4b13      	ldr	r3, [pc, #76]	; (800cfa0 <HAL_TIM_Base_Start_IT+0xa4>)
 800cf52:	4013      	ands	r3, r2
 800cf54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2b06      	cmp	r3, #6
 800cf5a:	d015      	beq.n	800cf88 <HAL_TIM_Base_Start_IT+0x8c>
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf62:	d011      	beq.n	800cf88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	f042 0201 	orr.w	r2, r2, #1
 800cf72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf74:	e008      	b.n	800cf88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	681a      	ldr	r2, [r3, #0]
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f042 0201 	orr.w	r2, r2, #1
 800cf84:	601a      	str	r2, [r3, #0]
 800cf86:	e000      	b.n	800cf8a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3714      	adds	r7, #20
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr
 800cf98:	40012c00 	.word	0x40012c00
 800cf9c:	40014000 	.word	0x40014000
 800cfa0:	00010007 	.word	0x00010007

0800cfa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b082      	sub	sp, #8
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	691b      	ldr	r3, [r3, #16]
 800cfb2:	f003 0302 	and.w	r3, r3, #2
 800cfb6:	2b02      	cmp	r3, #2
 800cfb8:	d122      	bne.n	800d000 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	f003 0302 	and.w	r3, r3, #2
 800cfc4:	2b02      	cmp	r3, #2
 800cfc6:	d11b      	bne.n	800d000 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	f06f 0202 	mvn.w	r2, #2
 800cfd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	2201      	movs	r2, #1
 800cfd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	699b      	ldr	r3, [r3, #24]
 800cfde:	f003 0303 	and.w	r3, r3, #3
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d003      	beq.n	800cfee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f000 f9ce 	bl	800d388 <HAL_TIM_IC_CaptureCallback>
 800cfec:	e005      	b.n	800cffa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f000 f9c0 	bl	800d374 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f000 f9d1 	bl	800d39c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2200      	movs	r2, #0
 800cffe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	691b      	ldr	r3, [r3, #16]
 800d006:	f003 0304 	and.w	r3, r3, #4
 800d00a:	2b04      	cmp	r3, #4
 800d00c:	d122      	bne.n	800d054 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	68db      	ldr	r3, [r3, #12]
 800d014:	f003 0304 	and.w	r3, r3, #4
 800d018:	2b04      	cmp	r3, #4
 800d01a:	d11b      	bne.n	800d054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	f06f 0204 	mvn.w	r2, #4
 800d024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2202      	movs	r2, #2
 800d02a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	699b      	ldr	r3, [r3, #24]
 800d032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d036:	2b00      	cmp	r3, #0
 800d038:	d003      	beq.n	800d042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f000 f9a4 	bl	800d388 <HAL_TIM_IC_CaptureCallback>
 800d040:	e005      	b.n	800d04e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d042:	6878      	ldr	r0, [r7, #4]
 800d044:	f000 f996 	bl	800d374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f000 f9a7 	bl	800d39c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2200      	movs	r2, #0
 800d052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	691b      	ldr	r3, [r3, #16]
 800d05a:	f003 0308 	and.w	r3, r3, #8
 800d05e:	2b08      	cmp	r3, #8
 800d060:	d122      	bne.n	800d0a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	68db      	ldr	r3, [r3, #12]
 800d068:	f003 0308 	and.w	r3, r3, #8
 800d06c:	2b08      	cmp	r3, #8
 800d06e:	d11b      	bne.n	800d0a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f06f 0208 	mvn.w	r2, #8
 800d078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	2204      	movs	r2, #4
 800d07e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	69db      	ldr	r3, [r3, #28]
 800d086:	f003 0303 	and.w	r3, r3, #3
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d003      	beq.n	800d096 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d08e:	6878      	ldr	r0, [r7, #4]
 800d090:	f000 f97a 	bl	800d388 <HAL_TIM_IC_CaptureCallback>
 800d094:	e005      	b.n	800d0a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f000 f96c 	bl	800d374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d09c:	6878      	ldr	r0, [r7, #4]
 800d09e:	f000 f97d 	bl	800d39c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	691b      	ldr	r3, [r3, #16]
 800d0ae:	f003 0310 	and.w	r3, r3, #16
 800d0b2:	2b10      	cmp	r3, #16
 800d0b4:	d122      	bne.n	800d0fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	68db      	ldr	r3, [r3, #12]
 800d0bc:	f003 0310 	and.w	r3, r3, #16
 800d0c0:	2b10      	cmp	r3, #16
 800d0c2:	d11b      	bne.n	800d0fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f06f 0210 	mvn.w	r2, #16
 800d0cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2208      	movs	r2, #8
 800d0d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	69db      	ldr	r3, [r3, #28]
 800d0da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d003      	beq.n	800d0ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	f000 f950 	bl	800d388 <HAL_TIM_IC_CaptureCallback>
 800d0e8:	e005      	b.n	800d0f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	f000 f942 	bl	800d374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	f000 f953 	bl	800d39c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	691b      	ldr	r3, [r3, #16]
 800d102:	f003 0301 	and.w	r3, r3, #1
 800d106:	2b01      	cmp	r3, #1
 800d108:	d10e      	bne.n	800d128 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	68db      	ldr	r3, [r3, #12]
 800d110:	f003 0301 	and.w	r3, r3, #1
 800d114:	2b01      	cmp	r3, #1
 800d116:	d107      	bne.n	800d128 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	f06f 0201 	mvn.w	r2, #1
 800d120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d122:	6878      	ldr	r0, [r7, #4]
 800d124:	f7f3 faa6 	bl	8000674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	691b      	ldr	r3, [r3, #16]
 800d12e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d132:	2b80      	cmp	r3, #128	; 0x80
 800d134:	d10e      	bne.n	800d154 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	68db      	ldr	r3, [r3, #12]
 800d13c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d140:	2b80      	cmp	r3, #128	; 0x80
 800d142:	d107      	bne.n	800d154 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d14c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 faa6 	bl	800d6a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	691b      	ldr	r3, [r3, #16]
 800d15a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d15e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d162:	d10e      	bne.n	800d182 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	68db      	ldr	r3, [r3, #12]
 800d16a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d16e:	2b80      	cmp	r3, #128	; 0x80
 800d170:	d107      	bne.n	800d182 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d17a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 fa99 	bl	800d6b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d18c:	2b40      	cmp	r3, #64	; 0x40
 800d18e:	d10e      	bne.n	800d1ae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	68db      	ldr	r3, [r3, #12]
 800d196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d19a:	2b40      	cmp	r3, #64	; 0x40
 800d19c:	d107      	bne.n	800d1ae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d1a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f000 f901 	bl	800d3b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	691b      	ldr	r3, [r3, #16]
 800d1b4:	f003 0320 	and.w	r3, r3, #32
 800d1b8:	2b20      	cmp	r3, #32
 800d1ba:	d10e      	bne.n	800d1da <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	68db      	ldr	r3, [r3, #12]
 800d1c2:	f003 0320 	and.w	r3, r3, #32
 800d1c6:	2b20      	cmp	r3, #32
 800d1c8:	d107      	bne.n	800d1da <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f06f 0220 	mvn.w	r2, #32
 800d1d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d1d4:	6878      	ldr	r0, [r7, #4]
 800d1d6:	f000 fa59 	bl	800d68c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d1da:	bf00      	nop
 800d1dc:	3708      	adds	r7, #8
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}

0800d1e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d1e2:	b580      	push	{r7, lr}
 800d1e4:	b084      	sub	sp, #16
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
 800d1ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d1f6:	2b01      	cmp	r3, #1
 800d1f8:	d101      	bne.n	800d1fe <HAL_TIM_ConfigClockSource+0x1c>
 800d1fa:	2302      	movs	r3, #2
 800d1fc:	e0b6      	b.n	800d36c <HAL_TIM_ConfigClockSource+0x18a>
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	2201      	movs	r2, #1
 800d202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2202      	movs	r2, #2
 800d20a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	689b      	ldr	r3, [r3, #8]
 800d214:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d21c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d220:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d228:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	68ba      	ldr	r2, [r7, #8]
 800d230:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d23a:	d03e      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0xd8>
 800d23c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d240:	f200 8087 	bhi.w	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d248:	f000 8086 	beq.w	800d358 <HAL_TIM_ConfigClockSource+0x176>
 800d24c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d250:	d87f      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d252:	2b70      	cmp	r3, #112	; 0x70
 800d254:	d01a      	beq.n	800d28c <HAL_TIM_ConfigClockSource+0xaa>
 800d256:	2b70      	cmp	r3, #112	; 0x70
 800d258:	d87b      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d25a:	2b60      	cmp	r3, #96	; 0x60
 800d25c:	d050      	beq.n	800d300 <HAL_TIM_ConfigClockSource+0x11e>
 800d25e:	2b60      	cmp	r3, #96	; 0x60
 800d260:	d877      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d262:	2b50      	cmp	r3, #80	; 0x50
 800d264:	d03c      	beq.n	800d2e0 <HAL_TIM_ConfigClockSource+0xfe>
 800d266:	2b50      	cmp	r3, #80	; 0x50
 800d268:	d873      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d26a:	2b40      	cmp	r3, #64	; 0x40
 800d26c:	d058      	beq.n	800d320 <HAL_TIM_ConfigClockSource+0x13e>
 800d26e:	2b40      	cmp	r3, #64	; 0x40
 800d270:	d86f      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d272:	2b30      	cmp	r3, #48	; 0x30
 800d274:	d064      	beq.n	800d340 <HAL_TIM_ConfigClockSource+0x15e>
 800d276:	2b30      	cmp	r3, #48	; 0x30
 800d278:	d86b      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d27a:	2b20      	cmp	r3, #32
 800d27c:	d060      	beq.n	800d340 <HAL_TIM_ConfigClockSource+0x15e>
 800d27e:	2b20      	cmp	r3, #32
 800d280:	d867      	bhi.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
 800d282:	2b00      	cmp	r3, #0
 800d284:	d05c      	beq.n	800d340 <HAL_TIM_ConfigClockSource+0x15e>
 800d286:	2b10      	cmp	r3, #16
 800d288:	d05a      	beq.n	800d340 <HAL_TIM_ConfigClockSource+0x15e>
 800d28a:	e062      	b.n	800d352 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	6818      	ldr	r0, [r3, #0]
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	6899      	ldr	r1, [r3, #8]
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	685a      	ldr	r2, [r3, #4]
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	f000 f970 	bl	800d580 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	689b      	ldr	r3, [r3, #8]
 800d2a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d2ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	68ba      	ldr	r2, [r7, #8]
 800d2b6:	609a      	str	r2, [r3, #8]
      break;
 800d2b8:	e04f      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6818      	ldr	r0, [r3, #0]
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	6899      	ldr	r1, [r3, #8]
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	685a      	ldr	r2, [r3, #4]
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	68db      	ldr	r3, [r3, #12]
 800d2ca:	f000 f959 	bl	800d580 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	689a      	ldr	r2, [r3, #8]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d2dc:	609a      	str	r2, [r3, #8]
      break;
 800d2de:	e03c      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	6818      	ldr	r0, [r3, #0]
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	6859      	ldr	r1, [r3, #4]
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	461a      	mov	r2, r3
 800d2ee:	f000 f8cd 	bl	800d48c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	2150      	movs	r1, #80	; 0x50
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f000 f926 	bl	800d54a <TIM_ITRx_SetConfig>
      break;
 800d2fe:	e02c      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6818      	ldr	r0, [r3, #0]
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	6859      	ldr	r1, [r3, #4]
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	461a      	mov	r2, r3
 800d30e:	f000 f8ec 	bl	800d4ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2160      	movs	r1, #96	; 0x60
 800d318:	4618      	mov	r0, r3
 800d31a:	f000 f916 	bl	800d54a <TIM_ITRx_SetConfig>
      break;
 800d31e:	e01c      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	6818      	ldr	r0, [r3, #0]
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	6859      	ldr	r1, [r3, #4]
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	68db      	ldr	r3, [r3, #12]
 800d32c:	461a      	mov	r2, r3
 800d32e:	f000 f8ad 	bl	800d48c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	2140      	movs	r1, #64	; 0x40
 800d338:	4618      	mov	r0, r3
 800d33a:	f000 f906 	bl	800d54a <TIM_ITRx_SetConfig>
      break;
 800d33e:	e00c      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681a      	ldr	r2, [r3, #0]
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4619      	mov	r1, r3
 800d34a:	4610      	mov	r0, r2
 800d34c:	f000 f8fd 	bl	800d54a <TIM_ITRx_SetConfig>
      break;
 800d350:	e003      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d352:	2301      	movs	r3, #1
 800d354:	73fb      	strb	r3, [r7, #15]
      break;
 800d356:	e000      	b.n	800d35a <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d358:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2201      	movs	r2, #1
 800d35e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2200      	movs	r2, #0
 800d366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d36a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3710      	adds	r7, #16
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}

0800d374 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d374:	b480      	push	{r7}
 800d376:	b083      	sub	sp, #12
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d37c:	bf00      	nop
 800d37e:	370c      	adds	r7, #12
 800d380:	46bd      	mov	sp, r7
 800d382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d386:	4770      	bx	lr

0800d388 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d388:	b480      	push	{r7}
 800d38a:	b083      	sub	sp, #12
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d390:	bf00      	nop
 800d392:	370c      	adds	r7, #12
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr

0800d39c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b083      	sub	sp, #12
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d3a4:	bf00      	nop
 800d3a6:	370c      	adds	r7, #12
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr

0800d3b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b083      	sub	sp, #12
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d3b8:	bf00      	nop
 800d3ba:	370c      	adds	r7, #12
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr

0800d3c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d3c4:	b480      	push	{r7}
 800d3c6:	b085      	sub	sp, #20
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
 800d3cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	4a2a      	ldr	r2, [pc, #168]	; (800d480 <TIM_Base_SetConfig+0xbc>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d003      	beq.n	800d3e4 <TIM_Base_SetConfig+0x20>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3e2:	d108      	bne.n	800d3f6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	68fa      	ldr	r2, [r7, #12]
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	4a21      	ldr	r2, [pc, #132]	; (800d480 <TIM_Base_SetConfig+0xbc>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d00b      	beq.n	800d416 <TIM_Base_SetConfig+0x52>
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d404:	d007      	beq.n	800d416 <TIM_Base_SetConfig+0x52>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	4a1e      	ldr	r2, [pc, #120]	; (800d484 <TIM_Base_SetConfig+0xc0>)
 800d40a:	4293      	cmp	r3, r2
 800d40c:	d003      	beq.n	800d416 <TIM_Base_SetConfig+0x52>
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	4a1d      	ldr	r2, [pc, #116]	; (800d488 <TIM_Base_SetConfig+0xc4>)
 800d412:	4293      	cmp	r3, r2
 800d414:	d108      	bne.n	800d428 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d41c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	68db      	ldr	r3, [r3, #12]
 800d422:	68fa      	ldr	r2, [r7, #12]
 800d424:	4313      	orrs	r3, r2
 800d426:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	695b      	ldr	r3, [r3, #20]
 800d432:	4313      	orrs	r3, r2
 800d434:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	68fa      	ldr	r2, [r7, #12]
 800d43a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	689a      	ldr	r2, [r3, #8]
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	681a      	ldr	r2, [r3, #0]
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	4a0c      	ldr	r2, [pc, #48]	; (800d480 <TIM_Base_SetConfig+0xbc>)
 800d450:	4293      	cmp	r3, r2
 800d452:	d007      	beq.n	800d464 <TIM_Base_SetConfig+0xa0>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	4a0b      	ldr	r2, [pc, #44]	; (800d484 <TIM_Base_SetConfig+0xc0>)
 800d458:	4293      	cmp	r3, r2
 800d45a:	d003      	beq.n	800d464 <TIM_Base_SetConfig+0xa0>
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	4a0a      	ldr	r2, [pc, #40]	; (800d488 <TIM_Base_SetConfig+0xc4>)
 800d460:	4293      	cmp	r3, r2
 800d462:	d103      	bne.n	800d46c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	691a      	ldr	r2, [r3, #16]
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2201      	movs	r2, #1
 800d470:	615a      	str	r2, [r3, #20]
}
 800d472:	bf00      	nop
 800d474:	3714      	adds	r7, #20
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	40012c00 	.word	0x40012c00
 800d484:	40014000 	.word	0x40014000
 800d488:	40014400 	.word	0x40014400

0800d48c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d48c:	b480      	push	{r7}
 800d48e:	b087      	sub	sp, #28
 800d490:	af00      	add	r7, sp, #0
 800d492:	60f8      	str	r0, [r7, #12]
 800d494:	60b9      	str	r1, [r7, #8]
 800d496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	6a1b      	ldr	r3, [r3, #32]
 800d49c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	6a1b      	ldr	r3, [r3, #32]
 800d4a2:	f023 0201 	bic.w	r2, r3, #1
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	699b      	ldr	r3, [r3, #24]
 800d4ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4b0:	693b      	ldr	r3, [r7, #16]
 800d4b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d4b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	011b      	lsls	r3, r3, #4
 800d4bc:	693a      	ldr	r2, [r7, #16]
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d4c2:	697b      	ldr	r3, [r7, #20]
 800d4c4:	f023 030a 	bic.w	r3, r3, #10
 800d4c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d4ca:	697a      	ldr	r2, [r7, #20]
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	4313      	orrs	r3, r2
 800d4d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	693a      	ldr	r2, [r7, #16]
 800d4d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	697a      	ldr	r2, [r7, #20]
 800d4dc:	621a      	str	r2, [r3, #32]
}
 800d4de:	bf00      	nop
 800d4e0:	371c      	adds	r7, #28
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e8:	4770      	bx	lr

0800d4ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d4ea:	b480      	push	{r7}
 800d4ec:	b087      	sub	sp, #28
 800d4ee:	af00      	add	r7, sp, #0
 800d4f0:	60f8      	str	r0, [r7, #12]
 800d4f2:	60b9      	str	r1, [r7, #8]
 800d4f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	6a1b      	ldr	r3, [r3, #32]
 800d4fa:	f023 0210 	bic.w	r2, r3, #16
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	699b      	ldr	r3, [r3, #24]
 800d506:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	6a1b      	ldr	r3, [r3, #32]
 800d50c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d50e:	697b      	ldr	r3, [r7, #20]
 800d510:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d514:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	031b      	lsls	r3, r3, #12
 800d51a:	697a      	ldr	r2, [r7, #20]
 800d51c:	4313      	orrs	r3, r2
 800d51e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d526:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d528:	68bb      	ldr	r3, [r7, #8]
 800d52a:	011b      	lsls	r3, r3, #4
 800d52c:	693a      	ldr	r2, [r7, #16]
 800d52e:	4313      	orrs	r3, r2
 800d530:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	697a      	ldr	r2, [r7, #20]
 800d536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	693a      	ldr	r2, [r7, #16]
 800d53c:	621a      	str	r2, [r3, #32]
}
 800d53e:	bf00      	nop
 800d540:	371c      	adds	r7, #28
 800d542:	46bd      	mov	sp, r7
 800d544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d548:	4770      	bx	lr

0800d54a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d54a:	b480      	push	{r7}
 800d54c:	b085      	sub	sp, #20
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
 800d552:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	689b      	ldr	r3, [r3, #8]
 800d558:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d560:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d562:	683a      	ldr	r2, [r7, #0]
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	4313      	orrs	r3, r2
 800d568:	f043 0307 	orr.w	r3, r3, #7
 800d56c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	68fa      	ldr	r2, [r7, #12]
 800d572:	609a      	str	r2, [r3, #8]
}
 800d574:	bf00      	nop
 800d576:	3714      	adds	r7, #20
 800d578:	46bd      	mov	sp, r7
 800d57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57e:	4770      	bx	lr

0800d580 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d580:	b480      	push	{r7}
 800d582:	b087      	sub	sp, #28
 800d584:	af00      	add	r7, sp, #0
 800d586:	60f8      	str	r0, [r7, #12]
 800d588:	60b9      	str	r1, [r7, #8]
 800d58a:	607a      	str	r2, [r7, #4]
 800d58c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d594:	697b      	ldr	r3, [r7, #20]
 800d596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d59a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	021a      	lsls	r2, r3, #8
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	431a      	orrs	r2, r3
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	4313      	orrs	r3, r2
 800d5a8:	697a      	ldr	r2, [r7, #20]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	697a      	ldr	r2, [r7, #20]
 800d5b2:	609a      	str	r2, [r3, #8]
}
 800d5b4:	bf00      	nop
 800d5b6:	371c      	adds	r7, #28
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b085      	sub	sp, #20
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
 800d5c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d101      	bne.n	800d5d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d5d4:	2302      	movs	r3, #2
 800d5d6:	e04f      	b.n	800d678 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2201      	movs	r2, #1
 800d5dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2202      	movs	r2, #2
 800d5e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	685b      	ldr	r3, [r3, #4]
 800d5ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	689b      	ldr	r3, [r3, #8]
 800d5f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	4a21      	ldr	r2, [pc, #132]	; (800d684 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d108      	bne.n	800d614 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d608:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	685b      	ldr	r3, [r3, #4]
 800d60e:	68fa      	ldr	r2, [r7, #12]
 800d610:	4313      	orrs	r3, r2
 800d612:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d61a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	68fa      	ldr	r2, [r7, #12]
 800d622:	4313      	orrs	r3, r2
 800d624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	68fa      	ldr	r2, [r7, #12]
 800d62c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	4a14      	ldr	r2, [pc, #80]	; (800d684 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d634:	4293      	cmp	r3, r2
 800d636:	d009      	beq.n	800d64c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d640:	d004      	beq.n	800d64c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	4a10      	ldr	r2, [pc, #64]	; (800d688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d648:	4293      	cmp	r3, r2
 800d64a:	d10c      	bne.n	800d666 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d652:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	68ba      	ldr	r2, [r7, #8]
 800d65a:	4313      	orrs	r3, r2
 800d65c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	68ba      	ldr	r2, [r7, #8]
 800d664:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2201      	movs	r2, #1
 800d66a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	2200      	movs	r2, #0
 800d672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d676:	2300      	movs	r3, #0
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3714      	adds	r7, #20
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr
 800d684:	40012c00 	.word	0x40012c00
 800d688:	40014000 	.word	0x40014000

0800d68c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d68c:	b480      	push	{r7}
 800d68e:	b083      	sub	sp, #12
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d694:	bf00      	nop
 800d696:	370c      	adds	r7, #12
 800d698:	46bd      	mov	sp, r7
 800d69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69e:	4770      	bx	lr

0800d6a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b083      	sub	sp, #12
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d6a8:	bf00      	nop
 800d6aa:	370c      	adds	r7, #12
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b2:	4770      	bx	lr

0800d6b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d6bc:	bf00      	nop
 800d6be:	370c      	adds	r7, #12
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c6:	4770      	bx	lr

0800d6c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b082      	sub	sp, #8
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d101      	bne.n	800d6da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	e040      	b.n	800d75c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d106      	bne.n	800d6f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f7f3 fd1e 	bl	800112c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2224      	movs	r2, #36	; 0x24
 800d6f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	681a      	ldr	r2, [r3, #0]
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f022 0201 	bic.w	r2, r2, #1
 800d704:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d706:	6878      	ldr	r0, [r7, #4]
 800d708:	f000 fbf2 	bl	800def0 <UART_SetConfig>
 800d70c:	4603      	mov	r3, r0
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d101      	bne.n	800d716 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d712:	2301      	movs	r3, #1
 800d714:	e022      	b.n	800d75c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d002      	beq.n	800d724 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f000 fe40 	bl	800e3a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	685a      	ldr	r2, [r3, #4]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d732:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	689a      	ldr	r2, [r3, #8]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d742:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	681a      	ldr	r2, [r3, #0]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f042 0201 	orr.w	r2, r2, #1
 800d752:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f000 fec7 	bl	800e4e8 <UART_CheckIdleState>
 800d75a:	4603      	mov	r3, r0
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3708      	adds	r7, #8
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d764:	b480      	push	{r7}
 800d766:	b08b      	sub	sp, #44	; 0x2c
 800d768:	af00      	add	r7, sp, #0
 800d76a:	60f8      	str	r0, [r7, #12]
 800d76c:	60b9      	str	r1, [r7, #8]
 800d76e:	4613      	mov	r3, r2
 800d770:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d776:	2b20      	cmp	r3, #32
 800d778:	d156      	bne.n	800d828 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800d77a:	68bb      	ldr	r3, [r7, #8]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d002      	beq.n	800d786 <HAL_UART_Transmit_IT+0x22>
 800d780:	88fb      	ldrh	r3, [r7, #6]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d101      	bne.n	800d78a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800d786:	2301      	movs	r3, #1
 800d788:	e04f      	b.n	800d82a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d790:	2b01      	cmp	r3, #1
 800d792:	d101      	bne.n	800d798 <HAL_UART_Transmit_IT+0x34>
 800d794:	2302      	movs	r3, #2
 800d796:	e048      	b.n	800d82a <HAL_UART_Transmit_IT+0xc6>
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	2201      	movs	r2, #1
 800d79c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	68ba      	ldr	r2, [r7, #8]
 800d7a4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	88fa      	ldrh	r2, [r7, #6]
 800d7aa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	88fa      	ldrh	r2, [r7, #6]
 800d7b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	2200      	movs	r2, #0
 800d7c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	2221      	movs	r2, #33	; 0x21
 800d7c8:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	689b      	ldr	r3, [r3, #8]
 800d7ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7d2:	d107      	bne.n	800d7e4 <HAL_UART_Transmit_IT+0x80>
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	691b      	ldr	r3, [r3, #16]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d103      	bne.n	800d7e4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	4a16      	ldr	r2, [pc, #88]	; (800d838 <HAL_UART_Transmit_IT+0xd4>)
 800d7e0:	669a      	str	r2, [r3, #104]	; 0x68
 800d7e2:	e002      	b.n	800d7ea <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	4a15      	ldr	r2, [pc, #84]	; (800d83c <HAL_UART_Transmit_IT+0xd8>)
 800d7e8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	e853 3f00 	ldrex	r3, [r3]
 800d7fe:	613b      	str	r3, [r7, #16]
   return(result);
 800d800:	693b      	ldr	r3, [r7, #16]
 800d802:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d806:	627b      	str	r3, [r7, #36]	; 0x24
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	461a      	mov	r2, r3
 800d80e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d810:	623b      	str	r3, [r7, #32]
 800d812:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d814:	69f9      	ldr	r1, [r7, #28]
 800d816:	6a3a      	ldr	r2, [r7, #32]
 800d818:	e841 2300 	strex	r3, r2, [r1]
 800d81c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d81e:	69bb      	ldr	r3, [r7, #24]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d1e6      	bne.n	800d7f2 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800d824:	2300      	movs	r3, #0
 800d826:	e000      	b.n	800d82a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800d828:	2302      	movs	r3, #2
  }
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	372c      	adds	r7, #44	; 0x2c
 800d82e:	46bd      	mov	sp, r7
 800d830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d834:	4770      	bx	lr
 800d836:	bf00      	nop
 800d838:	0800ea43 	.word	0x0800ea43
 800d83c:	0800e98b 	.word	0x0800e98b

0800d840 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b08a      	sub	sp, #40	; 0x28
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	4613      	mov	r3, r2
 800d84c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d852:	2b20      	cmp	r3, #32
 800d854:	d142      	bne.n	800d8dc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d002      	beq.n	800d862 <HAL_UART_Receive_IT+0x22>
 800d85c:	88fb      	ldrh	r3, [r7, #6]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d101      	bne.n	800d866 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800d862:	2301      	movs	r3, #1
 800d864:	e03b      	b.n	800d8de <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d101      	bne.n	800d874 <HAL_UART_Receive_IT+0x34>
 800d870:	2302      	movs	r3, #2
 800d872:	e034      	b.n	800d8de <HAL_UART_Receive_IT+0x9e>
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	2201      	movs	r2, #1
 800d878:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	2200      	movs	r2, #0
 800d880:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	4a18      	ldr	r2, [pc, #96]	; (800d8e8 <HAL_UART_Receive_IT+0xa8>)
 800d888:	4293      	cmp	r3, r2
 800d88a:	d01f      	beq.n	800d8cc <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	685b      	ldr	r3, [r3, #4]
 800d892:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d896:	2b00      	cmp	r3, #0
 800d898:	d018      	beq.n	800d8cc <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	e853 3f00 	ldrex	r3, [r3]
 800d8a6:	613b      	str	r3, [r7, #16]
   return(result);
 800d8a8:	693b      	ldr	r3, [r7, #16]
 800d8aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d8ae:	627b      	str	r3, [r7, #36]	; 0x24
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	461a      	mov	r2, r3
 800d8b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8b8:	623b      	str	r3, [r7, #32]
 800d8ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8bc:	69f9      	ldr	r1, [r7, #28]
 800d8be:	6a3a      	ldr	r2, [r7, #32]
 800d8c0:	e841 2300 	strex	r3, r2, [r1]
 800d8c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d8c6:	69bb      	ldr	r3, [r7, #24]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d1e6      	bne.n	800d89a <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d8cc:	88fb      	ldrh	r3, [r7, #6]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	68b9      	ldr	r1, [r7, #8]
 800d8d2:	68f8      	ldr	r0, [r7, #12]
 800d8d4:	f000 ff16 	bl	800e704 <UART_Start_Receive_IT>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	e000      	b.n	800d8de <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800d8dc:	2302      	movs	r3, #2
  }
}
 800d8de:	4618      	mov	r0, r3
 800d8e0:	3728      	adds	r7, #40	; 0x28
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}
 800d8e6:	bf00      	nop
 800d8e8:	40008000 	.word	0x40008000

0800d8ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b0ba      	sub	sp, #232	; 0xe8
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	69db      	ldr	r3, [r3, #28]
 800d8fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	689b      	ldr	r3, [r3, #8]
 800d90e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d912:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d916:	f640 030f 	movw	r3, #2063	; 0x80f
 800d91a:	4013      	ands	r3, r2
 800d91c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d920:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d924:	2b00      	cmp	r3, #0
 800d926:	d115      	bne.n	800d954 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d92c:	f003 0320 	and.w	r3, r3, #32
 800d930:	2b00      	cmp	r3, #0
 800d932:	d00f      	beq.n	800d954 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d938:	f003 0320 	and.w	r3, r3, #32
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d009      	beq.n	800d954 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d944:	2b00      	cmp	r3, #0
 800d946:	f000 82a6 	beq.w	800de96 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	4798      	blx	r3
      }
      return;
 800d952:	e2a0      	b.n	800de96 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800d954:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d958:	2b00      	cmp	r3, #0
 800d95a:	f000 8117 	beq.w	800db8c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d95e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d962:	f003 0301 	and.w	r3, r3, #1
 800d966:	2b00      	cmp	r3, #0
 800d968:	d106      	bne.n	800d978 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800d96a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d96e:	4b85      	ldr	r3, [pc, #532]	; (800db84 <HAL_UART_IRQHandler+0x298>)
 800d970:	4013      	ands	r3, r2
 800d972:	2b00      	cmp	r3, #0
 800d974:	f000 810a 	beq.w	800db8c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d97c:	f003 0301 	and.w	r3, r3, #1
 800d980:	2b00      	cmp	r3, #0
 800d982:	d011      	beq.n	800d9a8 <HAL_UART_IRQHandler+0xbc>
 800d984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d00b      	beq.n	800d9a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	2201      	movs	r2, #1
 800d996:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d99e:	f043 0201 	orr.w	r2, r3, #1
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9ac:	f003 0302 	and.w	r3, r3, #2
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d011      	beq.n	800d9d8 <HAL_UART_IRQHandler+0xec>
 800d9b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d9b8:	f003 0301 	and.w	r3, r3, #1
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d00b      	beq.n	800d9d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	2202      	movs	r2, #2
 800d9c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d9ce:	f043 0204 	orr.w	r2, r3, #4
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9dc:	f003 0304 	and.w	r3, r3, #4
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d011      	beq.n	800da08 <HAL_UART_IRQHandler+0x11c>
 800d9e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d9e8:	f003 0301 	and.w	r3, r3, #1
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00b      	beq.n	800da08 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	2204      	movs	r2, #4
 800d9f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d9fe:	f043 0202 	orr.w	r2, r3, #2
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800da08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da0c:	f003 0308 	and.w	r3, r3, #8
 800da10:	2b00      	cmp	r3, #0
 800da12:	d017      	beq.n	800da44 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800da14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da18:	f003 0320 	and.w	r3, r3, #32
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d105      	bne.n	800da2c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800da20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800da24:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00b      	beq.n	800da44 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	2208      	movs	r2, #8
 800da32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800da3a:	f043 0208 	orr.w	r2, r3, #8
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800da44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d012      	beq.n	800da76 <HAL_UART_IRQHandler+0x18a>
 800da50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d00c      	beq.n	800da76 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800da64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800da6c:	f043 0220 	orr.w	r2, r3, #32
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	f000 820c 	beq.w	800de9a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800da82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da86:	f003 0320 	and.w	r3, r3, #32
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d00d      	beq.n	800daaa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800da8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da92:	f003 0320 	and.w	r3, r3, #32
 800da96:	2b00      	cmp	r3, #0
 800da98:	d007      	beq.n	800daaa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d003      	beq.n	800daaa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dab0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	689b      	ldr	r3, [r3, #8]
 800daba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dabe:	2b40      	cmp	r3, #64	; 0x40
 800dac0:	d005      	beq.n	800dace <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dac2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dac6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d04f      	beq.n	800db6e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f000 fee2 	bl	800e898 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	689b      	ldr	r3, [r3, #8]
 800dada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dade:	2b40      	cmp	r3, #64	; 0x40
 800dae0:	d141      	bne.n	800db66 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	3308      	adds	r3, #8
 800dae8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800daf0:	e853 3f00 	ldrex	r3, [r3]
 800daf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800daf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dafc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	3308      	adds	r3, #8
 800db0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800db0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800db12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800db1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800db1e:	e841 2300 	strex	r3, r2, [r1]
 800db22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800db26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d1d9      	bne.n	800dae2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db32:	2b00      	cmp	r3, #0
 800db34:	d013      	beq.n	800db5e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db3a:	4a13      	ldr	r2, [pc, #76]	; (800db88 <HAL_UART_IRQHandler+0x29c>)
 800db3c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db42:	4618      	mov	r0, r3
 800db44:	f7fc fd3b 	bl	800a5be <HAL_DMA_Abort_IT>
 800db48:	4603      	mov	r3, r0
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d017      	beq.n	800db7e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db54:	687a      	ldr	r2, [r7, #4]
 800db56:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800db58:	4610      	mov	r0, r2
 800db5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db5c:	e00f      	b.n	800db7e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f000 f9b0 	bl	800dec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db64:	e00b      	b.n	800db7e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800db66:	6878      	ldr	r0, [r7, #4]
 800db68:	f000 f9ac 	bl	800dec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db6c:	e007      	b.n	800db7e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 f9a8 	bl	800dec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2200      	movs	r2, #0
 800db78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800db7c:	e18d      	b.n	800de9a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db7e:	bf00      	nop
    return;
 800db80:	e18b      	b.n	800de9a <HAL_UART_IRQHandler+0x5ae>
 800db82:	bf00      	nop
 800db84:	04000120 	.word	0x04000120
 800db88:	0800e95f 	.word	0x0800e95f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800db90:	2b01      	cmp	r3, #1
 800db92:	f040 8146 	bne.w	800de22 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800db96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db9a:	f003 0310 	and.w	r3, r3, #16
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	f000 813f 	beq.w	800de22 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dba8:	f003 0310 	and.w	r3, r3, #16
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	f000 8138 	beq.w	800de22 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	2210      	movs	r2, #16
 800dbb8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	689b      	ldr	r3, [r3, #8]
 800dbc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbc4:	2b40      	cmp	r3, #64	; 0x40
 800dbc6:	f040 80b4 	bne.w	800dd32 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	685b      	ldr	r3, [r3, #4]
 800dbd2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dbd6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	f000 815f 	beq.w	800de9e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800dbe6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dbea:	429a      	cmp	r2, r3
 800dbec:	f080 8157 	bcs.w	800de9e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dbf6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f003 0320 	and.w	r3, r3, #32
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	f040 8085 	bne.w	800dd16 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dc18:	e853 3f00 	ldrex	r3, [r3]
 800dc1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800dc20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dc24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dc28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	461a      	mov	r2, r3
 800dc32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc36:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800dc3a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800dc42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800dc46:	e841 2300 	strex	r3, r2, [r1]
 800dc4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800dc4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d1da      	bne.n	800dc0c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	3308      	adds	r3, #8
 800dc5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dc60:	e853 3f00 	ldrex	r3, [r3]
 800dc64:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800dc66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dc68:	f023 0301 	bic.w	r3, r3, #1
 800dc6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	3308      	adds	r3, #8
 800dc76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dc7a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800dc7e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc80:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800dc82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dc86:	e841 2300 	strex	r3, r2, [r1]
 800dc8a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800dc8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d1e1      	bne.n	800dc56 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	3308      	adds	r3, #8
 800dc98:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dc9c:	e853 3f00 	ldrex	r3, [r3]
 800dca0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800dca2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dca4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dca8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	3308      	adds	r3, #8
 800dcb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800dcb6:	66fa      	str	r2, [r7, #108]	; 0x6c
 800dcb8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dcbc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800dcbe:	e841 2300 	strex	r3, r2, [r1]
 800dcc2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800dcc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d1e3      	bne.n	800dc92 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	2220      	movs	r2, #32
 800dcce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dcde:	e853 3f00 	ldrex	r3, [r3]
 800dce2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800dce4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dce6:	f023 0310 	bic.w	r3, r3, #16
 800dcea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	461a      	mov	r2, r3
 800dcf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dcf8:	65bb      	str	r3, [r7, #88]	; 0x58
 800dcfa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dcfe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dd00:	e841 2300 	strex	r3, r2, [r1]
 800dd04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800dd06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d1e4      	bne.n	800dcd6 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7fc fc16 	bl	800a542 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dd22:	b29b      	uxth	r3, r3
 800dd24:	1ad3      	subs	r3, r2, r3
 800dd26:	b29b      	uxth	r3, r3
 800dd28:	4619      	mov	r1, r3
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 f8d4 	bl	800ded8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dd30:	e0b5      	b.n	800de9e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dd3e:	b29b      	uxth	r3, r3
 800dd40:	1ad3      	subs	r3, r2, r3
 800dd42:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dd4c:	b29b      	uxth	r3, r3
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	f000 80a7 	beq.w	800dea2 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800dd54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	f000 80a2 	beq.w	800dea2 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd66:	e853 3f00 	ldrex	r3, [r3]
 800dd6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dd6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dd72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	461a      	mov	r2, r3
 800dd7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dd80:	647b      	str	r3, [r7, #68]	; 0x44
 800dd82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dd86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd88:	e841 2300 	strex	r3, r2, [r1]
 800dd8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dd8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d1e4      	bne.n	800dd5e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	3308      	adds	r3, #8
 800dd9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd9e:	e853 3f00 	ldrex	r3, [r3]
 800dda2:	623b      	str	r3, [r7, #32]
   return(result);
 800dda4:	6a3b      	ldr	r3, [r7, #32]
 800dda6:	f023 0301 	bic.w	r3, r3, #1
 800ddaa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	3308      	adds	r3, #8
 800ddb4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ddb8:	633a      	str	r2, [r7, #48]	; 0x30
 800ddba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddbc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ddbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddc0:	e841 2300 	strex	r3, r2, [r1]
 800ddc4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ddc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d1e3      	bne.n	800dd94 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2220      	movs	r2, #32
 800ddd0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	2200      	movs	r2, #0
 800dddc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	e853 3f00 	ldrex	r3, [r3]
 800ddea:	60fb      	str	r3, [r7, #12]
   return(result);
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	f023 0310 	bic.w	r3, r3, #16
 800ddf2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	461a      	mov	r2, r3
 800ddfc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800de00:	61fb      	str	r3, [r7, #28]
 800de02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de04:	69b9      	ldr	r1, [r7, #24]
 800de06:	69fa      	ldr	r2, [r7, #28]
 800de08:	e841 2300 	strex	r3, r2, [r1]
 800de0c:	617b      	str	r3, [r7, #20]
   return(result);
 800de0e:	697b      	ldr	r3, [r7, #20]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d1e4      	bne.n	800ddde <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800de14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800de18:	4619      	mov	r1, r3
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f000 f85c 	bl	800ded8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800de20:	e03f      	b.n	800dea2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800de22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d00e      	beq.n	800de4c <HAL_UART_IRQHandler+0x560>
 800de2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800de32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de36:	2b00      	cmp	r3, #0
 800de38:	d008      	beq.n	800de4c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800de42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f000 ffe6 	bl	800ee16 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800de4a:	e02d      	b.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800de4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de54:	2b00      	cmp	r3, #0
 800de56:	d00e      	beq.n	800de76 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800de58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de60:	2b00      	cmp	r3, #0
 800de62:	d008      	beq.n	800de76 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d01c      	beq.n	800dea6 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800de70:	6878      	ldr	r0, [r7, #4]
 800de72:	4798      	blx	r3
    }
    return;
 800de74:	e017      	b.n	800dea6 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800de76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d012      	beq.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
 800de82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d00c      	beq.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f000 fe37 	bl	800eb02 <UART_EndTransmit_IT>
    return;
 800de94:	e008      	b.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
      return;
 800de96:	bf00      	nop
 800de98:	e006      	b.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
    return;
 800de9a:	bf00      	nop
 800de9c:	e004      	b.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
      return;
 800de9e:	bf00      	nop
 800dea0:	e002      	b.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
      return;
 800dea2:	bf00      	nop
 800dea4:	e000      	b.n	800dea8 <HAL_UART_IRQHandler+0x5bc>
    return;
 800dea6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800dea8:	37e8      	adds	r7, #232	; 0xe8
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop

0800deb0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800deb0:	b480      	push	{r7}
 800deb2:	b083      	sub	sp, #12
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800deb8:	bf00      	nop
 800deba:	370c      	adds	r7, #12
 800debc:	46bd      	mov	sp, r7
 800debe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec2:	4770      	bx	lr

0800dec4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dec4:	b480      	push	{r7}
 800dec6:	b083      	sub	sp, #12
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800decc:	bf00      	nop
 800dece:	370c      	adds	r7, #12
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr

0800ded8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ded8:	b480      	push	{r7}
 800deda:	b083      	sub	sp, #12
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
 800dee0:	460b      	mov	r3, r1
 800dee2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dee4:	bf00      	nop
 800dee6:	370c      	adds	r7, #12
 800dee8:	46bd      	mov	sp, r7
 800deea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deee:	4770      	bx	lr

0800def0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800def0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800def4:	b08a      	sub	sp, #40	; 0x28
 800def6:	af00      	add	r7, sp, #0
 800def8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800defa:	2300      	movs	r3, #0
 800defc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	689a      	ldr	r2, [r3, #8]
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	691b      	ldr	r3, [r3, #16]
 800df08:	431a      	orrs	r2, r3
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	695b      	ldr	r3, [r3, #20]
 800df0e:	431a      	orrs	r2, r3
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	69db      	ldr	r3, [r3, #28]
 800df14:	4313      	orrs	r3, r2
 800df16:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	681a      	ldr	r2, [r3, #0]
 800df1e:	4b9e      	ldr	r3, [pc, #632]	; (800e198 <UART_SetConfig+0x2a8>)
 800df20:	4013      	ands	r3, r2
 800df22:	68fa      	ldr	r2, [r7, #12]
 800df24:	6812      	ldr	r2, [r2, #0]
 800df26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df28:	430b      	orrs	r3, r1
 800df2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	685b      	ldr	r3, [r3, #4]
 800df32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	68da      	ldr	r2, [r3, #12]
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	430a      	orrs	r2, r1
 800df40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	699b      	ldr	r3, [r3, #24]
 800df46:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4a93      	ldr	r2, [pc, #588]	; (800e19c <UART_SetConfig+0x2ac>)
 800df4e:	4293      	cmp	r3, r2
 800df50:	d004      	beq.n	800df5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	6a1b      	ldr	r3, [r3, #32]
 800df56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df58:	4313      	orrs	r3, r2
 800df5a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	689b      	ldr	r3, [r3, #8]
 800df62:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df6c:	430a      	orrs	r2, r1
 800df6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	4a8a      	ldr	r2, [pc, #552]	; (800e1a0 <UART_SetConfig+0x2b0>)
 800df76:	4293      	cmp	r3, r2
 800df78:	d126      	bne.n	800dfc8 <UART_SetConfig+0xd8>
 800df7a:	4b8a      	ldr	r3, [pc, #552]	; (800e1a4 <UART_SetConfig+0x2b4>)
 800df7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df80:	f003 0303 	and.w	r3, r3, #3
 800df84:	2b03      	cmp	r3, #3
 800df86:	d81b      	bhi.n	800dfc0 <UART_SetConfig+0xd0>
 800df88:	a201      	add	r2, pc, #4	; (adr r2, 800df90 <UART_SetConfig+0xa0>)
 800df8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df8e:	bf00      	nop
 800df90:	0800dfa1 	.word	0x0800dfa1
 800df94:	0800dfb1 	.word	0x0800dfb1
 800df98:	0800dfa9 	.word	0x0800dfa9
 800df9c:	0800dfb9 	.word	0x0800dfb9
 800dfa0:	2301      	movs	r3, #1
 800dfa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfa6:	e0ab      	b.n	800e100 <UART_SetConfig+0x210>
 800dfa8:	2302      	movs	r3, #2
 800dfaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfae:	e0a7      	b.n	800e100 <UART_SetConfig+0x210>
 800dfb0:	2304      	movs	r3, #4
 800dfb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfb6:	e0a3      	b.n	800e100 <UART_SetConfig+0x210>
 800dfb8:	2308      	movs	r3, #8
 800dfba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfbe:	e09f      	b.n	800e100 <UART_SetConfig+0x210>
 800dfc0:	2310      	movs	r3, #16
 800dfc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfc6:	e09b      	b.n	800e100 <UART_SetConfig+0x210>
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4a76      	ldr	r2, [pc, #472]	; (800e1a8 <UART_SetConfig+0x2b8>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d138      	bne.n	800e044 <UART_SetConfig+0x154>
 800dfd2:	4b74      	ldr	r3, [pc, #464]	; (800e1a4 <UART_SetConfig+0x2b4>)
 800dfd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfd8:	f003 030c 	and.w	r3, r3, #12
 800dfdc:	2b0c      	cmp	r3, #12
 800dfde:	d82d      	bhi.n	800e03c <UART_SetConfig+0x14c>
 800dfe0:	a201      	add	r2, pc, #4	; (adr r2, 800dfe8 <UART_SetConfig+0xf8>)
 800dfe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfe6:	bf00      	nop
 800dfe8:	0800e01d 	.word	0x0800e01d
 800dfec:	0800e03d 	.word	0x0800e03d
 800dff0:	0800e03d 	.word	0x0800e03d
 800dff4:	0800e03d 	.word	0x0800e03d
 800dff8:	0800e02d 	.word	0x0800e02d
 800dffc:	0800e03d 	.word	0x0800e03d
 800e000:	0800e03d 	.word	0x0800e03d
 800e004:	0800e03d 	.word	0x0800e03d
 800e008:	0800e025 	.word	0x0800e025
 800e00c:	0800e03d 	.word	0x0800e03d
 800e010:	0800e03d 	.word	0x0800e03d
 800e014:	0800e03d 	.word	0x0800e03d
 800e018:	0800e035 	.word	0x0800e035
 800e01c:	2300      	movs	r3, #0
 800e01e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e022:	e06d      	b.n	800e100 <UART_SetConfig+0x210>
 800e024:	2302      	movs	r3, #2
 800e026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e02a:	e069      	b.n	800e100 <UART_SetConfig+0x210>
 800e02c:	2304      	movs	r3, #4
 800e02e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e032:	e065      	b.n	800e100 <UART_SetConfig+0x210>
 800e034:	2308      	movs	r3, #8
 800e036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e03a:	e061      	b.n	800e100 <UART_SetConfig+0x210>
 800e03c:	2310      	movs	r3, #16
 800e03e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e042:	e05d      	b.n	800e100 <UART_SetConfig+0x210>
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	4a58      	ldr	r2, [pc, #352]	; (800e1ac <UART_SetConfig+0x2bc>)
 800e04a:	4293      	cmp	r3, r2
 800e04c:	d125      	bne.n	800e09a <UART_SetConfig+0x1aa>
 800e04e:	4b55      	ldr	r3, [pc, #340]	; (800e1a4 <UART_SetConfig+0x2b4>)
 800e050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e054:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e058:	2b30      	cmp	r3, #48	; 0x30
 800e05a:	d016      	beq.n	800e08a <UART_SetConfig+0x19a>
 800e05c:	2b30      	cmp	r3, #48	; 0x30
 800e05e:	d818      	bhi.n	800e092 <UART_SetConfig+0x1a2>
 800e060:	2b20      	cmp	r3, #32
 800e062:	d00a      	beq.n	800e07a <UART_SetConfig+0x18a>
 800e064:	2b20      	cmp	r3, #32
 800e066:	d814      	bhi.n	800e092 <UART_SetConfig+0x1a2>
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d002      	beq.n	800e072 <UART_SetConfig+0x182>
 800e06c:	2b10      	cmp	r3, #16
 800e06e:	d008      	beq.n	800e082 <UART_SetConfig+0x192>
 800e070:	e00f      	b.n	800e092 <UART_SetConfig+0x1a2>
 800e072:	2300      	movs	r3, #0
 800e074:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e078:	e042      	b.n	800e100 <UART_SetConfig+0x210>
 800e07a:	2302      	movs	r3, #2
 800e07c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e080:	e03e      	b.n	800e100 <UART_SetConfig+0x210>
 800e082:	2304      	movs	r3, #4
 800e084:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e088:	e03a      	b.n	800e100 <UART_SetConfig+0x210>
 800e08a:	2308      	movs	r3, #8
 800e08c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e090:	e036      	b.n	800e100 <UART_SetConfig+0x210>
 800e092:	2310      	movs	r3, #16
 800e094:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e098:	e032      	b.n	800e100 <UART_SetConfig+0x210>
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	4a3f      	ldr	r2, [pc, #252]	; (800e19c <UART_SetConfig+0x2ac>)
 800e0a0:	4293      	cmp	r3, r2
 800e0a2:	d12a      	bne.n	800e0fa <UART_SetConfig+0x20a>
 800e0a4:	4b3f      	ldr	r3, [pc, #252]	; (800e1a4 <UART_SetConfig+0x2b4>)
 800e0a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e0aa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e0ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e0b2:	d01a      	beq.n	800e0ea <UART_SetConfig+0x1fa>
 800e0b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e0b8:	d81b      	bhi.n	800e0f2 <UART_SetConfig+0x202>
 800e0ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e0be:	d00c      	beq.n	800e0da <UART_SetConfig+0x1ea>
 800e0c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e0c4:	d815      	bhi.n	800e0f2 <UART_SetConfig+0x202>
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d003      	beq.n	800e0d2 <UART_SetConfig+0x1e2>
 800e0ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e0ce:	d008      	beq.n	800e0e2 <UART_SetConfig+0x1f2>
 800e0d0:	e00f      	b.n	800e0f2 <UART_SetConfig+0x202>
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0d8:	e012      	b.n	800e100 <UART_SetConfig+0x210>
 800e0da:	2302      	movs	r3, #2
 800e0dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0e0:	e00e      	b.n	800e100 <UART_SetConfig+0x210>
 800e0e2:	2304      	movs	r3, #4
 800e0e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0e8:	e00a      	b.n	800e100 <UART_SetConfig+0x210>
 800e0ea:	2308      	movs	r3, #8
 800e0ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0f0:	e006      	b.n	800e100 <UART_SetConfig+0x210>
 800e0f2:	2310      	movs	r3, #16
 800e0f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e0f8:	e002      	b.n	800e100 <UART_SetConfig+0x210>
 800e0fa:	2310      	movs	r3, #16
 800e0fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	4a25      	ldr	r2, [pc, #148]	; (800e19c <UART_SetConfig+0x2ac>)
 800e106:	4293      	cmp	r3, r2
 800e108:	f040 808a 	bne.w	800e220 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e10c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e110:	2b08      	cmp	r3, #8
 800e112:	d824      	bhi.n	800e15e <UART_SetConfig+0x26e>
 800e114:	a201      	add	r2, pc, #4	; (adr r2, 800e11c <UART_SetConfig+0x22c>)
 800e116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e11a:	bf00      	nop
 800e11c:	0800e141 	.word	0x0800e141
 800e120:	0800e15f 	.word	0x0800e15f
 800e124:	0800e149 	.word	0x0800e149
 800e128:	0800e15f 	.word	0x0800e15f
 800e12c:	0800e14f 	.word	0x0800e14f
 800e130:	0800e15f 	.word	0x0800e15f
 800e134:	0800e15f 	.word	0x0800e15f
 800e138:	0800e15f 	.word	0x0800e15f
 800e13c:	0800e157 	.word	0x0800e157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e140:	f7fd fb60 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800e144:	61f8      	str	r0, [r7, #28]
        break;
 800e146:	e010      	b.n	800e16a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e148:	4b19      	ldr	r3, [pc, #100]	; (800e1b0 <UART_SetConfig+0x2c0>)
 800e14a:	61fb      	str	r3, [r7, #28]
        break;
 800e14c:	e00d      	b.n	800e16a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e14e:	f7fd fac1 	bl	800b6d4 <HAL_RCC_GetSysClockFreq>
 800e152:	61f8      	str	r0, [r7, #28]
        break;
 800e154:	e009      	b.n	800e16a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e15a:	61fb      	str	r3, [r7, #28]
        break;
 800e15c:	e005      	b.n	800e16a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800e15e:	2300      	movs	r3, #0
 800e160:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e162:	2301      	movs	r3, #1
 800e164:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e168:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e16a:	69fb      	ldr	r3, [r7, #28]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	f000 8109 	beq.w	800e384 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	685a      	ldr	r2, [r3, #4]
 800e176:	4613      	mov	r3, r2
 800e178:	005b      	lsls	r3, r3, #1
 800e17a:	4413      	add	r3, r2
 800e17c:	69fa      	ldr	r2, [r7, #28]
 800e17e:	429a      	cmp	r2, r3
 800e180:	d305      	bcc.n	800e18e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	685b      	ldr	r3, [r3, #4]
 800e186:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e188:	69fa      	ldr	r2, [r7, #28]
 800e18a:	429a      	cmp	r2, r3
 800e18c:	d912      	bls.n	800e1b4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800e18e:	2301      	movs	r3, #1
 800e190:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e194:	e0f6      	b.n	800e384 <UART_SetConfig+0x494>
 800e196:	bf00      	nop
 800e198:	efff69f3 	.word	0xefff69f3
 800e19c:	40008000 	.word	0x40008000
 800e1a0:	40013800 	.word	0x40013800
 800e1a4:	40021000 	.word	0x40021000
 800e1a8:	40004400 	.word	0x40004400
 800e1ac:	40004800 	.word	0x40004800
 800e1b0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e1b4:	69fb      	ldr	r3, [r7, #28]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	461c      	mov	r4, r3
 800e1ba:	4615      	mov	r5, r2
 800e1bc:	f04f 0200 	mov.w	r2, #0
 800e1c0:	f04f 0300 	mov.w	r3, #0
 800e1c4:	022b      	lsls	r3, r5, #8
 800e1c6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e1ca:	0222      	lsls	r2, r4, #8
 800e1cc:	68f9      	ldr	r1, [r7, #12]
 800e1ce:	6849      	ldr	r1, [r1, #4]
 800e1d0:	0849      	lsrs	r1, r1, #1
 800e1d2:	2000      	movs	r0, #0
 800e1d4:	4688      	mov	r8, r1
 800e1d6:	4681      	mov	r9, r0
 800e1d8:	eb12 0a08 	adds.w	sl, r2, r8
 800e1dc:	eb43 0b09 	adc.w	fp, r3, r9
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	685b      	ldr	r3, [r3, #4]
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	603b      	str	r3, [r7, #0]
 800e1e8:	607a      	str	r2, [r7, #4]
 800e1ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1ee:	4650      	mov	r0, sl
 800e1f0:	4659      	mov	r1, fp
 800e1f2:	f7f2 f84d 	bl	8000290 <__aeabi_uldivmod>
 800e1f6:	4602      	mov	r2, r0
 800e1f8:	460b      	mov	r3, r1
 800e1fa:	4613      	mov	r3, r2
 800e1fc:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e1fe:	69bb      	ldr	r3, [r7, #24]
 800e200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e204:	d308      	bcc.n	800e218 <UART_SetConfig+0x328>
 800e206:	69bb      	ldr	r3, [r7, #24]
 800e208:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e20c:	d204      	bcs.n	800e218 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	69ba      	ldr	r2, [r7, #24]
 800e214:	60da      	str	r2, [r3, #12]
 800e216:	e0b5      	b.n	800e384 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800e218:	2301      	movs	r3, #1
 800e21a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e21e:	e0b1      	b.n	800e384 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	69db      	ldr	r3, [r3, #28]
 800e224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e228:	d15d      	bne.n	800e2e6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800e22a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e22e:	2b08      	cmp	r3, #8
 800e230:	d827      	bhi.n	800e282 <UART_SetConfig+0x392>
 800e232:	a201      	add	r2, pc, #4	; (adr r2, 800e238 <UART_SetConfig+0x348>)
 800e234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e238:	0800e25d 	.word	0x0800e25d
 800e23c:	0800e265 	.word	0x0800e265
 800e240:	0800e26d 	.word	0x0800e26d
 800e244:	0800e283 	.word	0x0800e283
 800e248:	0800e273 	.word	0x0800e273
 800e24c:	0800e283 	.word	0x0800e283
 800e250:	0800e283 	.word	0x0800e283
 800e254:	0800e283 	.word	0x0800e283
 800e258:	0800e27b 	.word	0x0800e27b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e25c:	f7fd fad2 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800e260:	61f8      	str	r0, [r7, #28]
        break;
 800e262:	e014      	b.n	800e28e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e264:	f7fd fae4 	bl	800b830 <HAL_RCC_GetPCLK2Freq>
 800e268:	61f8      	str	r0, [r7, #28]
        break;
 800e26a:	e010      	b.n	800e28e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e26c:	4b4c      	ldr	r3, [pc, #304]	; (800e3a0 <UART_SetConfig+0x4b0>)
 800e26e:	61fb      	str	r3, [r7, #28]
        break;
 800e270:	e00d      	b.n	800e28e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e272:	f7fd fa2f 	bl	800b6d4 <HAL_RCC_GetSysClockFreq>
 800e276:	61f8      	str	r0, [r7, #28]
        break;
 800e278:	e009      	b.n	800e28e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e27a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e27e:	61fb      	str	r3, [r7, #28]
        break;
 800e280:	e005      	b.n	800e28e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800e282:	2300      	movs	r3, #0
 800e284:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e28c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e28e:	69fb      	ldr	r3, [r7, #28]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d077      	beq.n	800e384 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e294:	69fb      	ldr	r3, [r7, #28]
 800e296:	005a      	lsls	r2, r3, #1
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	085b      	lsrs	r3, r3, #1
 800e29e:	441a      	add	r2, r3
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2a8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2aa:	69bb      	ldr	r3, [r7, #24]
 800e2ac:	2b0f      	cmp	r3, #15
 800e2ae:	d916      	bls.n	800e2de <UART_SetConfig+0x3ee>
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e2b6:	d212      	bcs.n	800e2de <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e2b8:	69bb      	ldr	r3, [r7, #24]
 800e2ba:	b29b      	uxth	r3, r3
 800e2bc:	f023 030f 	bic.w	r3, r3, #15
 800e2c0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e2c2:	69bb      	ldr	r3, [r7, #24]
 800e2c4:	085b      	lsrs	r3, r3, #1
 800e2c6:	b29b      	uxth	r3, r3
 800e2c8:	f003 0307 	and.w	r3, r3, #7
 800e2cc:	b29a      	uxth	r2, r3
 800e2ce:	8afb      	ldrh	r3, [r7, #22]
 800e2d0:	4313      	orrs	r3, r2
 800e2d2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	8afa      	ldrh	r2, [r7, #22]
 800e2da:	60da      	str	r2, [r3, #12]
 800e2dc:	e052      	b.n	800e384 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e2de:	2301      	movs	r3, #1
 800e2e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e2e4:	e04e      	b.n	800e384 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e2e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e2ea:	2b08      	cmp	r3, #8
 800e2ec:	d827      	bhi.n	800e33e <UART_SetConfig+0x44e>
 800e2ee:	a201      	add	r2, pc, #4	; (adr r2, 800e2f4 <UART_SetConfig+0x404>)
 800e2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2f4:	0800e319 	.word	0x0800e319
 800e2f8:	0800e321 	.word	0x0800e321
 800e2fc:	0800e329 	.word	0x0800e329
 800e300:	0800e33f 	.word	0x0800e33f
 800e304:	0800e32f 	.word	0x0800e32f
 800e308:	0800e33f 	.word	0x0800e33f
 800e30c:	0800e33f 	.word	0x0800e33f
 800e310:	0800e33f 	.word	0x0800e33f
 800e314:	0800e337 	.word	0x0800e337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e318:	f7fd fa74 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800e31c:	61f8      	str	r0, [r7, #28]
        break;
 800e31e:	e014      	b.n	800e34a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e320:	f7fd fa86 	bl	800b830 <HAL_RCC_GetPCLK2Freq>
 800e324:	61f8      	str	r0, [r7, #28]
        break;
 800e326:	e010      	b.n	800e34a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e328:	4b1d      	ldr	r3, [pc, #116]	; (800e3a0 <UART_SetConfig+0x4b0>)
 800e32a:	61fb      	str	r3, [r7, #28]
        break;
 800e32c:	e00d      	b.n	800e34a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e32e:	f7fd f9d1 	bl	800b6d4 <HAL_RCC_GetSysClockFreq>
 800e332:	61f8      	str	r0, [r7, #28]
        break;
 800e334:	e009      	b.n	800e34a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e33a:	61fb      	str	r3, [r7, #28]
        break;
 800e33c:	e005      	b.n	800e34a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800e33e:	2300      	movs	r3, #0
 800e340:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e342:	2301      	movs	r3, #1
 800e344:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e348:	bf00      	nop
    }

    if (pclk != 0U)
 800e34a:	69fb      	ldr	r3, [r7, #28]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d019      	beq.n	800e384 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	085a      	lsrs	r2, r3, #1
 800e356:	69fb      	ldr	r3, [r7, #28]
 800e358:	441a      	add	r2, r3
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	685b      	ldr	r3, [r3, #4]
 800e35e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e362:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e364:	69bb      	ldr	r3, [r7, #24]
 800e366:	2b0f      	cmp	r3, #15
 800e368:	d909      	bls.n	800e37e <UART_SetConfig+0x48e>
 800e36a:	69bb      	ldr	r3, [r7, #24]
 800e36c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e370:	d205      	bcs.n	800e37e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e372:	69bb      	ldr	r3, [r7, #24]
 800e374:	b29a      	uxth	r2, r3
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	60da      	str	r2, [r3, #12]
 800e37c:	e002      	b.n	800e384 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e37e:	2301      	movs	r3, #1
 800e380:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2200      	movs	r2, #0
 800e388:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2200      	movs	r2, #0
 800e38e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800e390:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e394:	4618      	mov	r0, r3
 800e396:	3728      	adds	r7, #40	; 0x28
 800e398:	46bd      	mov	sp, r7
 800e39a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e39e:	bf00      	nop
 800e3a0:	00f42400 	.word	0x00f42400

0800e3a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b083      	sub	sp, #12
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3b0:	f003 0301 	and.w	r3, r3, #1
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d00a      	beq.n	800e3ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	685b      	ldr	r3, [r3, #4]
 800e3be:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	430a      	orrs	r2, r1
 800e3cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3d2:	f003 0302 	and.w	r3, r3, #2
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d00a      	beq.n	800e3f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	685b      	ldr	r3, [r3, #4]
 800e3e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	430a      	orrs	r2, r1
 800e3ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3f4:	f003 0304 	and.w	r3, r3, #4
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d00a      	beq.n	800e412 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	430a      	orrs	r2, r1
 800e410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e416:	f003 0308 	and.w	r3, r3, #8
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00a      	beq.n	800e434 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	685b      	ldr	r3, [r3, #4]
 800e424:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	430a      	orrs	r2, r1
 800e432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e438:	f003 0310 	and.w	r3, r3, #16
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d00a      	beq.n	800e456 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	689b      	ldr	r3, [r3, #8]
 800e446:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	430a      	orrs	r2, r1
 800e454:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e45a:	f003 0320 	and.w	r3, r3, #32
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d00a      	beq.n	800e478 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	689b      	ldr	r3, [r3, #8]
 800e468:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	430a      	orrs	r2, r1
 800e476:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e47c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e480:	2b00      	cmp	r3, #0
 800e482:	d01a      	beq.n	800e4ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	685b      	ldr	r3, [r3, #4]
 800e48a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	430a      	orrs	r2, r1
 800e498:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e49e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e4a2:	d10a      	bne.n	800e4ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	685b      	ldr	r3, [r3, #4]
 800e4aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	430a      	orrs	r2, r1
 800e4b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00a      	beq.n	800e4dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	685b      	ldr	r3, [r3, #4]
 800e4cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	430a      	orrs	r2, r1
 800e4da:	605a      	str	r2, [r3, #4]
  }
}
 800e4dc:	bf00      	nop
 800e4de:	370c      	adds	r7, #12
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e6:	4770      	bx	lr

0800e4e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b086      	sub	sp, #24
 800e4ec:	af02      	add	r7, sp, #8
 800e4ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e4f8:	f7fb fee2 	bl	800a2c0 <HAL_GetTick>
 800e4fc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f003 0308 	and.w	r3, r3, #8
 800e508:	2b08      	cmp	r3, #8
 800e50a:	d10e      	bne.n	800e52a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e50c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e510:	9300      	str	r3, [sp, #0]
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	2200      	movs	r2, #0
 800e516:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f000 f82d 	bl	800e57a <UART_WaitOnFlagUntilTimeout>
 800e520:	4603      	mov	r3, r0
 800e522:	2b00      	cmp	r3, #0
 800e524:	d001      	beq.n	800e52a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e526:	2303      	movs	r3, #3
 800e528:	e023      	b.n	800e572 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	f003 0304 	and.w	r3, r3, #4
 800e534:	2b04      	cmp	r3, #4
 800e536:	d10e      	bne.n	800e556 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e538:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e53c:	9300      	str	r3, [sp, #0]
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	2200      	movs	r2, #0
 800e542:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 f817 	bl	800e57a <UART_WaitOnFlagUntilTimeout>
 800e54c:	4603      	mov	r3, r0
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d001      	beq.n	800e556 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e552:	2303      	movs	r3, #3
 800e554:	e00d      	b.n	800e572 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2220      	movs	r2, #32
 800e55a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2220      	movs	r2, #32
 800e560:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2200      	movs	r2, #0
 800e566:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2200      	movs	r2, #0
 800e56c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800e570:	2300      	movs	r3, #0
}
 800e572:	4618      	mov	r0, r3
 800e574:	3710      	adds	r7, #16
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}

0800e57a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e57a:	b580      	push	{r7, lr}
 800e57c:	b09c      	sub	sp, #112	; 0x70
 800e57e:	af00      	add	r7, sp, #0
 800e580:	60f8      	str	r0, [r7, #12]
 800e582:	60b9      	str	r1, [r7, #8]
 800e584:	603b      	str	r3, [r7, #0]
 800e586:	4613      	mov	r3, r2
 800e588:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e58a:	e0a5      	b.n	800e6d8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e58c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e58e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e592:	f000 80a1 	beq.w	800e6d8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e596:	f7fb fe93 	bl	800a2c0 <HAL_GetTick>
 800e59a:	4602      	mov	r2, r0
 800e59c:	683b      	ldr	r3, [r7, #0]
 800e59e:	1ad3      	subs	r3, r2, r3
 800e5a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d302      	bcc.n	800e5ac <UART_WaitOnFlagUntilTimeout+0x32>
 800e5a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d13e      	bne.n	800e62a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5b4:	e853 3f00 	ldrex	r3, [r3]
 800e5b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e5ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e5c0:	667b      	str	r3, [r7, #100]	; 0x64
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	461a      	mov	r2, r3
 800e5c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e5ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e5cc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e5d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e5d2:	e841 2300 	strex	r3, r2, [r1]
 800e5d6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e5d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d1e6      	bne.n	800e5ac <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	3308      	adds	r3, #8
 800e5e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5e8:	e853 3f00 	ldrex	r3, [r3]
 800e5ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5f0:	f023 0301 	bic.w	r3, r3, #1
 800e5f4:	663b      	str	r3, [r7, #96]	; 0x60
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	3308      	adds	r3, #8
 800e5fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e5fe:	64ba      	str	r2, [r7, #72]	; 0x48
 800e600:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e602:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e604:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e606:	e841 2300 	strex	r3, r2, [r1]
 800e60a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e60c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d1e5      	bne.n	800e5de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2220      	movs	r2, #32
 800e616:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	2220      	movs	r2, #32
 800e61c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	2200      	movs	r2, #0
 800e622:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800e626:	2303      	movs	r3, #3
 800e628:	e067      	b.n	800e6fa <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	f003 0304 	and.w	r3, r3, #4
 800e634:	2b00      	cmp	r3, #0
 800e636:	d04f      	beq.n	800e6d8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	69db      	ldr	r3, [r3, #28]
 800e63e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e642:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e646:	d147      	bne.n	800e6d8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e650:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e65a:	e853 3f00 	ldrex	r3, [r3]
 800e65e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e662:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e666:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	461a      	mov	r2, r3
 800e66e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e670:	637b      	str	r3, [r7, #52]	; 0x34
 800e672:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e674:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e676:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e678:	e841 2300 	strex	r3, r2, [r1]
 800e67c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e680:	2b00      	cmp	r3, #0
 800e682:	d1e6      	bne.n	800e652 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	3308      	adds	r3, #8
 800e68a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e68c:	697b      	ldr	r3, [r7, #20]
 800e68e:	e853 3f00 	ldrex	r3, [r3]
 800e692:	613b      	str	r3, [r7, #16]
   return(result);
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	f023 0301 	bic.w	r3, r3, #1
 800e69a:	66bb      	str	r3, [r7, #104]	; 0x68
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	3308      	adds	r3, #8
 800e6a2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e6a4:	623a      	str	r2, [r7, #32]
 800e6a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6a8:	69f9      	ldr	r1, [r7, #28]
 800e6aa:	6a3a      	ldr	r2, [r7, #32]
 800e6ac:	e841 2300 	strex	r3, r2, [r1]
 800e6b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d1e5      	bne.n	800e684 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	2220      	movs	r2, #32
 800e6bc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2220      	movs	r2, #32
 800e6c2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	2220      	movs	r2, #32
 800e6c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800e6d4:	2303      	movs	r3, #3
 800e6d6:	e010      	b.n	800e6fa <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	69da      	ldr	r2, [r3, #28]
 800e6de:	68bb      	ldr	r3, [r7, #8]
 800e6e0:	4013      	ands	r3, r2
 800e6e2:	68ba      	ldr	r2, [r7, #8]
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	bf0c      	ite	eq
 800e6e8:	2301      	moveq	r3, #1
 800e6ea:	2300      	movne	r3, #0
 800e6ec:	b2db      	uxtb	r3, r3
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	79fb      	ldrb	r3, [r7, #7]
 800e6f2:	429a      	cmp	r2, r3
 800e6f4:	f43f af4a 	beq.w	800e58c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e6f8:	2300      	movs	r3, #0
}
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	3770      	adds	r7, #112	; 0x70
 800e6fe:	46bd      	mov	sp, r7
 800e700:	bd80      	pop	{r7, pc}
	...

0800e704 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e704:	b480      	push	{r7}
 800e706:	b097      	sub	sp, #92	; 0x5c
 800e708:	af00      	add	r7, sp, #0
 800e70a:	60f8      	str	r0, [r7, #12]
 800e70c:	60b9      	str	r1, [r7, #8]
 800e70e:	4613      	mov	r3, r2
 800e710:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	68ba      	ldr	r2, [r7, #8]
 800e716:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	88fa      	ldrh	r2, [r7, #6]
 800e71c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	88fa      	ldrh	r2, [r7, #6]
 800e724:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	2200      	movs	r2, #0
 800e72c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e736:	d10e      	bne.n	800e756 <UART_Start_Receive_IT+0x52>
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	691b      	ldr	r3, [r3, #16]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d105      	bne.n	800e74c <UART_Start_Receive_IT+0x48>
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e746:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e74a:	e02d      	b.n	800e7a8 <UART_Start_Receive_IT+0xa4>
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	22ff      	movs	r2, #255	; 0xff
 800e750:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e754:	e028      	b.n	800e7a8 <UART_Start_Receive_IT+0xa4>
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	689b      	ldr	r3, [r3, #8]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d10d      	bne.n	800e77a <UART_Start_Receive_IT+0x76>
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	691b      	ldr	r3, [r3, #16]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d104      	bne.n	800e770 <UART_Start_Receive_IT+0x6c>
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	22ff      	movs	r2, #255	; 0xff
 800e76a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e76e:	e01b      	b.n	800e7a8 <UART_Start_Receive_IT+0xa4>
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	227f      	movs	r2, #127	; 0x7f
 800e774:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e778:	e016      	b.n	800e7a8 <UART_Start_Receive_IT+0xa4>
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	689b      	ldr	r3, [r3, #8]
 800e77e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e782:	d10d      	bne.n	800e7a0 <UART_Start_Receive_IT+0x9c>
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	691b      	ldr	r3, [r3, #16]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d104      	bne.n	800e796 <UART_Start_Receive_IT+0x92>
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	227f      	movs	r2, #127	; 0x7f
 800e790:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e794:	e008      	b.n	800e7a8 <UART_Start_Receive_IT+0xa4>
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	223f      	movs	r2, #63	; 0x3f
 800e79a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e79e:	e003      	b.n	800e7a8 <UART_Start_Receive_IT+0xa4>
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2222      	movs	r2, #34	; 0x22
 800e7b4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	3308      	adds	r3, #8
 800e7bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7c0:	e853 3f00 	ldrex	r3, [r3]
 800e7c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e7c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7c8:	f043 0301 	orr.w	r3, r3, #1
 800e7cc:	657b      	str	r3, [r7, #84]	; 0x54
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	3308      	adds	r3, #8
 800e7d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e7d6:	64ba      	str	r2, [r7, #72]	; 0x48
 800e7d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e7dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e7de:	e841 2300 	strex	r3, r2, [r1]
 800e7e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e7e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d1e5      	bne.n	800e7b6 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	689b      	ldr	r3, [r3, #8]
 800e7ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e7f2:	d107      	bne.n	800e804 <UART_Start_Receive_IT+0x100>
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	691b      	ldr	r3, [r3, #16]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d103      	bne.n	800e804 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	4a24      	ldr	r2, [pc, #144]	; (800e890 <UART_Start_Receive_IT+0x18c>)
 800e800:	665a      	str	r2, [r3, #100]	; 0x64
 800e802:	e002      	b.n	800e80a <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	4a23      	ldr	r2, [pc, #140]	; (800e894 <UART_Start_Receive_IT+0x190>)
 800e808:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	2200      	movs	r2, #0
 800e80e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	691b      	ldr	r3, [r3, #16]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d019      	beq.n	800e84e <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e822:	e853 3f00 	ldrex	r3, [r3]
 800e826:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e82a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800e82e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	461a      	mov	r2, r3
 800e836:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e838:	637b      	str	r3, [r7, #52]	; 0x34
 800e83a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e83c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e83e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e840:	e841 2300 	strex	r3, r2, [r1]
 800e844:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d1e6      	bne.n	800e81a <UART_Start_Receive_IT+0x116>
 800e84c:	e018      	b.n	800e880 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	e853 3f00 	ldrex	r3, [r3]
 800e85a:	613b      	str	r3, [r7, #16]
   return(result);
 800e85c:	693b      	ldr	r3, [r7, #16]
 800e85e:	f043 0320 	orr.w	r3, r3, #32
 800e862:	653b      	str	r3, [r7, #80]	; 0x50
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	461a      	mov	r2, r3
 800e86a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e86c:	623b      	str	r3, [r7, #32]
 800e86e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e870:	69f9      	ldr	r1, [r7, #28]
 800e872:	6a3a      	ldr	r2, [r7, #32]
 800e874:	e841 2300 	strex	r3, r2, [r1]
 800e878:	61bb      	str	r3, [r7, #24]
   return(result);
 800e87a:	69bb      	ldr	r3, [r7, #24]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d1e6      	bne.n	800e84e <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800e880:	2300      	movs	r3, #0
}
 800e882:	4618      	mov	r0, r3
 800e884:	375c      	adds	r7, #92	; 0x5c
 800e886:	46bd      	mov	sp, r7
 800e888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88c:	4770      	bx	lr
 800e88e:	bf00      	nop
 800e890:	0800ecb7 	.word	0x0800ecb7
 800e894:	0800eb57 	.word	0x0800eb57

0800e898 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e898:	b480      	push	{r7}
 800e89a:	b095      	sub	sp, #84	; 0x54
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8a8:	e853 3f00 	ldrex	r3, [r3]
 800e8ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e8ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e8b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e8be:	643b      	str	r3, [r7, #64]	; 0x40
 800e8c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e8c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e8c6:	e841 2300 	strex	r3, r2, [r1]
 800e8ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e8cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d1e6      	bne.n	800e8a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	3308      	adds	r3, #8
 800e8d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8da:	6a3b      	ldr	r3, [r7, #32]
 800e8dc:	e853 3f00 	ldrex	r3, [r3]
 800e8e0:	61fb      	str	r3, [r7, #28]
   return(result);
 800e8e2:	69fb      	ldr	r3, [r7, #28]
 800e8e4:	f023 0301 	bic.w	r3, r3, #1
 800e8e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	3308      	adds	r3, #8
 800e8f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e8f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e8f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e8f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8fa:	e841 2300 	strex	r3, r2, [r1]
 800e8fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e902:	2b00      	cmp	r3, #0
 800e904:	d1e5      	bne.n	800e8d2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e90a:	2b01      	cmp	r3, #1
 800e90c:	d118      	bne.n	800e940 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	e853 3f00 	ldrex	r3, [r3]
 800e91a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	f023 0310 	bic.w	r3, r3, #16
 800e922:	647b      	str	r3, [r7, #68]	; 0x44
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	461a      	mov	r2, r3
 800e92a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e92c:	61bb      	str	r3, [r7, #24]
 800e92e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e930:	6979      	ldr	r1, [r7, #20]
 800e932:	69ba      	ldr	r2, [r7, #24]
 800e934:	e841 2300 	strex	r3, r2, [r1]
 800e938:	613b      	str	r3, [r7, #16]
   return(result);
 800e93a:	693b      	ldr	r3, [r7, #16]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d1e6      	bne.n	800e90e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2220      	movs	r2, #32
 800e944:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2200      	movs	r2, #0
 800e94a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	2200      	movs	r2, #0
 800e950:	665a      	str	r2, [r3, #100]	; 0x64
}
 800e952:	bf00      	nop
 800e954:	3754      	adds	r7, #84	; 0x54
 800e956:	46bd      	mov	sp, r7
 800e958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95c:	4770      	bx	lr

0800e95e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e95e:	b580      	push	{r7, lr}
 800e960:	b084      	sub	sp, #16
 800e962:	af00      	add	r7, sp, #0
 800e964:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e96a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	2200      	movs	r2, #0
 800e970:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	2200      	movs	r2, #0
 800e978:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e97c:	68f8      	ldr	r0, [r7, #12]
 800e97e:	f7ff faa1 	bl	800dec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e982:	bf00      	nop
 800e984:	3710      	adds	r7, #16
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}

0800e98a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e98a:	b480      	push	{r7}
 800e98c:	b08f      	sub	sp, #60	; 0x3c
 800e98e:	af00      	add	r7, sp, #0
 800e990:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e996:	2b21      	cmp	r3, #33	; 0x21
 800e998:	d14d      	bne.n	800ea36 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800e9a0:	b29b      	uxth	r3, r3
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d132      	bne.n	800ea0c <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9ac:	6a3b      	ldr	r3, [r7, #32]
 800e9ae:	e853 3f00 	ldrex	r3, [r3]
 800e9b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e9b4:	69fb      	ldr	r3, [r7, #28]
 800e9b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e9ba:	637b      	str	r3, [r7, #52]	; 0x34
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	461a      	mov	r2, r3
 800e9c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e9c6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e9ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e9cc:	e841 2300 	strex	r3, r2, [r1]
 800e9d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d1e6      	bne.n	800e9a6 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	e853 3f00 	ldrex	r3, [r3]
 800e9e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9ec:	633b      	str	r3, [r7, #48]	; 0x30
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9f6:	61bb      	str	r3, [r7, #24]
 800e9f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9fa:	6979      	ldr	r1, [r7, #20]
 800e9fc:	69ba      	ldr	r2, [r7, #24]
 800e9fe:	e841 2300 	strex	r3, r2, [r1]
 800ea02:	613b      	str	r3, [r7, #16]
   return(result);
 800ea04:	693b      	ldr	r3, [r7, #16]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d1e6      	bne.n	800e9d8 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800ea0a:	e014      	b.n	800ea36 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea10:	781a      	ldrb	r2, [r3, #0]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	b292      	uxth	r2, r2
 800ea18:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea1e:	1c5a      	adds	r2, r3, #1
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ea2a:	b29b      	uxth	r3, r3
 800ea2c:	3b01      	subs	r3, #1
 800ea2e:	b29a      	uxth	r2, r3
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800ea36:	bf00      	nop
 800ea38:	373c      	adds	r7, #60	; 0x3c
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea40:	4770      	bx	lr

0800ea42 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ea42:	b480      	push	{r7}
 800ea44:	b091      	sub	sp, #68	; 0x44
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ea4e:	2b21      	cmp	r3, #33	; 0x21
 800ea50:	d151      	bne.n	800eaf6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ea58:	b29b      	uxth	r3, r3
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d132      	bne.n	800eac4 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea66:	e853 3f00 	ldrex	r3, [r3]
 800ea6a:	623b      	str	r3, [r7, #32]
   return(result);
 800ea6c:	6a3b      	ldr	r3, [r7, #32]
 800ea6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ea72:	63bb      	str	r3, [r7, #56]	; 0x38
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	461a      	mov	r2, r3
 800ea7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea7c:	633b      	str	r3, [r7, #48]	; 0x30
 800ea7e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea80:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ea82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea84:	e841 2300 	strex	r3, r2, [r1]
 800ea88:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ea8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d1e6      	bne.n	800ea5e <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea96:	693b      	ldr	r3, [r7, #16]
 800ea98:	e853 3f00 	ldrex	r3, [r3]
 800ea9c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eaa4:	637b      	str	r3, [r7, #52]	; 0x34
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	461a      	mov	r2, r3
 800eaac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eaae:	61fb      	str	r3, [r7, #28]
 800eab0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eab2:	69b9      	ldr	r1, [r7, #24]
 800eab4:	69fa      	ldr	r2, [r7, #28]
 800eab6:	e841 2300 	strex	r3, r2, [r1]
 800eaba:	617b      	str	r3, [r7, #20]
   return(result);
 800eabc:	697b      	ldr	r3, [r7, #20]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d1e6      	bne.n	800ea90 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800eac2:	e018      	b.n	800eaf6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eac8:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800eaca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eacc:	881a      	ldrh	r2, [r3, #0]
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ead6:	b292      	uxth	r2, r2
 800ead8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eade:	1c9a      	adds	r2, r3, #2
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	3b01      	subs	r3, #1
 800eaee:	b29a      	uxth	r2, r3
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800eaf6:	bf00      	nop
 800eaf8:	3744      	adds	r7, #68	; 0x44
 800eafa:	46bd      	mov	sp, r7
 800eafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb00:	4770      	bx	lr

0800eb02 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800eb02:	b580      	push	{r7, lr}
 800eb04:	b088      	sub	sp, #32
 800eb06:	af00      	add	r7, sp, #0
 800eb08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	e853 3f00 	ldrex	r3, [r3]
 800eb16:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb18:	68bb      	ldr	r3, [r7, #8]
 800eb1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800eb1e:	61fb      	str	r3, [r7, #28]
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	461a      	mov	r2, r3
 800eb26:	69fb      	ldr	r3, [r7, #28]
 800eb28:	61bb      	str	r3, [r7, #24]
 800eb2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb2c:	6979      	ldr	r1, [r7, #20]
 800eb2e:	69ba      	ldr	r2, [r7, #24]
 800eb30:	e841 2300 	strex	r3, r2, [r1]
 800eb34:	613b      	str	r3, [r7, #16]
   return(result);
 800eb36:	693b      	ldr	r3, [r7, #16]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d1e6      	bne.n	800eb0a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2220      	movs	r2, #32
 800eb40:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	2200      	movs	r2, #0
 800eb46:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800eb48:	6878      	ldr	r0, [r7, #4]
 800eb4a:	f7ff f9b1 	bl	800deb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eb4e:	bf00      	nop
 800eb50:	3720      	adds	r7, #32
 800eb52:	46bd      	mov	sp, r7
 800eb54:	bd80      	pop	{r7, pc}

0800eb56 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800eb56:	b580      	push	{r7, lr}
 800eb58:	b096      	sub	sp, #88	; 0x58
 800eb5a:	af00      	add	r7, sp, #0
 800eb5c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eb64:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eb6c:	2b22      	cmp	r3, #34	; 0x22
 800eb6e:	f040 8094 	bne.w	800ec9a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800eb78:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800eb7c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800eb80:	b2d9      	uxtb	r1, r3
 800eb82:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800eb86:	b2da      	uxtb	r2, r3
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb8c:	400a      	ands	r2, r1
 800eb8e:	b2d2      	uxtb	r2, r2
 800eb90:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb96:	1c5a      	adds	r2, r3, #1
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800eba2:	b29b      	uxth	r3, r3
 800eba4:	3b01      	subs	r3, #1
 800eba6:	b29a      	uxth	r2, r3
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ebb4:	b29b      	uxth	r3, r3
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d179      	bne.n	800ecae <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc2:	e853 3f00 	ldrex	r3, [r3]
 800ebc6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ebc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ebce:	653b      	str	r3, [r7, #80]	; 0x50
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	461a      	mov	r2, r3
 800ebd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ebd8:	647b      	str	r3, [r7, #68]	; 0x44
 800ebda:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebdc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ebde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ebe0:	e841 2300 	strex	r3, r2, [r1]
 800ebe4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ebe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d1e6      	bne.n	800ebba <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	3308      	adds	r3, #8
 800ebf2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebf6:	e853 3f00 	ldrex	r3, [r3]
 800ebfa:	623b      	str	r3, [r7, #32]
   return(result);
 800ebfc:	6a3b      	ldr	r3, [r7, #32]
 800ebfe:	f023 0301 	bic.w	r3, r3, #1
 800ec02:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	3308      	adds	r3, #8
 800ec0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ec0c:	633a      	str	r2, [r7, #48]	; 0x30
 800ec0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ec12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec14:	e841 2300 	strex	r3, r2, [r1]
 800ec18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ec1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d1e5      	bne.n	800ebec <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	2220      	movs	r2, #32
 800ec24:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	2200      	movs	r2, #0
 800ec2a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec30:	2b01      	cmp	r3, #1
 800ec32:	d12e      	bne.n	800ec92 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2200      	movs	r2, #0
 800ec38:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec40:	693b      	ldr	r3, [r7, #16]
 800ec42:	e853 3f00 	ldrex	r3, [r3]
 800ec46:	60fb      	str	r3, [r7, #12]
   return(result);
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f023 0310 	bic.w	r3, r3, #16
 800ec4e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	461a      	mov	r2, r3
 800ec56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec58:	61fb      	str	r3, [r7, #28]
 800ec5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec5c:	69b9      	ldr	r1, [r7, #24]
 800ec5e:	69fa      	ldr	r2, [r7, #28]
 800ec60:	e841 2300 	strex	r3, r2, [r1]
 800ec64:	617b      	str	r3, [r7, #20]
   return(result);
 800ec66:	697b      	ldr	r3, [r7, #20]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d1e6      	bne.n	800ec3a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	69db      	ldr	r3, [r3, #28]
 800ec72:	f003 0310 	and.w	r3, r3, #16
 800ec76:	2b10      	cmp	r3, #16
 800ec78:	d103      	bne.n	800ec82 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	2210      	movs	r2, #16
 800ec80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ec88:	4619      	mov	r1, r3
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f7ff f924 	bl	800ded8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ec90:	e00d      	b.n	800ecae <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800ec92:	6878      	ldr	r0, [r7, #4]
 800ec94:	f7f1 fd38 	bl	8000708 <HAL_UART_RxCpltCallback>
}
 800ec98:	e009      	b.n	800ecae <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	8b1b      	ldrh	r3, [r3, #24]
 800eca0:	b29a      	uxth	r2, r3
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	f042 0208 	orr.w	r2, r2, #8
 800ecaa:	b292      	uxth	r2, r2
 800ecac:	831a      	strh	r2, [r3, #24]
}
 800ecae:	bf00      	nop
 800ecb0:	3758      	adds	r7, #88	; 0x58
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}

0800ecb6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ecb6:	b580      	push	{r7, lr}
 800ecb8:	b096      	sub	sp, #88	; 0x58
 800ecba:	af00      	add	r7, sp, #0
 800ecbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ecc4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eccc:	2b22      	cmp	r3, #34	; 0x22
 800ecce:	f040 8094 	bne.w	800edfa <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ecd8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ece0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800ece2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800ece6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ecea:	4013      	ands	r3, r2
 800ecec:	b29a      	uxth	r2, r3
 800ecee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ecf0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecf6:	1c9a      	adds	r2, r3, #2
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ed02:	b29b      	uxth	r3, r3
 800ed04:	3b01      	subs	r3, #1
 800ed06:	b29a      	uxth	r2, r3
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ed14:	b29b      	uxth	r3, r3
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d179      	bne.n	800ee0e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed22:	e853 3f00 	ldrex	r3, [r3]
 800ed26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ed28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ed2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	461a      	mov	r2, r3
 800ed36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed38:	643b      	str	r3, [r7, #64]	; 0x40
 800ed3a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ed3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ed40:	e841 2300 	strex	r3, r2, [r1]
 800ed44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ed46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d1e6      	bne.n	800ed1a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	3308      	adds	r3, #8
 800ed52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed54:	6a3b      	ldr	r3, [r7, #32]
 800ed56:	e853 3f00 	ldrex	r3, [r3]
 800ed5a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed5c:	69fb      	ldr	r3, [r7, #28]
 800ed5e:	f023 0301 	bic.w	r3, r3, #1
 800ed62:	64bb      	str	r3, [r7, #72]	; 0x48
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	3308      	adds	r3, #8
 800ed6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ed6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ed6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ed72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ed74:	e841 2300 	strex	r3, r2, [r1]
 800ed78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ed7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d1e5      	bne.n	800ed4c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2220      	movs	r2, #32
 800ed84:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	2200      	movs	r2, #0
 800ed8a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed90:	2b01      	cmp	r3, #1
 800ed92:	d12e      	bne.n	800edf2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2200      	movs	r2, #0
 800ed98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	e853 3f00 	ldrex	r3, [r3]
 800eda6:	60bb      	str	r3, [r7, #8]
   return(result);
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	f023 0310 	bic.w	r3, r3, #16
 800edae:	647b      	str	r3, [r7, #68]	; 0x44
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	461a      	mov	r2, r3
 800edb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edb8:	61bb      	str	r3, [r7, #24]
 800edba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edbc:	6979      	ldr	r1, [r7, #20]
 800edbe:	69ba      	ldr	r2, [r7, #24]
 800edc0:	e841 2300 	strex	r3, r2, [r1]
 800edc4:	613b      	str	r3, [r7, #16]
   return(result);
 800edc6:	693b      	ldr	r3, [r7, #16]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d1e6      	bne.n	800ed9a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	69db      	ldr	r3, [r3, #28]
 800edd2:	f003 0310 	and.w	r3, r3, #16
 800edd6:	2b10      	cmp	r3, #16
 800edd8:	d103      	bne.n	800ede2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	2210      	movs	r2, #16
 800ede0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ede8:	4619      	mov	r1, r3
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f7ff f874 	bl	800ded8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800edf0:	e00d      	b.n	800ee0e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f7f1 fc88 	bl	8000708 <HAL_UART_RxCpltCallback>
}
 800edf8:	e009      	b.n	800ee0e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	8b1b      	ldrh	r3, [r3, #24]
 800ee00:	b29a      	uxth	r2, r3
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	f042 0208 	orr.w	r2, r2, #8
 800ee0a:	b292      	uxth	r2, r2
 800ee0c:	831a      	strh	r2, [r3, #24]
}
 800ee0e:	bf00      	nop
 800ee10:	3758      	adds	r7, #88	; 0x58
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}

0800ee16 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ee16:	b480      	push	{r7}
 800ee18:	b083      	sub	sp, #12
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ee1e:	bf00      	nop
 800ee20:	370c      	adds	r7, #12
 800ee22:	46bd      	mov	sp, r7
 800ee24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee28:	4770      	bx	lr

0800ee2a <_ZdlPvj>:
 800ee2a:	f000 b800 	b.w	800ee2e <_ZdlPv>

0800ee2e <_ZdlPv>:
 800ee2e:	f000 b833 	b.w	800ee98 <free>
	...

0800ee34 <__errno>:
 800ee34:	4b01      	ldr	r3, [pc, #4]	; (800ee3c <__errno+0x8>)
 800ee36:	6818      	ldr	r0, [r3, #0]
 800ee38:	4770      	bx	lr
 800ee3a:	bf00      	nop
 800ee3c:	20000078 	.word	0x20000078

0800ee40 <__libc_init_array>:
 800ee40:	b570      	push	{r4, r5, r6, lr}
 800ee42:	4d0d      	ldr	r5, [pc, #52]	; (800ee78 <__libc_init_array+0x38>)
 800ee44:	4c0d      	ldr	r4, [pc, #52]	; (800ee7c <__libc_init_array+0x3c>)
 800ee46:	1b64      	subs	r4, r4, r5
 800ee48:	10a4      	asrs	r4, r4, #2
 800ee4a:	2600      	movs	r6, #0
 800ee4c:	42a6      	cmp	r6, r4
 800ee4e:	d109      	bne.n	800ee64 <__libc_init_array+0x24>
 800ee50:	4d0b      	ldr	r5, [pc, #44]	; (800ee80 <__libc_init_array+0x40>)
 800ee52:	4c0c      	ldr	r4, [pc, #48]	; (800ee84 <__libc_init_array+0x44>)
 800ee54:	f001 faae 	bl	80103b4 <_init>
 800ee58:	1b64      	subs	r4, r4, r5
 800ee5a:	10a4      	asrs	r4, r4, #2
 800ee5c:	2600      	movs	r6, #0
 800ee5e:	42a6      	cmp	r6, r4
 800ee60:	d105      	bne.n	800ee6e <__libc_init_array+0x2e>
 800ee62:	bd70      	pop	{r4, r5, r6, pc}
 800ee64:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee68:	4798      	blx	r3
 800ee6a:	3601      	adds	r6, #1
 800ee6c:	e7ee      	b.n	800ee4c <__libc_init_array+0xc>
 800ee6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee72:	4798      	blx	r3
 800ee74:	3601      	adds	r6, #1
 800ee76:	e7f2      	b.n	800ee5e <__libc_init_array+0x1e>
 800ee78:	08010b40 	.word	0x08010b40
 800ee7c:	08010b40 	.word	0x08010b40
 800ee80:	08010b40 	.word	0x08010b40
 800ee84:	08010b48 	.word	0x08010b48

0800ee88 <malloc>:
 800ee88:	4b02      	ldr	r3, [pc, #8]	; (800ee94 <malloc+0xc>)
 800ee8a:	4601      	mov	r1, r0
 800ee8c:	6818      	ldr	r0, [r3, #0]
 800ee8e:	f000 b88d 	b.w	800efac <_malloc_r>
 800ee92:	bf00      	nop
 800ee94:	20000078 	.word	0x20000078

0800ee98 <free>:
 800ee98:	4b02      	ldr	r3, [pc, #8]	; (800eea4 <free+0xc>)
 800ee9a:	4601      	mov	r1, r0
 800ee9c:	6818      	ldr	r0, [r3, #0]
 800ee9e:	f000 b819 	b.w	800eed4 <_free_r>
 800eea2:	bf00      	nop
 800eea4:	20000078 	.word	0x20000078

0800eea8 <memcpy>:
 800eea8:	440a      	add	r2, r1
 800eeaa:	4291      	cmp	r1, r2
 800eeac:	f100 33ff 	add.w	r3, r0, #4294967295
 800eeb0:	d100      	bne.n	800eeb4 <memcpy+0xc>
 800eeb2:	4770      	bx	lr
 800eeb4:	b510      	push	{r4, lr}
 800eeb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eeba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eebe:	4291      	cmp	r1, r2
 800eec0:	d1f9      	bne.n	800eeb6 <memcpy+0xe>
 800eec2:	bd10      	pop	{r4, pc}

0800eec4 <memset>:
 800eec4:	4402      	add	r2, r0
 800eec6:	4603      	mov	r3, r0
 800eec8:	4293      	cmp	r3, r2
 800eeca:	d100      	bne.n	800eece <memset+0xa>
 800eecc:	4770      	bx	lr
 800eece:	f803 1b01 	strb.w	r1, [r3], #1
 800eed2:	e7f9      	b.n	800eec8 <memset+0x4>

0800eed4 <_free_r>:
 800eed4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eed6:	2900      	cmp	r1, #0
 800eed8:	d044      	beq.n	800ef64 <_free_r+0x90>
 800eeda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eede:	9001      	str	r0, [sp, #4]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	f1a1 0404 	sub.w	r4, r1, #4
 800eee6:	bfb8      	it	lt
 800eee8:	18e4      	addlt	r4, r4, r3
 800eeea:	f000 f9e3 	bl	800f2b4 <__malloc_lock>
 800eeee:	4a1e      	ldr	r2, [pc, #120]	; (800ef68 <_free_r+0x94>)
 800eef0:	9801      	ldr	r0, [sp, #4]
 800eef2:	6813      	ldr	r3, [r2, #0]
 800eef4:	b933      	cbnz	r3, 800ef04 <_free_r+0x30>
 800eef6:	6063      	str	r3, [r4, #4]
 800eef8:	6014      	str	r4, [r2, #0]
 800eefa:	b003      	add	sp, #12
 800eefc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ef00:	f000 b9de 	b.w	800f2c0 <__malloc_unlock>
 800ef04:	42a3      	cmp	r3, r4
 800ef06:	d908      	bls.n	800ef1a <_free_r+0x46>
 800ef08:	6825      	ldr	r5, [r4, #0]
 800ef0a:	1961      	adds	r1, r4, r5
 800ef0c:	428b      	cmp	r3, r1
 800ef0e:	bf01      	itttt	eq
 800ef10:	6819      	ldreq	r1, [r3, #0]
 800ef12:	685b      	ldreq	r3, [r3, #4]
 800ef14:	1949      	addeq	r1, r1, r5
 800ef16:	6021      	streq	r1, [r4, #0]
 800ef18:	e7ed      	b.n	800eef6 <_free_r+0x22>
 800ef1a:	461a      	mov	r2, r3
 800ef1c:	685b      	ldr	r3, [r3, #4]
 800ef1e:	b10b      	cbz	r3, 800ef24 <_free_r+0x50>
 800ef20:	42a3      	cmp	r3, r4
 800ef22:	d9fa      	bls.n	800ef1a <_free_r+0x46>
 800ef24:	6811      	ldr	r1, [r2, #0]
 800ef26:	1855      	adds	r5, r2, r1
 800ef28:	42a5      	cmp	r5, r4
 800ef2a:	d10b      	bne.n	800ef44 <_free_r+0x70>
 800ef2c:	6824      	ldr	r4, [r4, #0]
 800ef2e:	4421      	add	r1, r4
 800ef30:	1854      	adds	r4, r2, r1
 800ef32:	42a3      	cmp	r3, r4
 800ef34:	6011      	str	r1, [r2, #0]
 800ef36:	d1e0      	bne.n	800eefa <_free_r+0x26>
 800ef38:	681c      	ldr	r4, [r3, #0]
 800ef3a:	685b      	ldr	r3, [r3, #4]
 800ef3c:	6053      	str	r3, [r2, #4]
 800ef3e:	4421      	add	r1, r4
 800ef40:	6011      	str	r1, [r2, #0]
 800ef42:	e7da      	b.n	800eefa <_free_r+0x26>
 800ef44:	d902      	bls.n	800ef4c <_free_r+0x78>
 800ef46:	230c      	movs	r3, #12
 800ef48:	6003      	str	r3, [r0, #0]
 800ef4a:	e7d6      	b.n	800eefa <_free_r+0x26>
 800ef4c:	6825      	ldr	r5, [r4, #0]
 800ef4e:	1961      	adds	r1, r4, r5
 800ef50:	428b      	cmp	r3, r1
 800ef52:	bf04      	itt	eq
 800ef54:	6819      	ldreq	r1, [r3, #0]
 800ef56:	685b      	ldreq	r3, [r3, #4]
 800ef58:	6063      	str	r3, [r4, #4]
 800ef5a:	bf04      	itt	eq
 800ef5c:	1949      	addeq	r1, r1, r5
 800ef5e:	6021      	streq	r1, [r4, #0]
 800ef60:	6054      	str	r4, [r2, #4]
 800ef62:	e7ca      	b.n	800eefa <_free_r+0x26>
 800ef64:	b003      	add	sp, #12
 800ef66:	bd30      	pop	{r4, r5, pc}
 800ef68:	20005518 	.word	0x20005518

0800ef6c <sbrk_aligned>:
 800ef6c:	b570      	push	{r4, r5, r6, lr}
 800ef6e:	4e0e      	ldr	r6, [pc, #56]	; (800efa8 <sbrk_aligned+0x3c>)
 800ef70:	460c      	mov	r4, r1
 800ef72:	6831      	ldr	r1, [r6, #0]
 800ef74:	4605      	mov	r5, r0
 800ef76:	b911      	cbnz	r1, 800ef7e <sbrk_aligned+0x12>
 800ef78:	f000 f8ca 	bl	800f110 <_sbrk_r>
 800ef7c:	6030      	str	r0, [r6, #0]
 800ef7e:	4621      	mov	r1, r4
 800ef80:	4628      	mov	r0, r5
 800ef82:	f000 f8c5 	bl	800f110 <_sbrk_r>
 800ef86:	1c43      	adds	r3, r0, #1
 800ef88:	d00a      	beq.n	800efa0 <sbrk_aligned+0x34>
 800ef8a:	1cc4      	adds	r4, r0, #3
 800ef8c:	f024 0403 	bic.w	r4, r4, #3
 800ef90:	42a0      	cmp	r0, r4
 800ef92:	d007      	beq.n	800efa4 <sbrk_aligned+0x38>
 800ef94:	1a21      	subs	r1, r4, r0
 800ef96:	4628      	mov	r0, r5
 800ef98:	f000 f8ba 	bl	800f110 <_sbrk_r>
 800ef9c:	3001      	adds	r0, #1
 800ef9e:	d101      	bne.n	800efa4 <sbrk_aligned+0x38>
 800efa0:	f04f 34ff 	mov.w	r4, #4294967295
 800efa4:	4620      	mov	r0, r4
 800efa6:	bd70      	pop	{r4, r5, r6, pc}
 800efa8:	2000551c 	.word	0x2000551c

0800efac <_malloc_r>:
 800efac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb0:	1ccd      	adds	r5, r1, #3
 800efb2:	f025 0503 	bic.w	r5, r5, #3
 800efb6:	3508      	adds	r5, #8
 800efb8:	2d0c      	cmp	r5, #12
 800efba:	bf38      	it	cc
 800efbc:	250c      	movcc	r5, #12
 800efbe:	2d00      	cmp	r5, #0
 800efc0:	4607      	mov	r7, r0
 800efc2:	db01      	blt.n	800efc8 <_malloc_r+0x1c>
 800efc4:	42a9      	cmp	r1, r5
 800efc6:	d905      	bls.n	800efd4 <_malloc_r+0x28>
 800efc8:	230c      	movs	r3, #12
 800efca:	603b      	str	r3, [r7, #0]
 800efcc:	2600      	movs	r6, #0
 800efce:	4630      	mov	r0, r6
 800efd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd4:	4e2e      	ldr	r6, [pc, #184]	; (800f090 <_malloc_r+0xe4>)
 800efd6:	f000 f96d 	bl	800f2b4 <__malloc_lock>
 800efda:	6833      	ldr	r3, [r6, #0]
 800efdc:	461c      	mov	r4, r3
 800efde:	bb34      	cbnz	r4, 800f02e <_malloc_r+0x82>
 800efe0:	4629      	mov	r1, r5
 800efe2:	4638      	mov	r0, r7
 800efe4:	f7ff ffc2 	bl	800ef6c <sbrk_aligned>
 800efe8:	1c43      	adds	r3, r0, #1
 800efea:	4604      	mov	r4, r0
 800efec:	d14d      	bne.n	800f08a <_malloc_r+0xde>
 800efee:	6834      	ldr	r4, [r6, #0]
 800eff0:	4626      	mov	r6, r4
 800eff2:	2e00      	cmp	r6, #0
 800eff4:	d140      	bne.n	800f078 <_malloc_r+0xcc>
 800eff6:	6823      	ldr	r3, [r4, #0]
 800eff8:	4631      	mov	r1, r6
 800effa:	4638      	mov	r0, r7
 800effc:	eb04 0803 	add.w	r8, r4, r3
 800f000:	f000 f886 	bl	800f110 <_sbrk_r>
 800f004:	4580      	cmp	r8, r0
 800f006:	d13a      	bne.n	800f07e <_malloc_r+0xd2>
 800f008:	6821      	ldr	r1, [r4, #0]
 800f00a:	3503      	adds	r5, #3
 800f00c:	1a6d      	subs	r5, r5, r1
 800f00e:	f025 0503 	bic.w	r5, r5, #3
 800f012:	3508      	adds	r5, #8
 800f014:	2d0c      	cmp	r5, #12
 800f016:	bf38      	it	cc
 800f018:	250c      	movcc	r5, #12
 800f01a:	4629      	mov	r1, r5
 800f01c:	4638      	mov	r0, r7
 800f01e:	f7ff ffa5 	bl	800ef6c <sbrk_aligned>
 800f022:	3001      	adds	r0, #1
 800f024:	d02b      	beq.n	800f07e <_malloc_r+0xd2>
 800f026:	6823      	ldr	r3, [r4, #0]
 800f028:	442b      	add	r3, r5
 800f02a:	6023      	str	r3, [r4, #0]
 800f02c:	e00e      	b.n	800f04c <_malloc_r+0xa0>
 800f02e:	6822      	ldr	r2, [r4, #0]
 800f030:	1b52      	subs	r2, r2, r5
 800f032:	d41e      	bmi.n	800f072 <_malloc_r+0xc6>
 800f034:	2a0b      	cmp	r2, #11
 800f036:	d916      	bls.n	800f066 <_malloc_r+0xba>
 800f038:	1961      	adds	r1, r4, r5
 800f03a:	42a3      	cmp	r3, r4
 800f03c:	6025      	str	r5, [r4, #0]
 800f03e:	bf18      	it	ne
 800f040:	6059      	strne	r1, [r3, #4]
 800f042:	6863      	ldr	r3, [r4, #4]
 800f044:	bf08      	it	eq
 800f046:	6031      	streq	r1, [r6, #0]
 800f048:	5162      	str	r2, [r4, r5]
 800f04a:	604b      	str	r3, [r1, #4]
 800f04c:	4638      	mov	r0, r7
 800f04e:	f104 060b 	add.w	r6, r4, #11
 800f052:	f000 f935 	bl	800f2c0 <__malloc_unlock>
 800f056:	f026 0607 	bic.w	r6, r6, #7
 800f05a:	1d23      	adds	r3, r4, #4
 800f05c:	1af2      	subs	r2, r6, r3
 800f05e:	d0b6      	beq.n	800efce <_malloc_r+0x22>
 800f060:	1b9b      	subs	r3, r3, r6
 800f062:	50a3      	str	r3, [r4, r2]
 800f064:	e7b3      	b.n	800efce <_malloc_r+0x22>
 800f066:	6862      	ldr	r2, [r4, #4]
 800f068:	42a3      	cmp	r3, r4
 800f06a:	bf0c      	ite	eq
 800f06c:	6032      	streq	r2, [r6, #0]
 800f06e:	605a      	strne	r2, [r3, #4]
 800f070:	e7ec      	b.n	800f04c <_malloc_r+0xa0>
 800f072:	4623      	mov	r3, r4
 800f074:	6864      	ldr	r4, [r4, #4]
 800f076:	e7b2      	b.n	800efde <_malloc_r+0x32>
 800f078:	4634      	mov	r4, r6
 800f07a:	6876      	ldr	r6, [r6, #4]
 800f07c:	e7b9      	b.n	800eff2 <_malloc_r+0x46>
 800f07e:	230c      	movs	r3, #12
 800f080:	603b      	str	r3, [r7, #0]
 800f082:	4638      	mov	r0, r7
 800f084:	f000 f91c 	bl	800f2c0 <__malloc_unlock>
 800f088:	e7a1      	b.n	800efce <_malloc_r+0x22>
 800f08a:	6025      	str	r5, [r4, #0]
 800f08c:	e7de      	b.n	800f04c <_malloc_r+0xa0>
 800f08e:	bf00      	nop
 800f090:	20005518 	.word	0x20005518

0800f094 <rand>:
 800f094:	4b16      	ldr	r3, [pc, #88]	; (800f0f0 <rand+0x5c>)
 800f096:	b510      	push	{r4, lr}
 800f098:	681c      	ldr	r4, [r3, #0]
 800f09a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800f09c:	b9b3      	cbnz	r3, 800f0cc <rand+0x38>
 800f09e:	2018      	movs	r0, #24
 800f0a0:	f7ff fef2 	bl	800ee88 <malloc>
 800f0a4:	63a0      	str	r0, [r4, #56]	; 0x38
 800f0a6:	b928      	cbnz	r0, 800f0b4 <rand+0x20>
 800f0a8:	4602      	mov	r2, r0
 800f0aa:	4b12      	ldr	r3, [pc, #72]	; (800f0f4 <rand+0x60>)
 800f0ac:	4812      	ldr	r0, [pc, #72]	; (800f0f8 <rand+0x64>)
 800f0ae:	214e      	movs	r1, #78	; 0x4e
 800f0b0:	f000 f8d0 	bl	800f254 <__assert_func>
 800f0b4:	4a11      	ldr	r2, [pc, #68]	; (800f0fc <rand+0x68>)
 800f0b6:	4b12      	ldr	r3, [pc, #72]	; (800f100 <rand+0x6c>)
 800f0b8:	e9c0 2300 	strd	r2, r3, [r0]
 800f0bc:	4b11      	ldr	r3, [pc, #68]	; (800f104 <rand+0x70>)
 800f0be:	6083      	str	r3, [r0, #8]
 800f0c0:	230b      	movs	r3, #11
 800f0c2:	8183      	strh	r3, [r0, #12]
 800f0c4:	2201      	movs	r2, #1
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800f0cc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800f0ce:	4a0e      	ldr	r2, [pc, #56]	; (800f108 <rand+0x74>)
 800f0d0:	6920      	ldr	r0, [r4, #16]
 800f0d2:	6963      	ldr	r3, [r4, #20]
 800f0d4:	490d      	ldr	r1, [pc, #52]	; (800f10c <rand+0x78>)
 800f0d6:	4342      	muls	r2, r0
 800f0d8:	fb01 2203 	mla	r2, r1, r3, r2
 800f0dc:	fba0 0101 	umull	r0, r1, r0, r1
 800f0e0:	1c43      	adds	r3, r0, #1
 800f0e2:	eb42 0001 	adc.w	r0, r2, r1
 800f0e6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800f0ea:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800f0ee:	bd10      	pop	{r4, pc}
 800f0f0:	20000078 	.word	0x20000078
 800f0f4:	08010998 	.word	0x08010998
 800f0f8:	080109af 	.word	0x080109af
 800f0fc:	abcd330e 	.word	0xabcd330e
 800f100:	e66d1234 	.word	0xe66d1234
 800f104:	0005deec 	.word	0x0005deec
 800f108:	5851f42d 	.word	0x5851f42d
 800f10c:	4c957f2d 	.word	0x4c957f2d

0800f110 <_sbrk_r>:
 800f110:	b538      	push	{r3, r4, r5, lr}
 800f112:	4d06      	ldr	r5, [pc, #24]	; (800f12c <_sbrk_r+0x1c>)
 800f114:	2300      	movs	r3, #0
 800f116:	4604      	mov	r4, r0
 800f118:	4608      	mov	r0, r1
 800f11a:	602b      	str	r3, [r5, #0]
 800f11c:	f7f2 faaa 	bl	8001674 <_sbrk>
 800f120:	1c43      	adds	r3, r0, #1
 800f122:	d102      	bne.n	800f12a <_sbrk_r+0x1a>
 800f124:	682b      	ldr	r3, [r5, #0]
 800f126:	b103      	cbz	r3, 800f12a <_sbrk_r+0x1a>
 800f128:	6023      	str	r3, [r4, #0]
 800f12a:	bd38      	pop	{r3, r4, r5, pc}
 800f12c:	20005520 	.word	0x20005520

0800f130 <siprintf>:
 800f130:	b40e      	push	{r1, r2, r3}
 800f132:	b500      	push	{lr}
 800f134:	b09c      	sub	sp, #112	; 0x70
 800f136:	ab1d      	add	r3, sp, #116	; 0x74
 800f138:	9002      	str	r0, [sp, #8]
 800f13a:	9006      	str	r0, [sp, #24]
 800f13c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f140:	4809      	ldr	r0, [pc, #36]	; (800f168 <siprintf+0x38>)
 800f142:	9107      	str	r1, [sp, #28]
 800f144:	9104      	str	r1, [sp, #16]
 800f146:	4909      	ldr	r1, [pc, #36]	; (800f16c <siprintf+0x3c>)
 800f148:	f853 2b04 	ldr.w	r2, [r3], #4
 800f14c:	9105      	str	r1, [sp, #20]
 800f14e:	6800      	ldr	r0, [r0, #0]
 800f150:	9301      	str	r3, [sp, #4]
 800f152:	a902      	add	r1, sp, #8
 800f154:	f000 f916 	bl	800f384 <_svfiprintf_r>
 800f158:	9b02      	ldr	r3, [sp, #8]
 800f15a:	2200      	movs	r2, #0
 800f15c:	701a      	strb	r2, [r3, #0]
 800f15e:	b01c      	add	sp, #112	; 0x70
 800f160:	f85d eb04 	ldr.w	lr, [sp], #4
 800f164:	b003      	add	sp, #12
 800f166:	4770      	bx	lr
 800f168:	20000078 	.word	0x20000078
 800f16c:	ffff0208 	.word	0xffff0208

0800f170 <strchr>:
 800f170:	b2c9      	uxtb	r1, r1
 800f172:	4603      	mov	r3, r0
 800f174:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f178:	b11a      	cbz	r2, 800f182 <strchr+0x12>
 800f17a:	428a      	cmp	r2, r1
 800f17c:	d1f9      	bne.n	800f172 <strchr+0x2>
 800f17e:	4618      	mov	r0, r3
 800f180:	4770      	bx	lr
 800f182:	2900      	cmp	r1, #0
 800f184:	bf18      	it	ne
 800f186:	2300      	movne	r3, #0
 800f188:	e7f9      	b.n	800f17e <strchr+0xe>

0800f18a <strcpy>:
 800f18a:	4603      	mov	r3, r0
 800f18c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f190:	f803 2b01 	strb.w	r2, [r3], #1
 800f194:	2a00      	cmp	r2, #0
 800f196:	d1f9      	bne.n	800f18c <strcpy+0x2>
 800f198:	4770      	bx	lr
	...

0800f19c <strtok>:
 800f19c:	4b16      	ldr	r3, [pc, #88]	; (800f1f8 <strtok+0x5c>)
 800f19e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f1a0:	681e      	ldr	r6, [r3, #0]
 800f1a2:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800f1a4:	4605      	mov	r5, r0
 800f1a6:	b9fc      	cbnz	r4, 800f1e8 <strtok+0x4c>
 800f1a8:	2050      	movs	r0, #80	; 0x50
 800f1aa:	9101      	str	r1, [sp, #4]
 800f1ac:	f7ff fe6c 	bl	800ee88 <malloc>
 800f1b0:	9901      	ldr	r1, [sp, #4]
 800f1b2:	65b0      	str	r0, [r6, #88]	; 0x58
 800f1b4:	4602      	mov	r2, r0
 800f1b6:	b920      	cbnz	r0, 800f1c2 <strtok+0x26>
 800f1b8:	4b10      	ldr	r3, [pc, #64]	; (800f1fc <strtok+0x60>)
 800f1ba:	4811      	ldr	r0, [pc, #68]	; (800f200 <strtok+0x64>)
 800f1bc:	2157      	movs	r1, #87	; 0x57
 800f1be:	f000 f849 	bl	800f254 <__assert_func>
 800f1c2:	e9c0 4400 	strd	r4, r4, [r0]
 800f1c6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800f1ca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800f1ce:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800f1d2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800f1d6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800f1da:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800f1de:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800f1e2:	6184      	str	r4, [r0, #24]
 800f1e4:	7704      	strb	r4, [r0, #28]
 800f1e6:	6244      	str	r4, [r0, #36]	; 0x24
 800f1e8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	4628      	mov	r0, r5
 800f1ee:	b002      	add	sp, #8
 800f1f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f1f4:	f000 b806 	b.w	800f204 <__strtok_r>
 800f1f8:	20000078 	.word	0x20000078
 800f1fc:	08010998 	.word	0x08010998
 800f200:	08010a0a 	.word	0x08010a0a

0800f204 <__strtok_r>:
 800f204:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f206:	b908      	cbnz	r0, 800f20c <__strtok_r+0x8>
 800f208:	6810      	ldr	r0, [r2, #0]
 800f20a:	b188      	cbz	r0, 800f230 <__strtok_r+0x2c>
 800f20c:	4604      	mov	r4, r0
 800f20e:	4620      	mov	r0, r4
 800f210:	f814 5b01 	ldrb.w	r5, [r4], #1
 800f214:	460f      	mov	r7, r1
 800f216:	f817 6b01 	ldrb.w	r6, [r7], #1
 800f21a:	b91e      	cbnz	r6, 800f224 <__strtok_r+0x20>
 800f21c:	b965      	cbnz	r5, 800f238 <__strtok_r+0x34>
 800f21e:	6015      	str	r5, [r2, #0]
 800f220:	4628      	mov	r0, r5
 800f222:	e005      	b.n	800f230 <__strtok_r+0x2c>
 800f224:	42b5      	cmp	r5, r6
 800f226:	d1f6      	bne.n	800f216 <__strtok_r+0x12>
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d1f0      	bne.n	800f20e <__strtok_r+0xa>
 800f22c:	6014      	str	r4, [r2, #0]
 800f22e:	7003      	strb	r3, [r0, #0]
 800f230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f232:	461c      	mov	r4, r3
 800f234:	e00c      	b.n	800f250 <__strtok_r+0x4c>
 800f236:	b915      	cbnz	r5, 800f23e <__strtok_r+0x3a>
 800f238:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f23c:	460e      	mov	r6, r1
 800f23e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800f242:	42ab      	cmp	r3, r5
 800f244:	d1f7      	bne.n	800f236 <__strtok_r+0x32>
 800f246:	2b00      	cmp	r3, #0
 800f248:	d0f3      	beq.n	800f232 <__strtok_r+0x2e>
 800f24a:	2300      	movs	r3, #0
 800f24c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800f250:	6014      	str	r4, [r2, #0]
 800f252:	e7ed      	b.n	800f230 <__strtok_r+0x2c>

0800f254 <__assert_func>:
 800f254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f256:	4614      	mov	r4, r2
 800f258:	461a      	mov	r2, r3
 800f25a:	4b09      	ldr	r3, [pc, #36]	; (800f280 <__assert_func+0x2c>)
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	4605      	mov	r5, r0
 800f260:	68d8      	ldr	r0, [r3, #12]
 800f262:	b14c      	cbz	r4, 800f278 <__assert_func+0x24>
 800f264:	4b07      	ldr	r3, [pc, #28]	; (800f284 <__assert_func+0x30>)
 800f266:	9100      	str	r1, [sp, #0]
 800f268:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f26c:	4906      	ldr	r1, [pc, #24]	; (800f288 <__assert_func+0x34>)
 800f26e:	462b      	mov	r3, r5
 800f270:	f000 f80e 	bl	800f290 <fiprintf>
 800f274:	f000 fd34 	bl	800fce0 <abort>
 800f278:	4b04      	ldr	r3, [pc, #16]	; (800f28c <__assert_func+0x38>)
 800f27a:	461c      	mov	r4, r3
 800f27c:	e7f3      	b.n	800f266 <__assert_func+0x12>
 800f27e:	bf00      	nop
 800f280:	20000078 	.word	0x20000078
 800f284:	08010a67 	.word	0x08010a67
 800f288:	08010a74 	.word	0x08010a74
 800f28c:	08010aa2 	.word	0x08010aa2

0800f290 <fiprintf>:
 800f290:	b40e      	push	{r1, r2, r3}
 800f292:	b503      	push	{r0, r1, lr}
 800f294:	4601      	mov	r1, r0
 800f296:	ab03      	add	r3, sp, #12
 800f298:	4805      	ldr	r0, [pc, #20]	; (800f2b0 <fiprintf+0x20>)
 800f29a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f29e:	6800      	ldr	r0, [r0, #0]
 800f2a0:	9301      	str	r3, [sp, #4]
 800f2a2:	f000 f999 	bl	800f5d8 <_vfiprintf_r>
 800f2a6:	b002      	add	sp, #8
 800f2a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2ac:	b003      	add	sp, #12
 800f2ae:	4770      	bx	lr
 800f2b0:	20000078 	.word	0x20000078

0800f2b4 <__malloc_lock>:
 800f2b4:	4801      	ldr	r0, [pc, #4]	; (800f2bc <__malloc_lock+0x8>)
 800f2b6:	f000 bed3 	b.w	8010060 <__retarget_lock_acquire_recursive>
 800f2ba:	bf00      	nop
 800f2bc:	20005524 	.word	0x20005524

0800f2c0 <__malloc_unlock>:
 800f2c0:	4801      	ldr	r0, [pc, #4]	; (800f2c8 <__malloc_unlock+0x8>)
 800f2c2:	f000 bece 	b.w	8010062 <__retarget_lock_release_recursive>
 800f2c6:	bf00      	nop
 800f2c8:	20005524 	.word	0x20005524

0800f2cc <__ssputs_r>:
 800f2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2d0:	688e      	ldr	r6, [r1, #8]
 800f2d2:	429e      	cmp	r6, r3
 800f2d4:	4682      	mov	sl, r0
 800f2d6:	460c      	mov	r4, r1
 800f2d8:	4690      	mov	r8, r2
 800f2da:	461f      	mov	r7, r3
 800f2dc:	d838      	bhi.n	800f350 <__ssputs_r+0x84>
 800f2de:	898a      	ldrh	r2, [r1, #12]
 800f2e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f2e4:	d032      	beq.n	800f34c <__ssputs_r+0x80>
 800f2e6:	6825      	ldr	r5, [r4, #0]
 800f2e8:	6909      	ldr	r1, [r1, #16]
 800f2ea:	eba5 0901 	sub.w	r9, r5, r1
 800f2ee:	6965      	ldr	r5, [r4, #20]
 800f2f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2f8:	3301      	adds	r3, #1
 800f2fa:	444b      	add	r3, r9
 800f2fc:	106d      	asrs	r5, r5, #1
 800f2fe:	429d      	cmp	r5, r3
 800f300:	bf38      	it	cc
 800f302:	461d      	movcc	r5, r3
 800f304:	0553      	lsls	r3, r2, #21
 800f306:	d531      	bpl.n	800f36c <__ssputs_r+0xa0>
 800f308:	4629      	mov	r1, r5
 800f30a:	f7ff fe4f 	bl	800efac <_malloc_r>
 800f30e:	4606      	mov	r6, r0
 800f310:	b950      	cbnz	r0, 800f328 <__ssputs_r+0x5c>
 800f312:	230c      	movs	r3, #12
 800f314:	f8ca 3000 	str.w	r3, [sl]
 800f318:	89a3      	ldrh	r3, [r4, #12]
 800f31a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f31e:	81a3      	strh	r3, [r4, #12]
 800f320:	f04f 30ff 	mov.w	r0, #4294967295
 800f324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f328:	6921      	ldr	r1, [r4, #16]
 800f32a:	464a      	mov	r2, r9
 800f32c:	f7ff fdbc 	bl	800eea8 <memcpy>
 800f330:	89a3      	ldrh	r3, [r4, #12]
 800f332:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f33a:	81a3      	strh	r3, [r4, #12]
 800f33c:	6126      	str	r6, [r4, #16]
 800f33e:	6165      	str	r5, [r4, #20]
 800f340:	444e      	add	r6, r9
 800f342:	eba5 0509 	sub.w	r5, r5, r9
 800f346:	6026      	str	r6, [r4, #0]
 800f348:	60a5      	str	r5, [r4, #8]
 800f34a:	463e      	mov	r6, r7
 800f34c:	42be      	cmp	r6, r7
 800f34e:	d900      	bls.n	800f352 <__ssputs_r+0x86>
 800f350:	463e      	mov	r6, r7
 800f352:	6820      	ldr	r0, [r4, #0]
 800f354:	4632      	mov	r2, r6
 800f356:	4641      	mov	r1, r8
 800f358:	f000 feea 	bl	8010130 <memmove>
 800f35c:	68a3      	ldr	r3, [r4, #8]
 800f35e:	1b9b      	subs	r3, r3, r6
 800f360:	60a3      	str	r3, [r4, #8]
 800f362:	6823      	ldr	r3, [r4, #0]
 800f364:	4433      	add	r3, r6
 800f366:	6023      	str	r3, [r4, #0]
 800f368:	2000      	movs	r0, #0
 800f36a:	e7db      	b.n	800f324 <__ssputs_r+0x58>
 800f36c:	462a      	mov	r2, r5
 800f36e:	f000 fef9 	bl	8010164 <_realloc_r>
 800f372:	4606      	mov	r6, r0
 800f374:	2800      	cmp	r0, #0
 800f376:	d1e1      	bne.n	800f33c <__ssputs_r+0x70>
 800f378:	6921      	ldr	r1, [r4, #16]
 800f37a:	4650      	mov	r0, sl
 800f37c:	f7ff fdaa 	bl	800eed4 <_free_r>
 800f380:	e7c7      	b.n	800f312 <__ssputs_r+0x46>
	...

0800f384 <_svfiprintf_r>:
 800f384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f388:	4698      	mov	r8, r3
 800f38a:	898b      	ldrh	r3, [r1, #12]
 800f38c:	061b      	lsls	r3, r3, #24
 800f38e:	b09d      	sub	sp, #116	; 0x74
 800f390:	4607      	mov	r7, r0
 800f392:	460d      	mov	r5, r1
 800f394:	4614      	mov	r4, r2
 800f396:	d50e      	bpl.n	800f3b6 <_svfiprintf_r+0x32>
 800f398:	690b      	ldr	r3, [r1, #16]
 800f39a:	b963      	cbnz	r3, 800f3b6 <_svfiprintf_r+0x32>
 800f39c:	2140      	movs	r1, #64	; 0x40
 800f39e:	f7ff fe05 	bl	800efac <_malloc_r>
 800f3a2:	6028      	str	r0, [r5, #0]
 800f3a4:	6128      	str	r0, [r5, #16]
 800f3a6:	b920      	cbnz	r0, 800f3b2 <_svfiprintf_r+0x2e>
 800f3a8:	230c      	movs	r3, #12
 800f3aa:	603b      	str	r3, [r7, #0]
 800f3ac:	f04f 30ff 	mov.w	r0, #4294967295
 800f3b0:	e0d1      	b.n	800f556 <_svfiprintf_r+0x1d2>
 800f3b2:	2340      	movs	r3, #64	; 0x40
 800f3b4:	616b      	str	r3, [r5, #20]
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	9309      	str	r3, [sp, #36]	; 0x24
 800f3ba:	2320      	movs	r3, #32
 800f3bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f3c0:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3c4:	2330      	movs	r3, #48	; 0x30
 800f3c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f570 <_svfiprintf_r+0x1ec>
 800f3ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f3ce:	f04f 0901 	mov.w	r9, #1
 800f3d2:	4623      	mov	r3, r4
 800f3d4:	469a      	mov	sl, r3
 800f3d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3da:	b10a      	cbz	r2, 800f3e0 <_svfiprintf_r+0x5c>
 800f3dc:	2a25      	cmp	r2, #37	; 0x25
 800f3de:	d1f9      	bne.n	800f3d4 <_svfiprintf_r+0x50>
 800f3e0:	ebba 0b04 	subs.w	fp, sl, r4
 800f3e4:	d00b      	beq.n	800f3fe <_svfiprintf_r+0x7a>
 800f3e6:	465b      	mov	r3, fp
 800f3e8:	4622      	mov	r2, r4
 800f3ea:	4629      	mov	r1, r5
 800f3ec:	4638      	mov	r0, r7
 800f3ee:	f7ff ff6d 	bl	800f2cc <__ssputs_r>
 800f3f2:	3001      	adds	r0, #1
 800f3f4:	f000 80aa 	beq.w	800f54c <_svfiprintf_r+0x1c8>
 800f3f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3fa:	445a      	add	r2, fp
 800f3fc:	9209      	str	r2, [sp, #36]	; 0x24
 800f3fe:	f89a 3000 	ldrb.w	r3, [sl]
 800f402:	2b00      	cmp	r3, #0
 800f404:	f000 80a2 	beq.w	800f54c <_svfiprintf_r+0x1c8>
 800f408:	2300      	movs	r3, #0
 800f40a:	f04f 32ff 	mov.w	r2, #4294967295
 800f40e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f412:	f10a 0a01 	add.w	sl, sl, #1
 800f416:	9304      	str	r3, [sp, #16]
 800f418:	9307      	str	r3, [sp, #28]
 800f41a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f41e:	931a      	str	r3, [sp, #104]	; 0x68
 800f420:	4654      	mov	r4, sl
 800f422:	2205      	movs	r2, #5
 800f424:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f428:	4851      	ldr	r0, [pc, #324]	; (800f570 <_svfiprintf_r+0x1ec>)
 800f42a:	f7f0 fee1 	bl	80001f0 <memchr>
 800f42e:	9a04      	ldr	r2, [sp, #16]
 800f430:	b9d8      	cbnz	r0, 800f46a <_svfiprintf_r+0xe6>
 800f432:	06d0      	lsls	r0, r2, #27
 800f434:	bf44      	itt	mi
 800f436:	2320      	movmi	r3, #32
 800f438:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f43c:	0711      	lsls	r1, r2, #28
 800f43e:	bf44      	itt	mi
 800f440:	232b      	movmi	r3, #43	; 0x2b
 800f442:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f446:	f89a 3000 	ldrb.w	r3, [sl]
 800f44a:	2b2a      	cmp	r3, #42	; 0x2a
 800f44c:	d015      	beq.n	800f47a <_svfiprintf_r+0xf6>
 800f44e:	9a07      	ldr	r2, [sp, #28]
 800f450:	4654      	mov	r4, sl
 800f452:	2000      	movs	r0, #0
 800f454:	f04f 0c0a 	mov.w	ip, #10
 800f458:	4621      	mov	r1, r4
 800f45a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f45e:	3b30      	subs	r3, #48	; 0x30
 800f460:	2b09      	cmp	r3, #9
 800f462:	d94e      	bls.n	800f502 <_svfiprintf_r+0x17e>
 800f464:	b1b0      	cbz	r0, 800f494 <_svfiprintf_r+0x110>
 800f466:	9207      	str	r2, [sp, #28]
 800f468:	e014      	b.n	800f494 <_svfiprintf_r+0x110>
 800f46a:	eba0 0308 	sub.w	r3, r0, r8
 800f46e:	fa09 f303 	lsl.w	r3, r9, r3
 800f472:	4313      	orrs	r3, r2
 800f474:	9304      	str	r3, [sp, #16]
 800f476:	46a2      	mov	sl, r4
 800f478:	e7d2      	b.n	800f420 <_svfiprintf_r+0x9c>
 800f47a:	9b03      	ldr	r3, [sp, #12]
 800f47c:	1d19      	adds	r1, r3, #4
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	9103      	str	r1, [sp, #12]
 800f482:	2b00      	cmp	r3, #0
 800f484:	bfbb      	ittet	lt
 800f486:	425b      	neglt	r3, r3
 800f488:	f042 0202 	orrlt.w	r2, r2, #2
 800f48c:	9307      	strge	r3, [sp, #28]
 800f48e:	9307      	strlt	r3, [sp, #28]
 800f490:	bfb8      	it	lt
 800f492:	9204      	strlt	r2, [sp, #16]
 800f494:	7823      	ldrb	r3, [r4, #0]
 800f496:	2b2e      	cmp	r3, #46	; 0x2e
 800f498:	d10c      	bne.n	800f4b4 <_svfiprintf_r+0x130>
 800f49a:	7863      	ldrb	r3, [r4, #1]
 800f49c:	2b2a      	cmp	r3, #42	; 0x2a
 800f49e:	d135      	bne.n	800f50c <_svfiprintf_r+0x188>
 800f4a0:	9b03      	ldr	r3, [sp, #12]
 800f4a2:	1d1a      	adds	r2, r3, #4
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	9203      	str	r2, [sp, #12]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	bfb8      	it	lt
 800f4ac:	f04f 33ff 	movlt.w	r3, #4294967295
 800f4b0:	3402      	adds	r4, #2
 800f4b2:	9305      	str	r3, [sp, #20]
 800f4b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f580 <_svfiprintf_r+0x1fc>
 800f4b8:	7821      	ldrb	r1, [r4, #0]
 800f4ba:	2203      	movs	r2, #3
 800f4bc:	4650      	mov	r0, sl
 800f4be:	f7f0 fe97 	bl	80001f0 <memchr>
 800f4c2:	b140      	cbz	r0, 800f4d6 <_svfiprintf_r+0x152>
 800f4c4:	2340      	movs	r3, #64	; 0x40
 800f4c6:	eba0 000a 	sub.w	r0, r0, sl
 800f4ca:	fa03 f000 	lsl.w	r0, r3, r0
 800f4ce:	9b04      	ldr	r3, [sp, #16]
 800f4d0:	4303      	orrs	r3, r0
 800f4d2:	3401      	adds	r4, #1
 800f4d4:	9304      	str	r3, [sp, #16]
 800f4d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4da:	4826      	ldr	r0, [pc, #152]	; (800f574 <_svfiprintf_r+0x1f0>)
 800f4dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f4e0:	2206      	movs	r2, #6
 800f4e2:	f7f0 fe85 	bl	80001f0 <memchr>
 800f4e6:	2800      	cmp	r0, #0
 800f4e8:	d038      	beq.n	800f55c <_svfiprintf_r+0x1d8>
 800f4ea:	4b23      	ldr	r3, [pc, #140]	; (800f578 <_svfiprintf_r+0x1f4>)
 800f4ec:	bb1b      	cbnz	r3, 800f536 <_svfiprintf_r+0x1b2>
 800f4ee:	9b03      	ldr	r3, [sp, #12]
 800f4f0:	3307      	adds	r3, #7
 800f4f2:	f023 0307 	bic.w	r3, r3, #7
 800f4f6:	3308      	adds	r3, #8
 800f4f8:	9303      	str	r3, [sp, #12]
 800f4fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4fc:	4433      	add	r3, r6
 800f4fe:	9309      	str	r3, [sp, #36]	; 0x24
 800f500:	e767      	b.n	800f3d2 <_svfiprintf_r+0x4e>
 800f502:	fb0c 3202 	mla	r2, ip, r2, r3
 800f506:	460c      	mov	r4, r1
 800f508:	2001      	movs	r0, #1
 800f50a:	e7a5      	b.n	800f458 <_svfiprintf_r+0xd4>
 800f50c:	2300      	movs	r3, #0
 800f50e:	3401      	adds	r4, #1
 800f510:	9305      	str	r3, [sp, #20]
 800f512:	4619      	mov	r1, r3
 800f514:	f04f 0c0a 	mov.w	ip, #10
 800f518:	4620      	mov	r0, r4
 800f51a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f51e:	3a30      	subs	r2, #48	; 0x30
 800f520:	2a09      	cmp	r2, #9
 800f522:	d903      	bls.n	800f52c <_svfiprintf_r+0x1a8>
 800f524:	2b00      	cmp	r3, #0
 800f526:	d0c5      	beq.n	800f4b4 <_svfiprintf_r+0x130>
 800f528:	9105      	str	r1, [sp, #20]
 800f52a:	e7c3      	b.n	800f4b4 <_svfiprintf_r+0x130>
 800f52c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f530:	4604      	mov	r4, r0
 800f532:	2301      	movs	r3, #1
 800f534:	e7f0      	b.n	800f518 <_svfiprintf_r+0x194>
 800f536:	ab03      	add	r3, sp, #12
 800f538:	9300      	str	r3, [sp, #0]
 800f53a:	462a      	mov	r2, r5
 800f53c:	4b0f      	ldr	r3, [pc, #60]	; (800f57c <_svfiprintf_r+0x1f8>)
 800f53e:	a904      	add	r1, sp, #16
 800f540:	4638      	mov	r0, r7
 800f542:	f3af 8000 	nop.w
 800f546:	1c42      	adds	r2, r0, #1
 800f548:	4606      	mov	r6, r0
 800f54a:	d1d6      	bne.n	800f4fa <_svfiprintf_r+0x176>
 800f54c:	89ab      	ldrh	r3, [r5, #12]
 800f54e:	065b      	lsls	r3, r3, #25
 800f550:	f53f af2c 	bmi.w	800f3ac <_svfiprintf_r+0x28>
 800f554:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f556:	b01d      	add	sp, #116	; 0x74
 800f558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f55c:	ab03      	add	r3, sp, #12
 800f55e:	9300      	str	r3, [sp, #0]
 800f560:	462a      	mov	r2, r5
 800f562:	4b06      	ldr	r3, [pc, #24]	; (800f57c <_svfiprintf_r+0x1f8>)
 800f564:	a904      	add	r1, sp, #16
 800f566:	4638      	mov	r0, r7
 800f568:	f000 f9d4 	bl	800f914 <_printf_i>
 800f56c:	e7eb      	b.n	800f546 <_svfiprintf_r+0x1c2>
 800f56e:	bf00      	nop
 800f570:	08010aa3 	.word	0x08010aa3
 800f574:	08010aad 	.word	0x08010aad
 800f578:	00000000 	.word	0x00000000
 800f57c:	0800f2cd 	.word	0x0800f2cd
 800f580:	08010aa9 	.word	0x08010aa9

0800f584 <__sfputc_r>:
 800f584:	6893      	ldr	r3, [r2, #8]
 800f586:	3b01      	subs	r3, #1
 800f588:	2b00      	cmp	r3, #0
 800f58a:	b410      	push	{r4}
 800f58c:	6093      	str	r3, [r2, #8]
 800f58e:	da08      	bge.n	800f5a2 <__sfputc_r+0x1e>
 800f590:	6994      	ldr	r4, [r2, #24]
 800f592:	42a3      	cmp	r3, r4
 800f594:	db01      	blt.n	800f59a <__sfputc_r+0x16>
 800f596:	290a      	cmp	r1, #10
 800f598:	d103      	bne.n	800f5a2 <__sfputc_r+0x1e>
 800f59a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f59e:	f000 badf 	b.w	800fb60 <__swbuf_r>
 800f5a2:	6813      	ldr	r3, [r2, #0]
 800f5a4:	1c58      	adds	r0, r3, #1
 800f5a6:	6010      	str	r0, [r2, #0]
 800f5a8:	7019      	strb	r1, [r3, #0]
 800f5aa:	4608      	mov	r0, r1
 800f5ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5b0:	4770      	bx	lr

0800f5b2 <__sfputs_r>:
 800f5b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5b4:	4606      	mov	r6, r0
 800f5b6:	460f      	mov	r7, r1
 800f5b8:	4614      	mov	r4, r2
 800f5ba:	18d5      	adds	r5, r2, r3
 800f5bc:	42ac      	cmp	r4, r5
 800f5be:	d101      	bne.n	800f5c4 <__sfputs_r+0x12>
 800f5c0:	2000      	movs	r0, #0
 800f5c2:	e007      	b.n	800f5d4 <__sfputs_r+0x22>
 800f5c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5c8:	463a      	mov	r2, r7
 800f5ca:	4630      	mov	r0, r6
 800f5cc:	f7ff ffda 	bl	800f584 <__sfputc_r>
 800f5d0:	1c43      	adds	r3, r0, #1
 800f5d2:	d1f3      	bne.n	800f5bc <__sfputs_r+0xa>
 800f5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f5d8 <_vfiprintf_r>:
 800f5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5dc:	460d      	mov	r5, r1
 800f5de:	b09d      	sub	sp, #116	; 0x74
 800f5e0:	4614      	mov	r4, r2
 800f5e2:	4698      	mov	r8, r3
 800f5e4:	4606      	mov	r6, r0
 800f5e6:	b118      	cbz	r0, 800f5f0 <_vfiprintf_r+0x18>
 800f5e8:	6983      	ldr	r3, [r0, #24]
 800f5ea:	b90b      	cbnz	r3, 800f5f0 <_vfiprintf_r+0x18>
 800f5ec:	f000 fc9a 	bl	800ff24 <__sinit>
 800f5f0:	4b89      	ldr	r3, [pc, #548]	; (800f818 <_vfiprintf_r+0x240>)
 800f5f2:	429d      	cmp	r5, r3
 800f5f4:	d11b      	bne.n	800f62e <_vfiprintf_r+0x56>
 800f5f6:	6875      	ldr	r5, [r6, #4]
 800f5f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5fa:	07d9      	lsls	r1, r3, #31
 800f5fc:	d405      	bmi.n	800f60a <_vfiprintf_r+0x32>
 800f5fe:	89ab      	ldrh	r3, [r5, #12]
 800f600:	059a      	lsls	r2, r3, #22
 800f602:	d402      	bmi.n	800f60a <_vfiprintf_r+0x32>
 800f604:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f606:	f000 fd2b 	bl	8010060 <__retarget_lock_acquire_recursive>
 800f60a:	89ab      	ldrh	r3, [r5, #12]
 800f60c:	071b      	lsls	r3, r3, #28
 800f60e:	d501      	bpl.n	800f614 <_vfiprintf_r+0x3c>
 800f610:	692b      	ldr	r3, [r5, #16]
 800f612:	b9eb      	cbnz	r3, 800f650 <_vfiprintf_r+0x78>
 800f614:	4629      	mov	r1, r5
 800f616:	4630      	mov	r0, r6
 800f618:	f000 faf4 	bl	800fc04 <__swsetup_r>
 800f61c:	b1c0      	cbz	r0, 800f650 <_vfiprintf_r+0x78>
 800f61e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f620:	07dc      	lsls	r4, r3, #31
 800f622:	d50e      	bpl.n	800f642 <_vfiprintf_r+0x6a>
 800f624:	f04f 30ff 	mov.w	r0, #4294967295
 800f628:	b01d      	add	sp, #116	; 0x74
 800f62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f62e:	4b7b      	ldr	r3, [pc, #492]	; (800f81c <_vfiprintf_r+0x244>)
 800f630:	429d      	cmp	r5, r3
 800f632:	d101      	bne.n	800f638 <_vfiprintf_r+0x60>
 800f634:	68b5      	ldr	r5, [r6, #8]
 800f636:	e7df      	b.n	800f5f8 <_vfiprintf_r+0x20>
 800f638:	4b79      	ldr	r3, [pc, #484]	; (800f820 <_vfiprintf_r+0x248>)
 800f63a:	429d      	cmp	r5, r3
 800f63c:	bf08      	it	eq
 800f63e:	68f5      	ldreq	r5, [r6, #12]
 800f640:	e7da      	b.n	800f5f8 <_vfiprintf_r+0x20>
 800f642:	89ab      	ldrh	r3, [r5, #12]
 800f644:	0598      	lsls	r0, r3, #22
 800f646:	d4ed      	bmi.n	800f624 <_vfiprintf_r+0x4c>
 800f648:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f64a:	f000 fd0a 	bl	8010062 <__retarget_lock_release_recursive>
 800f64e:	e7e9      	b.n	800f624 <_vfiprintf_r+0x4c>
 800f650:	2300      	movs	r3, #0
 800f652:	9309      	str	r3, [sp, #36]	; 0x24
 800f654:	2320      	movs	r3, #32
 800f656:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f65a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f65e:	2330      	movs	r3, #48	; 0x30
 800f660:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f824 <_vfiprintf_r+0x24c>
 800f664:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f668:	f04f 0901 	mov.w	r9, #1
 800f66c:	4623      	mov	r3, r4
 800f66e:	469a      	mov	sl, r3
 800f670:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f674:	b10a      	cbz	r2, 800f67a <_vfiprintf_r+0xa2>
 800f676:	2a25      	cmp	r2, #37	; 0x25
 800f678:	d1f9      	bne.n	800f66e <_vfiprintf_r+0x96>
 800f67a:	ebba 0b04 	subs.w	fp, sl, r4
 800f67e:	d00b      	beq.n	800f698 <_vfiprintf_r+0xc0>
 800f680:	465b      	mov	r3, fp
 800f682:	4622      	mov	r2, r4
 800f684:	4629      	mov	r1, r5
 800f686:	4630      	mov	r0, r6
 800f688:	f7ff ff93 	bl	800f5b2 <__sfputs_r>
 800f68c:	3001      	adds	r0, #1
 800f68e:	f000 80aa 	beq.w	800f7e6 <_vfiprintf_r+0x20e>
 800f692:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f694:	445a      	add	r2, fp
 800f696:	9209      	str	r2, [sp, #36]	; 0x24
 800f698:	f89a 3000 	ldrb.w	r3, [sl]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	f000 80a2 	beq.w	800f7e6 <_vfiprintf_r+0x20e>
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800f6a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6ac:	f10a 0a01 	add.w	sl, sl, #1
 800f6b0:	9304      	str	r3, [sp, #16]
 800f6b2:	9307      	str	r3, [sp, #28]
 800f6b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f6b8:	931a      	str	r3, [sp, #104]	; 0x68
 800f6ba:	4654      	mov	r4, sl
 800f6bc:	2205      	movs	r2, #5
 800f6be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6c2:	4858      	ldr	r0, [pc, #352]	; (800f824 <_vfiprintf_r+0x24c>)
 800f6c4:	f7f0 fd94 	bl	80001f0 <memchr>
 800f6c8:	9a04      	ldr	r2, [sp, #16]
 800f6ca:	b9d8      	cbnz	r0, 800f704 <_vfiprintf_r+0x12c>
 800f6cc:	06d1      	lsls	r1, r2, #27
 800f6ce:	bf44      	itt	mi
 800f6d0:	2320      	movmi	r3, #32
 800f6d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6d6:	0713      	lsls	r3, r2, #28
 800f6d8:	bf44      	itt	mi
 800f6da:	232b      	movmi	r3, #43	; 0x2b
 800f6dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6e0:	f89a 3000 	ldrb.w	r3, [sl]
 800f6e4:	2b2a      	cmp	r3, #42	; 0x2a
 800f6e6:	d015      	beq.n	800f714 <_vfiprintf_r+0x13c>
 800f6e8:	9a07      	ldr	r2, [sp, #28]
 800f6ea:	4654      	mov	r4, sl
 800f6ec:	2000      	movs	r0, #0
 800f6ee:	f04f 0c0a 	mov.w	ip, #10
 800f6f2:	4621      	mov	r1, r4
 800f6f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6f8:	3b30      	subs	r3, #48	; 0x30
 800f6fa:	2b09      	cmp	r3, #9
 800f6fc:	d94e      	bls.n	800f79c <_vfiprintf_r+0x1c4>
 800f6fe:	b1b0      	cbz	r0, 800f72e <_vfiprintf_r+0x156>
 800f700:	9207      	str	r2, [sp, #28]
 800f702:	e014      	b.n	800f72e <_vfiprintf_r+0x156>
 800f704:	eba0 0308 	sub.w	r3, r0, r8
 800f708:	fa09 f303 	lsl.w	r3, r9, r3
 800f70c:	4313      	orrs	r3, r2
 800f70e:	9304      	str	r3, [sp, #16]
 800f710:	46a2      	mov	sl, r4
 800f712:	e7d2      	b.n	800f6ba <_vfiprintf_r+0xe2>
 800f714:	9b03      	ldr	r3, [sp, #12]
 800f716:	1d19      	adds	r1, r3, #4
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	9103      	str	r1, [sp, #12]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	bfbb      	ittet	lt
 800f720:	425b      	neglt	r3, r3
 800f722:	f042 0202 	orrlt.w	r2, r2, #2
 800f726:	9307      	strge	r3, [sp, #28]
 800f728:	9307      	strlt	r3, [sp, #28]
 800f72a:	bfb8      	it	lt
 800f72c:	9204      	strlt	r2, [sp, #16]
 800f72e:	7823      	ldrb	r3, [r4, #0]
 800f730:	2b2e      	cmp	r3, #46	; 0x2e
 800f732:	d10c      	bne.n	800f74e <_vfiprintf_r+0x176>
 800f734:	7863      	ldrb	r3, [r4, #1]
 800f736:	2b2a      	cmp	r3, #42	; 0x2a
 800f738:	d135      	bne.n	800f7a6 <_vfiprintf_r+0x1ce>
 800f73a:	9b03      	ldr	r3, [sp, #12]
 800f73c:	1d1a      	adds	r2, r3, #4
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	9203      	str	r2, [sp, #12]
 800f742:	2b00      	cmp	r3, #0
 800f744:	bfb8      	it	lt
 800f746:	f04f 33ff 	movlt.w	r3, #4294967295
 800f74a:	3402      	adds	r4, #2
 800f74c:	9305      	str	r3, [sp, #20]
 800f74e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f834 <_vfiprintf_r+0x25c>
 800f752:	7821      	ldrb	r1, [r4, #0]
 800f754:	2203      	movs	r2, #3
 800f756:	4650      	mov	r0, sl
 800f758:	f7f0 fd4a 	bl	80001f0 <memchr>
 800f75c:	b140      	cbz	r0, 800f770 <_vfiprintf_r+0x198>
 800f75e:	2340      	movs	r3, #64	; 0x40
 800f760:	eba0 000a 	sub.w	r0, r0, sl
 800f764:	fa03 f000 	lsl.w	r0, r3, r0
 800f768:	9b04      	ldr	r3, [sp, #16]
 800f76a:	4303      	orrs	r3, r0
 800f76c:	3401      	adds	r4, #1
 800f76e:	9304      	str	r3, [sp, #16]
 800f770:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f774:	482c      	ldr	r0, [pc, #176]	; (800f828 <_vfiprintf_r+0x250>)
 800f776:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f77a:	2206      	movs	r2, #6
 800f77c:	f7f0 fd38 	bl	80001f0 <memchr>
 800f780:	2800      	cmp	r0, #0
 800f782:	d03f      	beq.n	800f804 <_vfiprintf_r+0x22c>
 800f784:	4b29      	ldr	r3, [pc, #164]	; (800f82c <_vfiprintf_r+0x254>)
 800f786:	bb1b      	cbnz	r3, 800f7d0 <_vfiprintf_r+0x1f8>
 800f788:	9b03      	ldr	r3, [sp, #12]
 800f78a:	3307      	adds	r3, #7
 800f78c:	f023 0307 	bic.w	r3, r3, #7
 800f790:	3308      	adds	r3, #8
 800f792:	9303      	str	r3, [sp, #12]
 800f794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f796:	443b      	add	r3, r7
 800f798:	9309      	str	r3, [sp, #36]	; 0x24
 800f79a:	e767      	b.n	800f66c <_vfiprintf_r+0x94>
 800f79c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7a0:	460c      	mov	r4, r1
 800f7a2:	2001      	movs	r0, #1
 800f7a4:	e7a5      	b.n	800f6f2 <_vfiprintf_r+0x11a>
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	3401      	adds	r4, #1
 800f7aa:	9305      	str	r3, [sp, #20]
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	f04f 0c0a 	mov.w	ip, #10
 800f7b2:	4620      	mov	r0, r4
 800f7b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7b8:	3a30      	subs	r2, #48	; 0x30
 800f7ba:	2a09      	cmp	r2, #9
 800f7bc:	d903      	bls.n	800f7c6 <_vfiprintf_r+0x1ee>
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d0c5      	beq.n	800f74e <_vfiprintf_r+0x176>
 800f7c2:	9105      	str	r1, [sp, #20]
 800f7c4:	e7c3      	b.n	800f74e <_vfiprintf_r+0x176>
 800f7c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7ca:	4604      	mov	r4, r0
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	e7f0      	b.n	800f7b2 <_vfiprintf_r+0x1da>
 800f7d0:	ab03      	add	r3, sp, #12
 800f7d2:	9300      	str	r3, [sp, #0]
 800f7d4:	462a      	mov	r2, r5
 800f7d6:	4b16      	ldr	r3, [pc, #88]	; (800f830 <_vfiprintf_r+0x258>)
 800f7d8:	a904      	add	r1, sp, #16
 800f7da:	4630      	mov	r0, r6
 800f7dc:	f3af 8000 	nop.w
 800f7e0:	4607      	mov	r7, r0
 800f7e2:	1c78      	adds	r0, r7, #1
 800f7e4:	d1d6      	bne.n	800f794 <_vfiprintf_r+0x1bc>
 800f7e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f7e8:	07d9      	lsls	r1, r3, #31
 800f7ea:	d405      	bmi.n	800f7f8 <_vfiprintf_r+0x220>
 800f7ec:	89ab      	ldrh	r3, [r5, #12]
 800f7ee:	059a      	lsls	r2, r3, #22
 800f7f0:	d402      	bmi.n	800f7f8 <_vfiprintf_r+0x220>
 800f7f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7f4:	f000 fc35 	bl	8010062 <__retarget_lock_release_recursive>
 800f7f8:	89ab      	ldrh	r3, [r5, #12]
 800f7fa:	065b      	lsls	r3, r3, #25
 800f7fc:	f53f af12 	bmi.w	800f624 <_vfiprintf_r+0x4c>
 800f800:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f802:	e711      	b.n	800f628 <_vfiprintf_r+0x50>
 800f804:	ab03      	add	r3, sp, #12
 800f806:	9300      	str	r3, [sp, #0]
 800f808:	462a      	mov	r2, r5
 800f80a:	4b09      	ldr	r3, [pc, #36]	; (800f830 <_vfiprintf_r+0x258>)
 800f80c:	a904      	add	r1, sp, #16
 800f80e:	4630      	mov	r0, r6
 800f810:	f000 f880 	bl	800f914 <_printf_i>
 800f814:	e7e4      	b.n	800f7e0 <_vfiprintf_r+0x208>
 800f816:	bf00      	nop
 800f818:	08010af8 	.word	0x08010af8
 800f81c:	08010b18 	.word	0x08010b18
 800f820:	08010ad8 	.word	0x08010ad8
 800f824:	08010aa3 	.word	0x08010aa3
 800f828:	08010aad 	.word	0x08010aad
 800f82c:	00000000 	.word	0x00000000
 800f830:	0800f5b3 	.word	0x0800f5b3
 800f834:	08010aa9 	.word	0x08010aa9

0800f838 <_printf_common>:
 800f838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f83c:	4616      	mov	r6, r2
 800f83e:	4699      	mov	r9, r3
 800f840:	688a      	ldr	r2, [r1, #8]
 800f842:	690b      	ldr	r3, [r1, #16]
 800f844:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f848:	4293      	cmp	r3, r2
 800f84a:	bfb8      	it	lt
 800f84c:	4613      	movlt	r3, r2
 800f84e:	6033      	str	r3, [r6, #0]
 800f850:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f854:	4607      	mov	r7, r0
 800f856:	460c      	mov	r4, r1
 800f858:	b10a      	cbz	r2, 800f85e <_printf_common+0x26>
 800f85a:	3301      	adds	r3, #1
 800f85c:	6033      	str	r3, [r6, #0]
 800f85e:	6823      	ldr	r3, [r4, #0]
 800f860:	0699      	lsls	r1, r3, #26
 800f862:	bf42      	ittt	mi
 800f864:	6833      	ldrmi	r3, [r6, #0]
 800f866:	3302      	addmi	r3, #2
 800f868:	6033      	strmi	r3, [r6, #0]
 800f86a:	6825      	ldr	r5, [r4, #0]
 800f86c:	f015 0506 	ands.w	r5, r5, #6
 800f870:	d106      	bne.n	800f880 <_printf_common+0x48>
 800f872:	f104 0a19 	add.w	sl, r4, #25
 800f876:	68e3      	ldr	r3, [r4, #12]
 800f878:	6832      	ldr	r2, [r6, #0]
 800f87a:	1a9b      	subs	r3, r3, r2
 800f87c:	42ab      	cmp	r3, r5
 800f87e:	dc26      	bgt.n	800f8ce <_printf_common+0x96>
 800f880:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f884:	1e13      	subs	r3, r2, #0
 800f886:	6822      	ldr	r2, [r4, #0]
 800f888:	bf18      	it	ne
 800f88a:	2301      	movne	r3, #1
 800f88c:	0692      	lsls	r2, r2, #26
 800f88e:	d42b      	bmi.n	800f8e8 <_printf_common+0xb0>
 800f890:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f894:	4649      	mov	r1, r9
 800f896:	4638      	mov	r0, r7
 800f898:	47c0      	blx	r8
 800f89a:	3001      	adds	r0, #1
 800f89c:	d01e      	beq.n	800f8dc <_printf_common+0xa4>
 800f89e:	6823      	ldr	r3, [r4, #0]
 800f8a0:	68e5      	ldr	r5, [r4, #12]
 800f8a2:	6832      	ldr	r2, [r6, #0]
 800f8a4:	f003 0306 	and.w	r3, r3, #6
 800f8a8:	2b04      	cmp	r3, #4
 800f8aa:	bf08      	it	eq
 800f8ac:	1aad      	subeq	r5, r5, r2
 800f8ae:	68a3      	ldr	r3, [r4, #8]
 800f8b0:	6922      	ldr	r2, [r4, #16]
 800f8b2:	bf0c      	ite	eq
 800f8b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f8b8:	2500      	movne	r5, #0
 800f8ba:	4293      	cmp	r3, r2
 800f8bc:	bfc4      	itt	gt
 800f8be:	1a9b      	subgt	r3, r3, r2
 800f8c0:	18ed      	addgt	r5, r5, r3
 800f8c2:	2600      	movs	r6, #0
 800f8c4:	341a      	adds	r4, #26
 800f8c6:	42b5      	cmp	r5, r6
 800f8c8:	d11a      	bne.n	800f900 <_printf_common+0xc8>
 800f8ca:	2000      	movs	r0, #0
 800f8cc:	e008      	b.n	800f8e0 <_printf_common+0xa8>
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	4652      	mov	r2, sl
 800f8d2:	4649      	mov	r1, r9
 800f8d4:	4638      	mov	r0, r7
 800f8d6:	47c0      	blx	r8
 800f8d8:	3001      	adds	r0, #1
 800f8da:	d103      	bne.n	800f8e4 <_printf_common+0xac>
 800f8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f8e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8e4:	3501      	adds	r5, #1
 800f8e6:	e7c6      	b.n	800f876 <_printf_common+0x3e>
 800f8e8:	18e1      	adds	r1, r4, r3
 800f8ea:	1c5a      	adds	r2, r3, #1
 800f8ec:	2030      	movs	r0, #48	; 0x30
 800f8ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f8f2:	4422      	add	r2, r4
 800f8f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f8f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f8fc:	3302      	adds	r3, #2
 800f8fe:	e7c7      	b.n	800f890 <_printf_common+0x58>
 800f900:	2301      	movs	r3, #1
 800f902:	4622      	mov	r2, r4
 800f904:	4649      	mov	r1, r9
 800f906:	4638      	mov	r0, r7
 800f908:	47c0      	blx	r8
 800f90a:	3001      	adds	r0, #1
 800f90c:	d0e6      	beq.n	800f8dc <_printf_common+0xa4>
 800f90e:	3601      	adds	r6, #1
 800f910:	e7d9      	b.n	800f8c6 <_printf_common+0x8e>
	...

0800f914 <_printf_i>:
 800f914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f918:	7e0f      	ldrb	r7, [r1, #24]
 800f91a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f91c:	2f78      	cmp	r7, #120	; 0x78
 800f91e:	4691      	mov	r9, r2
 800f920:	4680      	mov	r8, r0
 800f922:	460c      	mov	r4, r1
 800f924:	469a      	mov	sl, r3
 800f926:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f92a:	d807      	bhi.n	800f93c <_printf_i+0x28>
 800f92c:	2f62      	cmp	r7, #98	; 0x62
 800f92e:	d80a      	bhi.n	800f946 <_printf_i+0x32>
 800f930:	2f00      	cmp	r7, #0
 800f932:	f000 80d8 	beq.w	800fae6 <_printf_i+0x1d2>
 800f936:	2f58      	cmp	r7, #88	; 0x58
 800f938:	f000 80a3 	beq.w	800fa82 <_printf_i+0x16e>
 800f93c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f940:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f944:	e03a      	b.n	800f9bc <_printf_i+0xa8>
 800f946:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f94a:	2b15      	cmp	r3, #21
 800f94c:	d8f6      	bhi.n	800f93c <_printf_i+0x28>
 800f94e:	a101      	add	r1, pc, #4	; (adr r1, 800f954 <_printf_i+0x40>)
 800f950:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f954:	0800f9ad 	.word	0x0800f9ad
 800f958:	0800f9c1 	.word	0x0800f9c1
 800f95c:	0800f93d 	.word	0x0800f93d
 800f960:	0800f93d 	.word	0x0800f93d
 800f964:	0800f93d 	.word	0x0800f93d
 800f968:	0800f93d 	.word	0x0800f93d
 800f96c:	0800f9c1 	.word	0x0800f9c1
 800f970:	0800f93d 	.word	0x0800f93d
 800f974:	0800f93d 	.word	0x0800f93d
 800f978:	0800f93d 	.word	0x0800f93d
 800f97c:	0800f93d 	.word	0x0800f93d
 800f980:	0800facd 	.word	0x0800facd
 800f984:	0800f9f1 	.word	0x0800f9f1
 800f988:	0800faaf 	.word	0x0800faaf
 800f98c:	0800f93d 	.word	0x0800f93d
 800f990:	0800f93d 	.word	0x0800f93d
 800f994:	0800faef 	.word	0x0800faef
 800f998:	0800f93d 	.word	0x0800f93d
 800f99c:	0800f9f1 	.word	0x0800f9f1
 800f9a0:	0800f93d 	.word	0x0800f93d
 800f9a4:	0800f93d 	.word	0x0800f93d
 800f9a8:	0800fab7 	.word	0x0800fab7
 800f9ac:	682b      	ldr	r3, [r5, #0]
 800f9ae:	1d1a      	adds	r2, r3, #4
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	602a      	str	r2, [r5, #0]
 800f9b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f9b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f9bc:	2301      	movs	r3, #1
 800f9be:	e0a3      	b.n	800fb08 <_printf_i+0x1f4>
 800f9c0:	6820      	ldr	r0, [r4, #0]
 800f9c2:	6829      	ldr	r1, [r5, #0]
 800f9c4:	0606      	lsls	r6, r0, #24
 800f9c6:	f101 0304 	add.w	r3, r1, #4
 800f9ca:	d50a      	bpl.n	800f9e2 <_printf_i+0xce>
 800f9cc:	680e      	ldr	r6, [r1, #0]
 800f9ce:	602b      	str	r3, [r5, #0]
 800f9d0:	2e00      	cmp	r6, #0
 800f9d2:	da03      	bge.n	800f9dc <_printf_i+0xc8>
 800f9d4:	232d      	movs	r3, #45	; 0x2d
 800f9d6:	4276      	negs	r6, r6
 800f9d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9dc:	485e      	ldr	r0, [pc, #376]	; (800fb58 <_printf_i+0x244>)
 800f9de:	230a      	movs	r3, #10
 800f9e0:	e019      	b.n	800fa16 <_printf_i+0x102>
 800f9e2:	680e      	ldr	r6, [r1, #0]
 800f9e4:	602b      	str	r3, [r5, #0]
 800f9e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f9ea:	bf18      	it	ne
 800f9ec:	b236      	sxthne	r6, r6
 800f9ee:	e7ef      	b.n	800f9d0 <_printf_i+0xbc>
 800f9f0:	682b      	ldr	r3, [r5, #0]
 800f9f2:	6820      	ldr	r0, [r4, #0]
 800f9f4:	1d19      	adds	r1, r3, #4
 800f9f6:	6029      	str	r1, [r5, #0]
 800f9f8:	0601      	lsls	r1, r0, #24
 800f9fa:	d501      	bpl.n	800fa00 <_printf_i+0xec>
 800f9fc:	681e      	ldr	r6, [r3, #0]
 800f9fe:	e002      	b.n	800fa06 <_printf_i+0xf2>
 800fa00:	0646      	lsls	r6, r0, #25
 800fa02:	d5fb      	bpl.n	800f9fc <_printf_i+0xe8>
 800fa04:	881e      	ldrh	r6, [r3, #0]
 800fa06:	4854      	ldr	r0, [pc, #336]	; (800fb58 <_printf_i+0x244>)
 800fa08:	2f6f      	cmp	r7, #111	; 0x6f
 800fa0a:	bf0c      	ite	eq
 800fa0c:	2308      	moveq	r3, #8
 800fa0e:	230a      	movne	r3, #10
 800fa10:	2100      	movs	r1, #0
 800fa12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fa16:	6865      	ldr	r5, [r4, #4]
 800fa18:	60a5      	str	r5, [r4, #8]
 800fa1a:	2d00      	cmp	r5, #0
 800fa1c:	bfa2      	ittt	ge
 800fa1e:	6821      	ldrge	r1, [r4, #0]
 800fa20:	f021 0104 	bicge.w	r1, r1, #4
 800fa24:	6021      	strge	r1, [r4, #0]
 800fa26:	b90e      	cbnz	r6, 800fa2c <_printf_i+0x118>
 800fa28:	2d00      	cmp	r5, #0
 800fa2a:	d04d      	beq.n	800fac8 <_printf_i+0x1b4>
 800fa2c:	4615      	mov	r5, r2
 800fa2e:	fbb6 f1f3 	udiv	r1, r6, r3
 800fa32:	fb03 6711 	mls	r7, r3, r1, r6
 800fa36:	5dc7      	ldrb	r7, [r0, r7]
 800fa38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fa3c:	4637      	mov	r7, r6
 800fa3e:	42bb      	cmp	r3, r7
 800fa40:	460e      	mov	r6, r1
 800fa42:	d9f4      	bls.n	800fa2e <_printf_i+0x11a>
 800fa44:	2b08      	cmp	r3, #8
 800fa46:	d10b      	bne.n	800fa60 <_printf_i+0x14c>
 800fa48:	6823      	ldr	r3, [r4, #0]
 800fa4a:	07de      	lsls	r6, r3, #31
 800fa4c:	d508      	bpl.n	800fa60 <_printf_i+0x14c>
 800fa4e:	6923      	ldr	r3, [r4, #16]
 800fa50:	6861      	ldr	r1, [r4, #4]
 800fa52:	4299      	cmp	r1, r3
 800fa54:	bfde      	ittt	le
 800fa56:	2330      	movle	r3, #48	; 0x30
 800fa58:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fa5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fa60:	1b52      	subs	r2, r2, r5
 800fa62:	6122      	str	r2, [r4, #16]
 800fa64:	f8cd a000 	str.w	sl, [sp]
 800fa68:	464b      	mov	r3, r9
 800fa6a:	aa03      	add	r2, sp, #12
 800fa6c:	4621      	mov	r1, r4
 800fa6e:	4640      	mov	r0, r8
 800fa70:	f7ff fee2 	bl	800f838 <_printf_common>
 800fa74:	3001      	adds	r0, #1
 800fa76:	d14c      	bne.n	800fb12 <_printf_i+0x1fe>
 800fa78:	f04f 30ff 	mov.w	r0, #4294967295
 800fa7c:	b004      	add	sp, #16
 800fa7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa82:	4835      	ldr	r0, [pc, #212]	; (800fb58 <_printf_i+0x244>)
 800fa84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fa88:	6829      	ldr	r1, [r5, #0]
 800fa8a:	6823      	ldr	r3, [r4, #0]
 800fa8c:	f851 6b04 	ldr.w	r6, [r1], #4
 800fa90:	6029      	str	r1, [r5, #0]
 800fa92:	061d      	lsls	r5, r3, #24
 800fa94:	d514      	bpl.n	800fac0 <_printf_i+0x1ac>
 800fa96:	07df      	lsls	r7, r3, #31
 800fa98:	bf44      	itt	mi
 800fa9a:	f043 0320 	orrmi.w	r3, r3, #32
 800fa9e:	6023      	strmi	r3, [r4, #0]
 800faa0:	b91e      	cbnz	r6, 800faaa <_printf_i+0x196>
 800faa2:	6823      	ldr	r3, [r4, #0]
 800faa4:	f023 0320 	bic.w	r3, r3, #32
 800faa8:	6023      	str	r3, [r4, #0]
 800faaa:	2310      	movs	r3, #16
 800faac:	e7b0      	b.n	800fa10 <_printf_i+0xfc>
 800faae:	6823      	ldr	r3, [r4, #0]
 800fab0:	f043 0320 	orr.w	r3, r3, #32
 800fab4:	6023      	str	r3, [r4, #0]
 800fab6:	2378      	movs	r3, #120	; 0x78
 800fab8:	4828      	ldr	r0, [pc, #160]	; (800fb5c <_printf_i+0x248>)
 800faba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fabe:	e7e3      	b.n	800fa88 <_printf_i+0x174>
 800fac0:	0659      	lsls	r1, r3, #25
 800fac2:	bf48      	it	mi
 800fac4:	b2b6      	uxthmi	r6, r6
 800fac6:	e7e6      	b.n	800fa96 <_printf_i+0x182>
 800fac8:	4615      	mov	r5, r2
 800faca:	e7bb      	b.n	800fa44 <_printf_i+0x130>
 800facc:	682b      	ldr	r3, [r5, #0]
 800face:	6826      	ldr	r6, [r4, #0]
 800fad0:	6961      	ldr	r1, [r4, #20]
 800fad2:	1d18      	adds	r0, r3, #4
 800fad4:	6028      	str	r0, [r5, #0]
 800fad6:	0635      	lsls	r5, r6, #24
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	d501      	bpl.n	800fae0 <_printf_i+0x1cc>
 800fadc:	6019      	str	r1, [r3, #0]
 800fade:	e002      	b.n	800fae6 <_printf_i+0x1d2>
 800fae0:	0670      	lsls	r0, r6, #25
 800fae2:	d5fb      	bpl.n	800fadc <_printf_i+0x1c8>
 800fae4:	8019      	strh	r1, [r3, #0]
 800fae6:	2300      	movs	r3, #0
 800fae8:	6123      	str	r3, [r4, #16]
 800faea:	4615      	mov	r5, r2
 800faec:	e7ba      	b.n	800fa64 <_printf_i+0x150>
 800faee:	682b      	ldr	r3, [r5, #0]
 800faf0:	1d1a      	adds	r2, r3, #4
 800faf2:	602a      	str	r2, [r5, #0]
 800faf4:	681d      	ldr	r5, [r3, #0]
 800faf6:	6862      	ldr	r2, [r4, #4]
 800faf8:	2100      	movs	r1, #0
 800fafa:	4628      	mov	r0, r5
 800fafc:	f7f0 fb78 	bl	80001f0 <memchr>
 800fb00:	b108      	cbz	r0, 800fb06 <_printf_i+0x1f2>
 800fb02:	1b40      	subs	r0, r0, r5
 800fb04:	6060      	str	r0, [r4, #4]
 800fb06:	6863      	ldr	r3, [r4, #4]
 800fb08:	6123      	str	r3, [r4, #16]
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb10:	e7a8      	b.n	800fa64 <_printf_i+0x150>
 800fb12:	6923      	ldr	r3, [r4, #16]
 800fb14:	462a      	mov	r2, r5
 800fb16:	4649      	mov	r1, r9
 800fb18:	4640      	mov	r0, r8
 800fb1a:	47d0      	blx	sl
 800fb1c:	3001      	adds	r0, #1
 800fb1e:	d0ab      	beq.n	800fa78 <_printf_i+0x164>
 800fb20:	6823      	ldr	r3, [r4, #0]
 800fb22:	079b      	lsls	r3, r3, #30
 800fb24:	d413      	bmi.n	800fb4e <_printf_i+0x23a>
 800fb26:	68e0      	ldr	r0, [r4, #12]
 800fb28:	9b03      	ldr	r3, [sp, #12]
 800fb2a:	4298      	cmp	r0, r3
 800fb2c:	bfb8      	it	lt
 800fb2e:	4618      	movlt	r0, r3
 800fb30:	e7a4      	b.n	800fa7c <_printf_i+0x168>
 800fb32:	2301      	movs	r3, #1
 800fb34:	4632      	mov	r2, r6
 800fb36:	4649      	mov	r1, r9
 800fb38:	4640      	mov	r0, r8
 800fb3a:	47d0      	blx	sl
 800fb3c:	3001      	adds	r0, #1
 800fb3e:	d09b      	beq.n	800fa78 <_printf_i+0x164>
 800fb40:	3501      	adds	r5, #1
 800fb42:	68e3      	ldr	r3, [r4, #12]
 800fb44:	9903      	ldr	r1, [sp, #12]
 800fb46:	1a5b      	subs	r3, r3, r1
 800fb48:	42ab      	cmp	r3, r5
 800fb4a:	dcf2      	bgt.n	800fb32 <_printf_i+0x21e>
 800fb4c:	e7eb      	b.n	800fb26 <_printf_i+0x212>
 800fb4e:	2500      	movs	r5, #0
 800fb50:	f104 0619 	add.w	r6, r4, #25
 800fb54:	e7f5      	b.n	800fb42 <_printf_i+0x22e>
 800fb56:	bf00      	nop
 800fb58:	08010ab4 	.word	0x08010ab4
 800fb5c:	08010ac5 	.word	0x08010ac5

0800fb60 <__swbuf_r>:
 800fb60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb62:	460e      	mov	r6, r1
 800fb64:	4614      	mov	r4, r2
 800fb66:	4605      	mov	r5, r0
 800fb68:	b118      	cbz	r0, 800fb72 <__swbuf_r+0x12>
 800fb6a:	6983      	ldr	r3, [r0, #24]
 800fb6c:	b90b      	cbnz	r3, 800fb72 <__swbuf_r+0x12>
 800fb6e:	f000 f9d9 	bl	800ff24 <__sinit>
 800fb72:	4b21      	ldr	r3, [pc, #132]	; (800fbf8 <__swbuf_r+0x98>)
 800fb74:	429c      	cmp	r4, r3
 800fb76:	d12b      	bne.n	800fbd0 <__swbuf_r+0x70>
 800fb78:	686c      	ldr	r4, [r5, #4]
 800fb7a:	69a3      	ldr	r3, [r4, #24]
 800fb7c:	60a3      	str	r3, [r4, #8]
 800fb7e:	89a3      	ldrh	r3, [r4, #12]
 800fb80:	071a      	lsls	r2, r3, #28
 800fb82:	d52f      	bpl.n	800fbe4 <__swbuf_r+0x84>
 800fb84:	6923      	ldr	r3, [r4, #16]
 800fb86:	b36b      	cbz	r3, 800fbe4 <__swbuf_r+0x84>
 800fb88:	6923      	ldr	r3, [r4, #16]
 800fb8a:	6820      	ldr	r0, [r4, #0]
 800fb8c:	1ac0      	subs	r0, r0, r3
 800fb8e:	6963      	ldr	r3, [r4, #20]
 800fb90:	b2f6      	uxtb	r6, r6
 800fb92:	4283      	cmp	r3, r0
 800fb94:	4637      	mov	r7, r6
 800fb96:	dc04      	bgt.n	800fba2 <__swbuf_r+0x42>
 800fb98:	4621      	mov	r1, r4
 800fb9a:	4628      	mov	r0, r5
 800fb9c:	f000 f92e 	bl	800fdfc <_fflush_r>
 800fba0:	bb30      	cbnz	r0, 800fbf0 <__swbuf_r+0x90>
 800fba2:	68a3      	ldr	r3, [r4, #8]
 800fba4:	3b01      	subs	r3, #1
 800fba6:	60a3      	str	r3, [r4, #8]
 800fba8:	6823      	ldr	r3, [r4, #0]
 800fbaa:	1c5a      	adds	r2, r3, #1
 800fbac:	6022      	str	r2, [r4, #0]
 800fbae:	701e      	strb	r6, [r3, #0]
 800fbb0:	6963      	ldr	r3, [r4, #20]
 800fbb2:	3001      	adds	r0, #1
 800fbb4:	4283      	cmp	r3, r0
 800fbb6:	d004      	beq.n	800fbc2 <__swbuf_r+0x62>
 800fbb8:	89a3      	ldrh	r3, [r4, #12]
 800fbba:	07db      	lsls	r3, r3, #31
 800fbbc:	d506      	bpl.n	800fbcc <__swbuf_r+0x6c>
 800fbbe:	2e0a      	cmp	r6, #10
 800fbc0:	d104      	bne.n	800fbcc <__swbuf_r+0x6c>
 800fbc2:	4621      	mov	r1, r4
 800fbc4:	4628      	mov	r0, r5
 800fbc6:	f000 f919 	bl	800fdfc <_fflush_r>
 800fbca:	b988      	cbnz	r0, 800fbf0 <__swbuf_r+0x90>
 800fbcc:	4638      	mov	r0, r7
 800fbce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbd0:	4b0a      	ldr	r3, [pc, #40]	; (800fbfc <__swbuf_r+0x9c>)
 800fbd2:	429c      	cmp	r4, r3
 800fbd4:	d101      	bne.n	800fbda <__swbuf_r+0x7a>
 800fbd6:	68ac      	ldr	r4, [r5, #8]
 800fbd8:	e7cf      	b.n	800fb7a <__swbuf_r+0x1a>
 800fbda:	4b09      	ldr	r3, [pc, #36]	; (800fc00 <__swbuf_r+0xa0>)
 800fbdc:	429c      	cmp	r4, r3
 800fbde:	bf08      	it	eq
 800fbe0:	68ec      	ldreq	r4, [r5, #12]
 800fbe2:	e7ca      	b.n	800fb7a <__swbuf_r+0x1a>
 800fbe4:	4621      	mov	r1, r4
 800fbe6:	4628      	mov	r0, r5
 800fbe8:	f000 f80c 	bl	800fc04 <__swsetup_r>
 800fbec:	2800      	cmp	r0, #0
 800fbee:	d0cb      	beq.n	800fb88 <__swbuf_r+0x28>
 800fbf0:	f04f 37ff 	mov.w	r7, #4294967295
 800fbf4:	e7ea      	b.n	800fbcc <__swbuf_r+0x6c>
 800fbf6:	bf00      	nop
 800fbf8:	08010af8 	.word	0x08010af8
 800fbfc:	08010b18 	.word	0x08010b18
 800fc00:	08010ad8 	.word	0x08010ad8

0800fc04 <__swsetup_r>:
 800fc04:	4b32      	ldr	r3, [pc, #200]	; (800fcd0 <__swsetup_r+0xcc>)
 800fc06:	b570      	push	{r4, r5, r6, lr}
 800fc08:	681d      	ldr	r5, [r3, #0]
 800fc0a:	4606      	mov	r6, r0
 800fc0c:	460c      	mov	r4, r1
 800fc0e:	b125      	cbz	r5, 800fc1a <__swsetup_r+0x16>
 800fc10:	69ab      	ldr	r3, [r5, #24]
 800fc12:	b913      	cbnz	r3, 800fc1a <__swsetup_r+0x16>
 800fc14:	4628      	mov	r0, r5
 800fc16:	f000 f985 	bl	800ff24 <__sinit>
 800fc1a:	4b2e      	ldr	r3, [pc, #184]	; (800fcd4 <__swsetup_r+0xd0>)
 800fc1c:	429c      	cmp	r4, r3
 800fc1e:	d10f      	bne.n	800fc40 <__swsetup_r+0x3c>
 800fc20:	686c      	ldr	r4, [r5, #4]
 800fc22:	89a3      	ldrh	r3, [r4, #12]
 800fc24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fc28:	0719      	lsls	r1, r3, #28
 800fc2a:	d42c      	bmi.n	800fc86 <__swsetup_r+0x82>
 800fc2c:	06dd      	lsls	r5, r3, #27
 800fc2e:	d411      	bmi.n	800fc54 <__swsetup_r+0x50>
 800fc30:	2309      	movs	r3, #9
 800fc32:	6033      	str	r3, [r6, #0]
 800fc34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fc38:	81a3      	strh	r3, [r4, #12]
 800fc3a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc3e:	e03e      	b.n	800fcbe <__swsetup_r+0xba>
 800fc40:	4b25      	ldr	r3, [pc, #148]	; (800fcd8 <__swsetup_r+0xd4>)
 800fc42:	429c      	cmp	r4, r3
 800fc44:	d101      	bne.n	800fc4a <__swsetup_r+0x46>
 800fc46:	68ac      	ldr	r4, [r5, #8]
 800fc48:	e7eb      	b.n	800fc22 <__swsetup_r+0x1e>
 800fc4a:	4b24      	ldr	r3, [pc, #144]	; (800fcdc <__swsetup_r+0xd8>)
 800fc4c:	429c      	cmp	r4, r3
 800fc4e:	bf08      	it	eq
 800fc50:	68ec      	ldreq	r4, [r5, #12]
 800fc52:	e7e6      	b.n	800fc22 <__swsetup_r+0x1e>
 800fc54:	0758      	lsls	r0, r3, #29
 800fc56:	d512      	bpl.n	800fc7e <__swsetup_r+0x7a>
 800fc58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc5a:	b141      	cbz	r1, 800fc6e <__swsetup_r+0x6a>
 800fc5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fc60:	4299      	cmp	r1, r3
 800fc62:	d002      	beq.n	800fc6a <__swsetup_r+0x66>
 800fc64:	4630      	mov	r0, r6
 800fc66:	f7ff f935 	bl	800eed4 <_free_r>
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	6363      	str	r3, [r4, #52]	; 0x34
 800fc6e:	89a3      	ldrh	r3, [r4, #12]
 800fc70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fc74:	81a3      	strh	r3, [r4, #12]
 800fc76:	2300      	movs	r3, #0
 800fc78:	6063      	str	r3, [r4, #4]
 800fc7a:	6923      	ldr	r3, [r4, #16]
 800fc7c:	6023      	str	r3, [r4, #0]
 800fc7e:	89a3      	ldrh	r3, [r4, #12]
 800fc80:	f043 0308 	orr.w	r3, r3, #8
 800fc84:	81a3      	strh	r3, [r4, #12]
 800fc86:	6923      	ldr	r3, [r4, #16]
 800fc88:	b94b      	cbnz	r3, 800fc9e <__swsetup_r+0x9a>
 800fc8a:	89a3      	ldrh	r3, [r4, #12]
 800fc8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fc90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc94:	d003      	beq.n	800fc9e <__swsetup_r+0x9a>
 800fc96:	4621      	mov	r1, r4
 800fc98:	4630      	mov	r0, r6
 800fc9a:	f000 fa09 	bl	80100b0 <__smakebuf_r>
 800fc9e:	89a0      	ldrh	r0, [r4, #12]
 800fca0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fca4:	f010 0301 	ands.w	r3, r0, #1
 800fca8:	d00a      	beq.n	800fcc0 <__swsetup_r+0xbc>
 800fcaa:	2300      	movs	r3, #0
 800fcac:	60a3      	str	r3, [r4, #8]
 800fcae:	6963      	ldr	r3, [r4, #20]
 800fcb0:	425b      	negs	r3, r3
 800fcb2:	61a3      	str	r3, [r4, #24]
 800fcb4:	6923      	ldr	r3, [r4, #16]
 800fcb6:	b943      	cbnz	r3, 800fcca <__swsetup_r+0xc6>
 800fcb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fcbc:	d1ba      	bne.n	800fc34 <__swsetup_r+0x30>
 800fcbe:	bd70      	pop	{r4, r5, r6, pc}
 800fcc0:	0781      	lsls	r1, r0, #30
 800fcc2:	bf58      	it	pl
 800fcc4:	6963      	ldrpl	r3, [r4, #20]
 800fcc6:	60a3      	str	r3, [r4, #8]
 800fcc8:	e7f4      	b.n	800fcb4 <__swsetup_r+0xb0>
 800fcca:	2000      	movs	r0, #0
 800fccc:	e7f7      	b.n	800fcbe <__swsetup_r+0xba>
 800fcce:	bf00      	nop
 800fcd0:	20000078 	.word	0x20000078
 800fcd4:	08010af8 	.word	0x08010af8
 800fcd8:	08010b18 	.word	0x08010b18
 800fcdc:	08010ad8 	.word	0x08010ad8

0800fce0 <abort>:
 800fce0:	b508      	push	{r3, lr}
 800fce2:	2006      	movs	r0, #6
 800fce4:	f000 fa96 	bl	8010214 <raise>
 800fce8:	2001      	movs	r0, #1
 800fcea:	f7f1 fc4b 	bl	8001584 <_exit>
	...

0800fcf0 <__sflush_r>:
 800fcf0:	898a      	ldrh	r2, [r1, #12]
 800fcf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcf6:	4605      	mov	r5, r0
 800fcf8:	0710      	lsls	r0, r2, #28
 800fcfa:	460c      	mov	r4, r1
 800fcfc:	d458      	bmi.n	800fdb0 <__sflush_r+0xc0>
 800fcfe:	684b      	ldr	r3, [r1, #4]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	dc05      	bgt.n	800fd10 <__sflush_r+0x20>
 800fd04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	dc02      	bgt.n	800fd10 <__sflush_r+0x20>
 800fd0a:	2000      	movs	r0, #0
 800fd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fd12:	2e00      	cmp	r6, #0
 800fd14:	d0f9      	beq.n	800fd0a <__sflush_r+0x1a>
 800fd16:	2300      	movs	r3, #0
 800fd18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fd1c:	682f      	ldr	r7, [r5, #0]
 800fd1e:	602b      	str	r3, [r5, #0]
 800fd20:	d032      	beq.n	800fd88 <__sflush_r+0x98>
 800fd22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fd24:	89a3      	ldrh	r3, [r4, #12]
 800fd26:	075a      	lsls	r2, r3, #29
 800fd28:	d505      	bpl.n	800fd36 <__sflush_r+0x46>
 800fd2a:	6863      	ldr	r3, [r4, #4]
 800fd2c:	1ac0      	subs	r0, r0, r3
 800fd2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fd30:	b10b      	cbz	r3, 800fd36 <__sflush_r+0x46>
 800fd32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fd34:	1ac0      	subs	r0, r0, r3
 800fd36:	2300      	movs	r3, #0
 800fd38:	4602      	mov	r2, r0
 800fd3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fd3c:	6a21      	ldr	r1, [r4, #32]
 800fd3e:	4628      	mov	r0, r5
 800fd40:	47b0      	blx	r6
 800fd42:	1c43      	adds	r3, r0, #1
 800fd44:	89a3      	ldrh	r3, [r4, #12]
 800fd46:	d106      	bne.n	800fd56 <__sflush_r+0x66>
 800fd48:	6829      	ldr	r1, [r5, #0]
 800fd4a:	291d      	cmp	r1, #29
 800fd4c:	d82c      	bhi.n	800fda8 <__sflush_r+0xb8>
 800fd4e:	4a2a      	ldr	r2, [pc, #168]	; (800fdf8 <__sflush_r+0x108>)
 800fd50:	40ca      	lsrs	r2, r1
 800fd52:	07d6      	lsls	r6, r2, #31
 800fd54:	d528      	bpl.n	800fda8 <__sflush_r+0xb8>
 800fd56:	2200      	movs	r2, #0
 800fd58:	6062      	str	r2, [r4, #4]
 800fd5a:	04d9      	lsls	r1, r3, #19
 800fd5c:	6922      	ldr	r2, [r4, #16]
 800fd5e:	6022      	str	r2, [r4, #0]
 800fd60:	d504      	bpl.n	800fd6c <__sflush_r+0x7c>
 800fd62:	1c42      	adds	r2, r0, #1
 800fd64:	d101      	bne.n	800fd6a <__sflush_r+0x7a>
 800fd66:	682b      	ldr	r3, [r5, #0]
 800fd68:	b903      	cbnz	r3, 800fd6c <__sflush_r+0x7c>
 800fd6a:	6560      	str	r0, [r4, #84]	; 0x54
 800fd6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd6e:	602f      	str	r7, [r5, #0]
 800fd70:	2900      	cmp	r1, #0
 800fd72:	d0ca      	beq.n	800fd0a <__sflush_r+0x1a>
 800fd74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd78:	4299      	cmp	r1, r3
 800fd7a:	d002      	beq.n	800fd82 <__sflush_r+0x92>
 800fd7c:	4628      	mov	r0, r5
 800fd7e:	f7ff f8a9 	bl	800eed4 <_free_r>
 800fd82:	2000      	movs	r0, #0
 800fd84:	6360      	str	r0, [r4, #52]	; 0x34
 800fd86:	e7c1      	b.n	800fd0c <__sflush_r+0x1c>
 800fd88:	6a21      	ldr	r1, [r4, #32]
 800fd8a:	2301      	movs	r3, #1
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	47b0      	blx	r6
 800fd90:	1c41      	adds	r1, r0, #1
 800fd92:	d1c7      	bne.n	800fd24 <__sflush_r+0x34>
 800fd94:	682b      	ldr	r3, [r5, #0]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d0c4      	beq.n	800fd24 <__sflush_r+0x34>
 800fd9a:	2b1d      	cmp	r3, #29
 800fd9c:	d001      	beq.n	800fda2 <__sflush_r+0xb2>
 800fd9e:	2b16      	cmp	r3, #22
 800fda0:	d101      	bne.n	800fda6 <__sflush_r+0xb6>
 800fda2:	602f      	str	r7, [r5, #0]
 800fda4:	e7b1      	b.n	800fd0a <__sflush_r+0x1a>
 800fda6:	89a3      	ldrh	r3, [r4, #12]
 800fda8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fdac:	81a3      	strh	r3, [r4, #12]
 800fdae:	e7ad      	b.n	800fd0c <__sflush_r+0x1c>
 800fdb0:	690f      	ldr	r7, [r1, #16]
 800fdb2:	2f00      	cmp	r7, #0
 800fdb4:	d0a9      	beq.n	800fd0a <__sflush_r+0x1a>
 800fdb6:	0793      	lsls	r3, r2, #30
 800fdb8:	680e      	ldr	r6, [r1, #0]
 800fdba:	bf08      	it	eq
 800fdbc:	694b      	ldreq	r3, [r1, #20]
 800fdbe:	600f      	str	r7, [r1, #0]
 800fdc0:	bf18      	it	ne
 800fdc2:	2300      	movne	r3, #0
 800fdc4:	eba6 0807 	sub.w	r8, r6, r7
 800fdc8:	608b      	str	r3, [r1, #8]
 800fdca:	f1b8 0f00 	cmp.w	r8, #0
 800fdce:	dd9c      	ble.n	800fd0a <__sflush_r+0x1a>
 800fdd0:	6a21      	ldr	r1, [r4, #32]
 800fdd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fdd4:	4643      	mov	r3, r8
 800fdd6:	463a      	mov	r2, r7
 800fdd8:	4628      	mov	r0, r5
 800fdda:	47b0      	blx	r6
 800fddc:	2800      	cmp	r0, #0
 800fdde:	dc06      	bgt.n	800fdee <__sflush_r+0xfe>
 800fde0:	89a3      	ldrh	r3, [r4, #12]
 800fde2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fde6:	81a3      	strh	r3, [r4, #12]
 800fde8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdec:	e78e      	b.n	800fd0c <__sflush_r+0x1c>
 800fdee:	4407      	add	r7, r0
 800fdf0:	eba8 0800 	sub.w	r8, r8, r0
 800fdf4:	e7e9      	b.n	800fdca <__sflush_r+0xda>
 800fdf6:	bf00      	nop
 800fdf8:	20400001 	.word	0x20400001

0800fdfc <_fflush_r>:
 800fdfc:	b538      	push	{r3, r4, r5, lr}
 800fdfe:	690b      	ldr	r3, [r1, #16]
 800fe00:	4605      	mov	r5, r0
 800fe02:	460c      	mov	r4, r1
 800fe04:	b913      	cbnz	r3, 800fe0c <_fflush_r+0x10>
 800fe06:	2500      	movs	r5, #0
 800fe08:	4628      	mov	r0, r5
 800fe0a:	bd38      	pop	{r3, r4, r5, pc}
 800fe0c:	b118      	cbz	r0, 800fe16 <_fflush_r+0x1a>
 800fe0e:	6983      	ldr	r3, [r0, #24]
 800fe10:	b90b      	cbnz	r3, 800fe16 <_fflush_r+0x1a>
 800fe12:	f000 f887 	bl	800ff24 <__sinit>
 800fe16:	4b14      	ldr	r3, [pc, #80]	; (800fe68 <_fflush_r+0x6c>)
 800fe18:	429c      	cmp	r4, r3
 800fe1a:	d11b      	bne.n	800fe54 <_fflush_r+0x58>
 800fe1c:	686c      	ldr	r4, [r5, #4]
 800fe1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d0ef      	beq.n	800fe06 <_fflush_r+0xa>
 800fe26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fe28:	07d0      	lsls	r0, r2, #31
 800fe2a:	d404      	bmi.n	800fe36 <_fflush_r+0x3a>
 800fe2c:	0599      	lsls	r1, r3, #22
 800fe2e:	d402      	bmi.n	800fe36 <_fflush_r+0x3a>
 800fe30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe32:	f000 f915 	bl	8010060 <__retarget_lock_acquire_recursive>
 800fe36:	4628      	mov	r0, r5
 800fe38:	4621      	mov	r1, r4
 800fe3a:	f7ff ff59 	bl	800fcf0 <__sflush_r>
 800fe3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe40:	07da      	lsls	r2, r3, #31
 800fe42:	4605      	mov	r5, r0
 800fe44:	d4e0      	bmi.n	800fe08 <_fflush_r+0xc>
 800fe46:	89a3      	ldrh	r3, [r4, #12]
 800fe48:	059b      	lsls	r3, r3, #22
 800fe4a:	d4dd      	bmi.n	800fe08 <_fflush_r+0xc>
 800fe4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe4e:	f000 f908 	bl	8010062 <__retarget_lock_release_recursive>
 800fe52:	e7d9      	b.n	800fe08 <_fflush_r+0xc>
 800fe54:	4b05      	ldr	r3, [pc, #20]	; (800fe6c <_fflush_r+0x70>)
 800fe56:	429c      	cmp	r4, r3
 800fe58:	d101      	bne.n	800fe5e <_fflush_r+0x62>
 800fe5a:	68ac      	ldr	r4, [r5, #8]
 800fe5c:	e7df      	b.n	800fe1e <_fflush_r+0x22>
 800fe5e:	4b04      	ldr	r3, [pc, #16]	; (800fe70 <_fflush_r+0x74>)
 800fe60:	429c      	cmp	r4, r3
 800fe62:	bf08      	it	eq
 800fe64:	68ec      	ldreq	r4, [r5, #12]
 800fe66:	e7da      	b.n	800fe1e <_fflush_r+0x22>
 800fe68:	08010af8 	.word	0x08010af8
 800fe6c:	08010b18 	.word	0x08010b18
 800fe70:	08010ad8 	.word	0x08010ad8

0800fe74 <std>:
 800fe74:	2300      	movs	r3, #0
 800fe76:	b510      	push	{r4, lr}
 800fe78:	4604      	mov	r4, r0
 800fe7a:	e9c0 3300 	strd	r3, r3, [r0]
 800fe7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fe82:	6083      	str	r3, [r0, #8]
 800fe84:	8181      	strh	r1, [r0, #12]
 800fe86:	6643      	str	r3, [r0, #100]	; 0x64
 800fe88:	81c2      	strh	r2, [r0, #14]
 800fe8a:	6183      	str	r3, [r0, #24]
 800fe8c:	4619      	mov	r1, r3
 800fe8e:	2208      	movs	r2, #8
 800fe90:	305c      	adds	r0, #92	; 0x5c
 800fe92:	f7ff f817 	bl	800eec4 <memset>
 800fe96:	4b05      	ldr	r3, [pc, #20]	; (800feac <std+0x38>)
 800fe98:	6263      	str	r3, [r4, #36]	; 0x24
 800fe9a:	4b05      	ldr	r3, [pc, #20]	; (800feb0 <std+0x3c>)
 800fe9c:	62a3      	str	r3, [r4, #40]	; 0x28
 800fe9e:	4b05      	ldr	r3, [pc, #20]	; (800feb4 <std+0x40>)
 800fea0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fea2:	4b05      	ldr	r3, [pc, #20]	; (800feb8 <std+0x44>)
 800fea4:	6224      	str	r4, [r4, #32]
 800fea6:	6323      	str	r3, [r4, #48]	; 0x30
 800fea8:	bd10      	pop	{r4, pc}
 800feaa:	bf00      	nop
 800feac:	0801024d 	.word	0x0801024d
 800feb0:	0801026f 	.word	0x0801026f
 800feb4:	080102a7 	.word	0x080102a7
 800feb8:	080102cb 	.word	0x080102cb

0800febc <_cleanup_r>:
 800febc:	4901      	ldr	r1, [pc, #4]	; (800fec4 <_cleanup_r+0x8>)
 800febe:	f000 b8af 	b.w	8010020 <_fwalk_reent>
 800fec2:	bf00      	nop
 800fec4:	0800fdfd 	.word	0x0800fdfd

0800fec8 <__sfmoreglue>:
 800fec8:	b570      	push	{r4, r5, r6, lr}
 800feca:	2268      	movs	r2, #104	; 0x68
 800fecc:	1e4d      	subs	r5, r1, #1
 800fece:	4355      	muls	r5, r2
 800fed0:	460e      	mov	r6, r1
 800fed2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fed6:	f7ff f869 	bl	800efac <_malloc_r>
 800feda:	4604      	mov	r4, r0
 800fedc:	b140      	cbz	r0, 800fef0 <__sfmoreglue+0x28>
 800fede:	2100      	movs	r1, #0
 800fee0:	e9c0 1600 	strd	r1, r6, [r0]
 800fee4:	300c      	adds	r0, #12
 800fee6:	60a0      	str	r0, [r4, #8]
 800fee8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800feec:	f7fe ffea 	bl	800eec4 <memset>
 800fef0:	4620      	mov	r0, r4
 800fef2:	bd70      	pop	{r4, r5, r6, pc}

0800fef4 <__sfp_lock_acquire>:
 800fef4:	4801      	ldr	r0, [pc, #4]	; (800fefc <__sfp_lock_acquire+0x8>)
 800fef6:	f000 b8b3 	b.w	8010060 <__retarget_lock_acquire_recursive>
 800fefa:	bf00      	nop
 800fefc:	20005525 	.word	0x20005525

0800ff00 <__sfp_lock_release>:
 800ff00:	4801      	ldr	r0, [pc, #4]	; (800ff08 <__sfp_lock_release+0x8>)
 800ff02:	f000 b8ae 	b.w	8010062 <__retarget_lock_release_recursive>
 800ff06:	bf00      	nop
 800ff08:	20005525 	.word	0x20005525

0800ff0c <__sinit_lock_acquire>:
 800ff0c:	4801      	ldr	r0, [pc, #4]	; (800ff14 <__sinit_lock_acquire+0x8>)
 800ff0e:	f000 b8a7 	b.w	8010060 <__retarget_lock_acquire_recursive>
 800ff12:	bf00      	nop
 800ff14:	20005526 	.word	0x20005526

0800ff18 <__sinit_lock_release>:
 800ff18:	4801      	ldr	r0, [pc, #4]	; (800ff20 <__sinit_lock_release+0x8>)
 800ff1a:	f000 b8a2 	b.w	8010062 <__retarget_lock_release_recursive>
 800ff1e:	bf00      	nop
 800ff20:	20005526 	.word	0x20005526

0800ff24 <__sinit>:
 800ff24:	b510      	push	{r4, lr}
 800ff26:	4604      	mov	r4, r0
 800ff28:	f7ff fff0 	bl	800ff0c <__sinit_lock_acquire>
 800ff2c:	69a3      	ldr	r3, [r4, #24]
 800ff2e:	b11b      	cbz	r3, 800ff38 <__sinit+0x14>
 800ff30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff34:	f7ff bff0 	b.w	800ff18 <__sinit_lock_release>
 800ff38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ff3c:	6523      	str	r3, [r4, #80]	; 0x50
 800ff3e:	4b13      	ldr	r3, [pc, #76]	; (800ff8c <__sinit+0x68>)
 800ff40:	4a13      	ldr	r2, [pc, #76]	; (800ff90 <__sinit+0x6c>)
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	62a2      	str	r2, [r4, #40]	; 0x28
 800ff46:	42a3      	cmp	r3, r4
 800ff48:	bf04      	itt	eq
 800ff4a:	2301      	moveq	r3, #1
 800ff4c:	61a3      	streq	r3, [r4, #24]
 800ff4e:	4620      	mov	r0, r4
 800ff50:	f000 f820 	bl	800ff94 <__sfp>
 800ff54:	6060      	str	r0, [r4, #4]
 800ff56:	4620      	mov	r0, r4
 800ff58:	f000 f81c 	bl	800ff94 <__sfp>
 800ff5c:	60a0      	str	r0, [r4, #8]
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f000 f818 	bl	800ff94 <__sfp>
 800ff64:	2200      	movs	r2, #0
 800ff66:	60e0      	str	r0, [r4, #12]
 800ff68:	2104      	movs	r1, #4
 800ff6a:	6860      	ldr	r0, [r4, #4]
 800ff6c:	f7ff ff82 	bl	800fe74 <std>
 800ff70:	68a0      	ldr	r0, [r4, #8]
 800ff72:	2201      	movs	r2, #1
 800ff74:	2109      	movs	r1, #9
 800ff76:	f7ff ff7d 	bl	800fe74 <std>
 800ff7a:	68e0      	ldr	r0, [r4, #12]
 800ff7c:	2202      	movs	r2, #2
 800ff7e:	2112      	movs	r1, #18
 800ff80:	f7ff ff78 	bl	800fe74 <std>
 800ff84:	2301      	movs	r3, #1
 800ff86:	61a3      	str	r3, [r4, #24]
 800ff88:	e7d2      	b.n	800ff30 <__sinit+0xc>
 800ff8a:	bf00      	nop
 800ff8c:	08010994 	.word	0x08010994
 800ff90:	0800febd 	.word	0x0800febd

0800ff94 <__sfp>:
 800ff94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff96:	4607      	mov	r7, r0
 800ff98:	f7ff ffac 	bl	800fef4 <__sfp_lock_acquire>
 800ff9c:	4b1e      	ldr	r3, [pc, #120]	; (8010018 <__sfp+0x84>)
 800ff9e:	681e      	ldr	r6, [r3, #0]
 800ffa0:	69b3      	ldr	r3, [r6, #24]
 800ffa2:	b913      	cbnz	r3, 800ffaa <__sfp+0x16>
 800ffa4:	4630      	mov	r0, r6
 800ffa6:	f7ff ffbd 	bl	800ff24 <__sinit>
 800ffaa:	3648      	adds	r6, #72	; 0x48
 800ffac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ffb0:	3b01      	subs	r3, #1
 800ffb2:	d503      	bpl.n	800ffbc <__sfp+0x28>
 800ffb4:	6833      	ldr	r3, [r6, #0]
 800ffb6:	b30b      	cbz	r3, 800fffc <__sfp+0x68>
 800ffb8:	6836      	ldr	r6, [r6, #0]
 800ffba:	e7f7      	b.n	800ffac <__sfp+0x18>
 800ffbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ffc0:	b9d5      	cbnz	r5, 800fff8 <__sfp+0x64>
 800ffc2:	4b16      	ldr	r3, [pc, #88]	; (801001c <__sfp+0x88>)
 800ffc4:	60e3      	str	r3, [r4, #12]
 800ffc6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ffca:	6665      	str	r5, [r4, #100]	; 0x64
 800ffcc:	f000 f847 	bl	801005e <__retarget_lock_init_recursive>
 800ffd0:	f7ff ff96 	bl	800ff00 <__sfp_lock_release>
 800ffd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ffd8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ffdc:	6025      	str	r5, [r4, #0]
 800ffde:	61a5      	str	r5, [r4, #24]
 800ffe0:	2208      	movs	r2, #8
 800ffe2:	4629      	mov	r1, r5
 800ffe4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ffe8:	f7fe ff6c 	bl	800eec4 <memset>
 800ffec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fff0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fff4:	4620      	mov	r0, r4
 800fff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fff8:	3468      	adds	r4, #104	; 0x68
 800fffa:	e7d9      	b.n	800ffb0 <__sfp+0x1c>
 800fffc:	2104      	movs	r1, #4
 800fffe:	4638      	mov	r0, r7
 8010000:	f7ff ff62 	bl	800fec8 <__sfmoreglue>
 8010004:	4604      	mov	r4, r0
 8010006:	6030      	str	r0, [r6, #0]
 8010008:	2800      	cmp	r0, #0
 801000a:	d1d5      	bne.n	800ffb8 <__sfp+0x24>
 801000c:	f7ff ff78 	bl	800ff00 <__sfp_lock_release>
 8010010:	230c      	movs	r3, #12
 8010012:	603b      	str	r3, [r7, #0]
 8010014:	e7ee      	b.n	800fff4 <__sfp+0x60>
 8010016:	bf00      	nop
 8010018:	08010994 	.word	0x08010994
 801001c:	ffff0001 	.word	0xffff0001

08010020 <_fwalk_reent>:
 8010020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010024:	4606      	mov	r6, r0
 8010026:	4688      	mov	r8, r1
 8010028:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801002c:	2700      	movs	r7, #0
 801002e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010032:	f1b9 0901 	subs.w	r9, r9, #1
 8010036:	d505      	bpl.n	8010044 <_fwalk_reent+0x24>
 8010038:	6824      	ldr	r4, [r4, #0]
 801003a:	2c00      	cmp	r4, #0
 801003c:	d1f7      	bne.n	801002e <_fwalk_reent+0xe>
 801003e:	4638      	mov	r0, r7
 8010040:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010044:	89ab      	ldrh	r3, [r5, #12]
 8010046:	2b01      	cmp	r3, #1
 8010048:	d907      	bls.n	801005a <_fwalk_reent+0x3a>
 801004a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801004e:	3301      	adds	r3, #1
 8010050:	d003      	beq.n	801005a <_fwalk_reent+0x3a>
 8010052:	4629      	mov	r1, r5
 8010054:	4630      	mov	r0, r6
 8010056:	47c0      	blx	r8
 8010058:	4307      	orrs	r7, r0
 801005a:	3568      	adds	r5, #104	; 0x68
 801005c:	e7e9      	b.n	8010032 <_fwalk_reent+0x12>

0801005e <__retarget_lock_init_recursive>:
 801005e:	4770      	bx	lr

08010060 <__retarget_lock_acquire_recursive>:
 8010060:	4770      	bx	lr

08010062 <__retarget_lock_release_recursive>:
 8010062:	4770      	bx	lr

08010064 <__swhatbuf_r>:
 8010064:	b570      	push	{r4, r5, r6, lr}
 8010066:	460e      	mov	r6, r1
 8010068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801006c:	2900      	cmp	r1, #0
 801006e:	b096      	sub	sp, #88	; 0x58
 8010070:	4614      	mov	r4, r2
 8010072:	461d      	mov	r5, r3
 8010074:	da08      	bge.n	8010088 <__swhatbuf_r+0x24>
 8010076:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801007a:	2200      	movs	r2, #0
 801007c:	602a      	str	r2, [r5, #0]
 801007e:	061a      	lsls	r2, r3, #24
 8010080:	d410      	bmi.n	80100a4 <__swhatbuf_r+0x40>
 8010082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010086:	e00e      	b.n	80100a6 <__swhatbuf_r+0x42>
 8010088:	466a      	mov	r2, sp
 801008a:	f000 f945 	bl	8010318 <_fstat_r>
 801008e:	2800      	cmp	r0, #0
 8010090:	dbf1      	blt.n	8010076 <__swhatbuf_r+0x12>
 8010092:	9a01      	ldr	r2, [sp, #4]
 8010094:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010098:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801009c:	425a      	negs	r2, r3
 801009e:	415a      	adcs	r2, r3
 80100a0:	602a      	str	r2, [r5, #0]
 80100a2:	e7ee      	b.n	8010082 <__swhatbuf_r+0x1e>
 80100a4:	2340      	movs	r3, #64	; 0x40
 80100a6:	2000      	movs	r0, #0
 80100a8:	6023      	str	r3, [r4, #0]
 80100aa:	b016      	add	sp, #88	; 0x58
 80100ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080100b0 <__smakebuf_r>:
 80100b0:	898b      	ldrh	r3, [r1, #12]
 80100b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80100b4:	079d      	lsls	r5, r3, #30
 80100b6:	4606      	mov	r6, r0
 80100b8:	460c      	mov	r4, r1
 80100ba:	d507      	bpl.n	80100cc <__smakebuf_r+0x1c>
 80100bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80100c0:	6023      	str	r3, [r4, #0]
 80100c2:	6123      	str	r3, [r4, #16]
 80100c4:	2301      	movs	r3, #1
 80100c6:	6163      	str	r3, [r4, #20]
 80100c8:	b002      	add	sp, #8
 80100ca:	bd70      	pop	{r4, r5, r6, pc}
 80100cc:	ab01      	add	r3, sp, #4
 80100ce:	466a      	mov	r2, sp
 80100d0:	f7ff ffc8 	bl	8010064 <__swhatbuf_r>
 80100d4:	9900      	ldr	r1, [sp, #0]
 80100d6:	4605      	mov	r5, r0
 80100d8:	4630      	mov	r0, r6
 80100da:	f7fe ff67 	bl	800efac <_malloc_r>
 80100de:	b948      	cbnz	r0, 80100f4 <__smakebuf_r+0x44>
 80100e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100e4:	059a      	lsls	r2, r3, #22
 80100e6:	d4ef      	bmi.n	80100c8 <__smakebuf_r+0x18>
 80100e8:	f023 0303 	bic.w	r3, r3, #3
 80100ec:	f043 0302 	orr.w	r3, r3, #2
 80100f0:	81a3      	strh	r3, [r4, #12]
 80100f2:	e7e3      	b.n	80100bc <__smakebuf_r+0xc>
 80100f4:	4b0d      	ldr	r3, [pc, #52]	; (801012c <__smakebuf_r+0x7c>)
 80100f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80100f8:	89a3      	ldrh	r3, [r4, #12]
 80100fa:	6020      	str	r0, [r4, #0]
 80100fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010100:	81a3      	strh	r3, [r4, #12]
 8010102:	9b00      	ldr	r3, [sp, #0]
 8010104:	6163      	str	r3, [r4, #20]
 8010106:	9b01      	ldr	r3, [sp, #4]
 8010108:	6120      	str	r0, [r4, #16]
 801010a:	b15b      	cbz	r3, 8010124 <__smakebuf_r+0x74>
 801010c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010110:	4630      	mov	r0, r6
 8010112:	f000 f913 	bl	801033c <_isatty_r>
 8010116:	b128      	cbz	r0, 8010124 <__smakebuf_r+0x74>
 8010118:	89a3      	ldrh	r3, [r4, #12]
 801011a:	f023 0303 	bic.w	r3, r3, #3
 801011e:	f043 0301 	orr.w	r3, r3, #1
 8010122:	81a3      	strh	r3, [r4, #12]
 8010124:	89a0      	ldrh	r0, [r4, #12]
 8010126:	4305      	orrs	r5, r0
 8010128:	81a5      	strh	r5, [r4, #12]
 801012a:	e7cd      	b.n	80100c8 <__smakebuf_r+0x18>
 801012c:	0800febd 	.word	0x0800febd

08010130 <memmove>:
 8010130:	4288      	cmp	r0, r1
 8010132:	b510      	push	{r4, lr}
 8010134:	eb01 0402 	add.w	r4, r1, r2
 8010138:	d902      	bls.n	8010140 <memmove+0x10>
 801013a:	4284      	cmp	r4, r0
 801013c:	4623      	mov	r3, r4
 801013e:	d807      	bhi.n	8010150 <memmove+0x20>
 8010140:	1e43      	subs	r3, r0, #1
 8010142:	42a1      	cmp	r1, r4
 8010144:	d008      	beq.n	8010158 <memmove+0x28>
 8010146:	f811 2b01 	ldrb.w	r2, [r1], #1
 801014a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801014e:	e7f8      	b.n	8010142 <memmove+0x12>
 8010150:	4402      	add	r2, r0
 8010152:	4601      	mov	r1, r0
 8010154:	428a      	cmp	r2, r1
 8010156:	d100      	bne.n	801015a <memmove+0x2a>
 8010158:	bd10      	pop	{r4, pc}
 801015a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801015e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010162:	e7f7      	b.n	8010154 <memmove+0x24>

08010164 <_realloc_r>:
 8010164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010168:	4680      	mov	r8, r0
 801016a:	4614      	mov	r4, r2
 801016c:	460e      	mov	r6, r1
 801016e:	b921      	cbnz	r1, 801017a <_realloc_r+0x16>
 8010170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010174:	4611      	mov	r1, r2
 8010176:	f7fe bf19 	b.w	800efac <_malloc_r>
 801017a:	b92a      	cbnz	r2, 8010188 <_realloc_r+0x24>
 801017c:	f7fe feaa 	bl	800eed4 <_free_r>
 8010180:	4625      	mov	r5, r4
 8010182:	4628      	mov	r0, r5
 8010184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010188:	f000 f8fa 	bl	8010380 <_malloc_usable_size_r>
 801018c:	4284      	cmp	r4, r0
 801018e:	4607      	mov	r7, r0
 8010190:	d802      	bhi.n	8010198 <_realloc_r+0x34>
 8010192:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010196:	d812      	bhi.n	80101be <_realloc_r+0x5a>
 8010198:	4621      	mov	r1, r4
 801019a:	4640      	mov	r0, r8
 801019c:	f7fe ff06 	bl	800efac <_malloc_r>
 80101a0:	4605      	mov	r5, r0
 80101a2:	2800      	cmp	r0, #0
 80101a4:	d0ed      	beq.n	8010182 <_realloc_r+0x1e>
 80101a6:	42bc      	cmp	r4, r7
 80101a8:	4622      	mov	r2, r4
 80101aa:	4631      	mov	r1, r6
 80101ac:	bf28      	it	cs
 80101ae:	463a      	movcs	r2, r7
 80101b0:	f7fe fe7a 	bl	800eea8 <memcpy>
 80101b4:	4631      	mov	r1, r6
 80101b6:	4640      	mov	r0, r8
 80101b8:	f7fe fe8c 	bl	800eed4 <_free_r>
 80101bc:	e7e1      	b.n	8010182 <_realloc_r+0x1e>
 80101be:	4635      	mov	r5, r6
 80101c0:	e7df      	b.n	8010182 <_realloc_r+0x1e>

080101c2 <_raise_r>:
 80101c2:	291f      	cmp	r1, #31
 80101c4:	b538      	push	{r3, r4, r5, lr}
 80101c6:	4604      	mov	r4, r0
 80101c8:	460d      	mov	r5, r1
 80101ca:	d904      	bls.n	80101d6 <_raise_r+0x14>
 80101cc:	2316      	movs	r3, #22
 80101ce:	6003      	str	r3, [r0, #0]
 80101d0:	f04f 30ff 	mov.w	r0, #4294967295
 80101d4:	bd38      	pop	{r3, r4, r5, pc}
 80101d6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80101d8:	b112      	cbz	r2, 80101e0 <_raise_r+0x1e>
 80101da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80101de:	b94b      	cbnz	r3, 80101f4 <_raise_r+0x32>
 80101e0:	4620      	mov	r0, r4
 80101e2:	f000 f831 	bl	8010248 <_getpid_r>
 80101e6:	462a      	mov	r2, r5
 80101e8:	4601      	mov	r1, r0
 80101ea:	4620      	mov	r0, r4
 80101ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80101f0:	f000 b818 	b.w	8010224 <_kill_r>
 80101f4:	2b01      	cmp	r3, #1
 80101f6:	d00a      	beq.n	801020e <_raise_r+0x4c>
 80101f8:	1c59      	adds	r1, r3, #1
 80101fa:	d103      	bne.n	8010204 <_raise_r+0x42>
 80101fc:	2316      	movs	r3, #22
 80101fe:	6003      	str	r3, [r0, #0]
 8010200:	2001      	movs	r0, #1
 8010202:	e7e7      	b.n	80101d4 <_raise_r+0x12>
 8010204:	2400      	movs	r4, #0
 8010206:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801020a:	4628      	mov	r0, r5
 801020c:	4798      	blx	r3
 801020e:	2000      	movs	r0, #0
 8010210:	e7e0      	b.n	80101d4 <_raise_r+0x12>
	...

08010214 <raise>:
 8010214:	4b02      	ldr	r3, [pc, #8]	; (8010220 <raise+0xc>)
 8010216:	4601      	mov	r1, r0
 8010218:	6818      	ldr	r0, [r3, #0]
 801021a:	f7ff bfd2 	b.w	80101c2 <_raise_r>
 801021e:	bf00      	nop
 8010220:	20000078 	.word	0x20000078

08010224 <_kill_r>:
 8010224:	b538      	push	{r3, r4, r5, lr}
 8010226:	4d07      	ldr	r5, [pc, #28]	; (8010244 <_kill_r+0x20>)
 8010228:	2300      	movs	r3, #0
 801022a:	4604      	mov	r4, r0
 801022c:	4608      	mov	r0, r1
 801022e:	4611      	mov	r1, r2
 8010230:	602b      	str	r3, [r5, #0]
 8010232:	f7f1 f997 	bl	8001564 <_kill>
 8010236:	1c43      	adds	r3, r0, #1
 8010238:	d102      	bne.n	8010240 <_kill_r+0x1c>
 801023a:	682b      	ldr	r3, [r5, #0]
 801023c:	b103      	cbz	r3, 8010240 <_kill_r+0x1c>
 801023e:	6023      	str	r3, [r4, #0]
 8010240:	bd38      	pop	{r3, r4, r5, pc}
 8010242:	bf00      	nop
 8010244:	20005520 	.word	0x20005520

08010248 <_getpid_r>:
 8010248:	f7f1 b984 	b.w	8001554 <_getpid>

0801024c <__sread>:
 801024c:	b510      	push	{r4, lr}
 801024e:	460c      	mov	r4, r1
 8010250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010254:	f000 f89c 	bl	8010390 <_read_r>
 8010258:	2800      	cmp	r0, #0
 801025a:	bfab      	itete	ge
 801025c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801025e:	89a3      	ldrhlt	r3, [r4, #12]
 8010260:	181b      	addge	r3, r3, r0
 8010262:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010266:	bfac      	ite	ge
 8010268:	6563      	strge	r3, [r4, #84]	; 0x54
 801026a:	81a3      	strhlt	r3, [r4, #12]
 801026c:	bd10      	pop	{r4, pc}

0801026e <__swrite>:
 801026e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010272:	461f      	mov	r7, r3
 8010274:	898b      	ldrh	r3, [r1, #12]
 8010276:	05db      	lsls	r3, r3, #23
 8010278:	4605      	mov	r5, r0
 801027a:	460c      	mov	r4, r1
 801027c:	4616      	mov	r6, r2
 801027e:	d505      	bpl.n	801028c <__swrite+0x1e>
 8010280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010284:	2302      	movs	r3, #2
 8010286:	2200      	movs	r2, #0
 8010288:	f000 f868 	bl	801035c <_lseek_r>
 801028c:	89a3      	ldrh	r3, [r4, #12]
 801028e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010292:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010296:	81a3      	strh	r3, [r4, #12]
 8010298:	4632      	mov	r2, r6
 801029a:	463b      	mov	r3, r7
 801029c:	4628      	mov	r0, r5
 801029e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80102a2:	f000 b817 	b.w	80102d4 <_write_r>

080102a6 <__sseek>:
 80102a6:	b510      	push	{r4, lr}
 80102a8:	460c      	mov	r4, r1
 80102aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102ae:	f000 f855 	bl	801035c <_lseek_r>
 80102b2:	1c43      	adds	r3, r0, #1
 80102b4:	89a3      	ldrh	r3, [r4, #12]
 80102b6:	bf15      	itete	ne
 80102b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80102ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80102be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80102c2:	81a3      	strheq	r3, [r4, #12]
 80102c4:	bf18      	it	ne
 80102c6:	81a3      	strhne	r3, [r4, #12]
 80102c8:	bd10      	pop	{r4, pc}

080102ca <__sclose>:
 80102ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102ce:	f000 b813 	b.w	80102f8 <_close_r>
	...

080102d4 <_write_r>:
 80102d4:	b538      	push	{r3, r4, r5, lr}
 80102d6:	4d07      	ldr	r5, [pc, #28]	; (80102f4 <_write_r+0x20>)
 80102d8:	4604      	mov	r4, r0
 80102da:	4608      	mov	r0, r1
 80102dc:	4611      	mov	r1, r2
 80102de:	2200      	movs	r2, #0
 80102e0:	602a      	str	r2, [r5, #0]
 80102e2:	461a      	mov	r2, r3
 80102e4:	f7f1 f975 	bl	80015d2 <_write>
 80102e8:	1c43      	adds	r3, r0, #1
 80102ea:	d102      	bne.n	80102f2 <_write_r+0x1e>
 80102ec:	682b      	ldr	r3, [r5, #0]
 80102ee:	b103      	cbz	r3, 80102f2 <_write_r+0x1e>
 80102f0:	6023      	str	r3, [r4, #0]
 80102f2:	bd38      	pop	{r3, r4, r5, pc}
 80102f4:	20005520 	.word	0x20005520

080102f8 <_close_r>:
 80102f8:	b538      	push	{r3, r4, r5, lr}
 80102fa:	4d06      	ldr	r5, [pc, #24]	; (8010314 <_close_r+0x1c>)
 80102fc:	2300      	movs	r3, #0
 80102fe:	4604      	mov	r4, r0
 8010300:	4608      	mov	r0, r1
 8010302:	602b      	str	r3, [r5, #0]
 8010304:	f7f1 f981 	bl	800160a <_close>
 8010308:	1c43      	adds	r3, r0, #1
 801030a:	d102      	bne.n	8010312 <_close_r+0x1a>
 801030c:	682b      	ldr	r3, [r5, #0]
 801030e:	b103      	cbz	r3, 8010312 <_close_r+0x1a>
 8010310:	6023      	str	r3, [r4, #0]
 8010312:	bd38      	pop	{r3, r4, r5, pc}
 8010314:	20005520 	.word	0x20005520

08010318 <_fstat_r>:
 8010318:	b538      	push	{r3, r4, r5, lr}
 801031a:	4d07      	ldr	r5, [pc, #28]	; (8010338 <_fstat_r+0x20>)
 801031c:	2300      	movs	r3, #0
 801031e:	4604      	mov	r4, r0
 8010320:	4608      	mov	r0, r1
 8010322:	4611      	mov	r1, r2
 8010324:	602b      	str	r3, [r5, #0]
 8010326:	f7f1 f97c 	bl	8001622 <_fstat>
 801032a:	1c43      	adds	r3, r0, #1
 801032c:	d102      	bne.n	8010334 <_fstat_r+0x1c>
 801032e:	682b      	ldr	r3, [r5, #0]
 8010330:	b103      	cbz	r3, 8010334 <_fstat_r+0x1c>
 8010332:	6023      	str	r3, [r4, #0]
 8010334:	bd38      	pop	{r3, r4, r5, pc}
 8010336:	bf00      	nop
 8010338:	20005520 	.word	0x20005520

0801033c <_isatty_r>:
 801033c:	b538      	push	{r3, r4, r5, lr}
 801033e:	4d06      	ldr	r5, [pc, #24]	; (8010358 <_isatty_r+0x1c>)
 8010340:	2300      	movs	r3, #0
 8010342:	4604      	mov	r4, r0
 8010344:	4608      	mov	r0, r1
 8010346:	602b      	str	r3, [r5, #0]
 8010348:	f7f1 f97b 	bl	8001642 <_isatty>
 801034c:	1c43      	adds	r3, r0, #1
 801034e:	d102      	bne.n	8010356 <_isatty_r+0x1a>
 8010350:	682b      	ldr	r3, [r5, #0]
 8010352:	b103      	cbz	r3, 8010356 <_isatty_r+0x1a>
 8010354:	6023      	str	r3, [r4, #0]
 8010356:	bd38      	pop	{r3, r4, r5, pc}
 8010358:	20005520 	.word	0x20005520

0801035c <_lseek_r>:
 801035c:	b538      	push	{r3, r4, r5, lr}
 801035e:	4d07      	ldr	r5, [pc, #28]	; (801037c <_lseek_r+0x20>)
 8010360:	4604      	mov	r4, r0
 8010362:	4608      	mov	r0, r1
 8010364:	4611      	mov	r1, r2
 8010366:	2200      	movs	r2, #0
 8010368:	602a      	str	r2, [r5, #0]
 801036a:	461a      	mov	r2, r3
 801036c:	f7f1 f974 	bl	8001658 <_lseek>
 8010370:	1c43      	adds	r3, r0, #1
 8010372:	d102      	bne.n	801037a <_lseek_r+0x1e>
 8010374:	682b      	ldr	r3, [r5, #0]
 8010376:	b103      	cbz	r3, 801037a <_lseek_r+0x1e>
 8010378:	6023      	str	r3, [r4, #0]
 801037a:	bd38      	pop	{r3, r4, r5, pc}
 801037c:	20005520 	.word	0x20005520

08010380 <_malloc_usable_size_r>:
 8010380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010384:	1f18      	subs	r0, r3, #4
 8010386:	2b00      	cmp	r3, #0
 8010388:	bfbc      	itt	lt
 801038a:	580b      	ldrlt	r3, [r1, r0]
 801038c:	18c0      	addlt	r0, r0, r3
 801038e:	4770      	bx	lr

08010390 <_read_r>:
 8010390:	b538      	push	{r3, r4, r5, lr}
 8010392:	4d07      	ldr	r5, [pc, #28]	; (80103b0 <_read_r+0x20>)
 8010394:	4604      	mov	r4, r0
 8010396:	4608      	mov	r0, r1
 8010398:	4611      	mov	r1, r2
 801039a:	2200      	movs	r2, #0
 801039c:	602a      	str	r2, [r5, #0]
 801039e:	461a      	mov	r2, r3
 80103a0:	f7f1 f8fa 	bl	8001598 <_read>
 80103a4:	1c43      	adds	r3, r0, #1
 80103a6:	d102      	bne.n	80103ae <_read_r+0x1e>
 80103a8:	682b      	ldr	r3, [r5, #0]
 80103aa:	b103      	cbz	r3, 80103ae <_read_r+0x1e>
 80103ac:	6023      	str	r3, [r4, #0]
 80103ae:	bd38      	pop	{r3, r4, r5, pc}
 80103b0:	20005520 	.word	0x20005520

080103b4 <_init>:
 80103b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103b6:	bf00      	nop
 80103b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103ba:	bc08      	pop	{r3}
 80103bc:	469e      	mov	lr, r3
 80103be:	4770      	bx	lr

080103c0 <_fini>:
 80103c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103c2:	bf00      	nop
 80103c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103c6:	bc08      	pop	{r3}
 80103c8:	469e      	mov	lr, r3
 80103ca:	4770      	bx	lr
