#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Jun 07 14:22:09 2020
# Process ID: 18024
# Log file: E:/VivadoFiles/Verilog-CNN/project_2/vivado.log
# Journal file: E:/VivadoFiles/Verilog-CNN/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoFiles/Verilog-CNN/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/IbrahimWael/Desktop/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 772.371 ; gain = 171.918
set_property top LeNet [current_fileset]
update_compile_order -fileset sources_1
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-1
current_run [get_runs impl_2]
set_property board_part xilinx.com:kc705:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg400-1' does not match with the 'XILINX.COM:KC705:PART0:1.2' board part settings. The project part will be reset to 'XILINX.COM:KC705:PART0:1.2' board part.
INFO: [Project 1-152] Project part set to kintex7 (xc7k325tffg900-2)
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tanh_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tanh_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tanh_tb_behav xil_defaultlib.tanh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tanh_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/tanh_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2475332759 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/tanh_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/tanh_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 14:30:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 815.270 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tanh_tb_behav -key {Behavioral:sim_1:Functional:tanh_tb} -tclbatch {tanh_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tanh_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tanh_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 815.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tanh_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj tanh_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tanh_tb_behav xil_defaultlib.tanh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tanh_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/tanh_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2962965218 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/tanh_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/tanh_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 14:52:56 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tanh_tb_behav -key {Behavioral:sim_1:Functional:tanh_tb} -tclbatch {tanh_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tanh_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tanh_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 821.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top LeNet_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3738120663 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 14:54:36 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 821.094 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 821.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_run impl_3 -parent_run synth_1 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7k325tffg900-2
current_run [get_runs impl_3]
set_property board_part xilinx.com:vc707:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project part 'xc7k325tffg900-2' does not match with the 'XILINX.COM:VC707:PART0:1.2' board part settings. The project part will be reset to 'XILINX.COM:VC707:PART0:1.2' board part.
INFO: [Project 1-152] Project part set to virtex7 (xc7vx485tffg1761-2)
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-91] numberOfInputs4 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-91] numberOfInputs is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-91] tanh_reset5 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:126]
ERROR: [VRFC 10-1280] procedural assignment to a non-register input_fc1 is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register input_fc1 is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:131]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-91] numberOfInputs4 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-91] numberOfInputs is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-91] tanh_input_value is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:152]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-91] numberOfInputs4 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-91] numberOfInputs is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-91] tanh_input_value is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:152]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:60]
ERROR: [VRFC 10-91] numberOfInputs1 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-91] numberOfInputs2 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:66]
ERROR: [VRFC 10-91] numberOfInputs3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:67]
ERROR: [VRFC 10-91] numberOfInputs4 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:69]
ERROR: [VRFC 10-91] numberOfInputs is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:70]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 1920 for port output_tanh_function [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 56918664 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usag..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 16:27:47 2020...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 860.676 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:42 . Memory (MB): peak = 860.676 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 118
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 3 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 118
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 127
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 118
run all
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 128
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 129
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 144
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 148
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 154
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 161
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 164
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 169
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 175
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 179
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 186
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 193
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 197
step
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 104
run all
Stopped at time : 25 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 27 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 29 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 31 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 33 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 35 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 37 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 41 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 1920 for port output_tanh_function [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3207824941 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 16:37:28 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:41 . Memory (MB): peak = 910.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:47 . Memory (MB): peak = 910.637 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 119
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 3 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 119
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 127
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 119
run all
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 25 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 27 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 29 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 31 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 33 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 35 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 37 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
run all
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 127
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-1280] procedural assignment to a non-register tanh6_reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:114]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tanh6_reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:114]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tanh6_reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:166]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tanh6_reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:166]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tanh6_reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:174]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tanh6_reset is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:174]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 1920 for port output_tanh_function [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:269]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 294592469 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 16:48:30 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 910.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.637 ; gain = 0.000
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 122
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 3 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 122
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 131
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 122
run all
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
run all
Stopped at time : 25 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
run all
Stopped at time : 27 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
run all
Stopped at time : 29 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
run all
Stopped at time : 31 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
run all
Stopped at time : 33 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
run all
Stopped at time : 35 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 131
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 1920 for port output_tanh_function [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:269]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 790801662 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 16:52:04 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 939.480 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 939.480 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3368555114 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 16:52:55 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 939.480 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 939.480 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 133
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 133
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 150
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 166
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 156
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 138
run all
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 138
run all
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 150
run all
Stopped at time : 41 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 133
run all
Stopped at time : 281 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 138
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2119050774 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 17:00:07 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 939.480 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 939.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Pipeline_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Pipeline_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fpDiv_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fpDiv_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/integration_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/integration_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:1]
[Sun Jun 07 17:04:32 2020] Launched synth_1...
Run output will be captured here: E:/VivadoFiles/Verilog-CNN/project_2/project_2.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Pipeline_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Pipeline_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fpDiv_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fpDiv_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/integration_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/integration_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:1]
[Sun Jun 07 17:37:49 2020] Launched synth_1...
Run output will be captured here: E:/VivadoFiles/Verilog-CNN/project_2/project_2.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-46] PC_filters is already declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:61]
ERROR: [VRFC 10-46] PC_reset is already declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:62]
ERROR: [VRFC 10-46] PC_output_fmap is already declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:63]
ERROR: [VRFC 10-46] PC_done is already declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:64]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3191945117 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 18:05:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 979.078 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 983.914 ; gain = 4.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2394958842 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 18:27:53 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 996.809 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 996.809 ; gain = 0.000
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 197
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 467 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 197
run all
Stopped at time : 711 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 197
run all
Stopped at time : 955 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 197
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 146
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 164
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 177
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 141
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 158
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 175
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 189
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 141
run all
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 146
run all
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 158
run all
Stopped at time : 41 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 141
run all
Stopped at time : 281 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 164
run all
Stopped at time : 281 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 175
run all
Stopped at time : 283 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 146
run all
Stopped at time : 283 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 158
run all
Stopped at time : 285 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 141
run all
Stopped at time : 297 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 177
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.930 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 808597071 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 18:42:51 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.930 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1026.930 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 177
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.930 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.930 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1816793756 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 18:44:03 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.930 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.930 ; gain = 0.000
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 143
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 41 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 143
run all
Stopped at time : 285 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 143
run all
Stopped at time : 529 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 143
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 143
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.930 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.930 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 14 us
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.867 ; gain = 7.664
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.199 ; gain = 3.270
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.738 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net tanh6_output_value is not permitted [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 556165902 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 18:54:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1065.738 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1097.434 ; gain = 31.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.234 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16384 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1103.234 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav -int_os_type ..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1103.234 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_files -norecurse E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top LeNet [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:155]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Pipeline_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Pipeline_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/ReLU_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/avg_pooling_input_tensor_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fpDiv_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fpDiv_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_avg_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_div_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/integration_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/integration_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library work [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:1]
[Mon Jun 08 00:28:57 2020] Launched synth_1...
Run output will be captured here: E:/VivadoFiles/Verilog-CNN/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-1412] syntax error near if [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:155]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16384 differs from formal bit length 400 for port image [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:296]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1103.234 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav -int_os_type ..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.234 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-1280] procedural assignment to a non-register PC3_filters is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PC3_filters is not permitted, left-hand side should be reg/integer/time/genvar [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:122]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3035145800 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 01:05:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1103.234 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.363 ; gain = 8.129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.363 ; gain = 8.129
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 147
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 152
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 172
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 174
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 147
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.363 ; gain = 0.000
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 156
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 147
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 165
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 156
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 147
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 147
run all
Stopped at time : 25 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 27 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1132.418 ; gain = 0.000
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 150
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 165
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 1 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 150
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 150
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 152
run all
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 147
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 150
run all
Stopped at time : 25 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 150
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
ERROR: [VRFC 10-91] filters_number3 is not declared [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:164]
ERROR: [VRFC 10-1040] module LeNet ignored due to previous errors [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 411845951 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/usa..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 01:11:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.418 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.012 ; gain = 52.594
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.012 ; gain = 52.594
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 147
run all
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
Stopped at time : 23 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 147
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 152
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 165
run all
Stopped at time : 25 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 27 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 29 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 31 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 33 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 35 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 37 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 39 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 41 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 43 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 45 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 47 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 49 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 51 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 53 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 55 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 57 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 59 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 61 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 63 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 65 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 67 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 69 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 71 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 73 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run 1 us
Stopped at time : 75 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 77 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 79 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 81 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 83 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
run all
Stopped at time : 85 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 165
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 165
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 165
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 165
run all
Stopped at time : 317 ns : File "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" Line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 08 01:20:15 2020...
