
---------- Begin Simulation Statistics ----------
final_tick                               583748523500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702724                       # Number of bytes of host memory used
host_op_rate                                    64831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9479.94                       # Real time elapsed on the host
host_tick_rate                               61577246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612557036                       # Number of instructions simulated
sim_ops                                     614594607                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.583749                       # Number of seconds simulated
sim_ticks                                583748523500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.496162                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78439225                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90685209                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7248343                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122943406                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11263849                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11438421                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          174572                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157868110                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062249                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018173                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5045775                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206938                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16376464                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058440                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45790209                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580293922                       # Number of instructions committed
system.cpu0.commit.committedOps             581313403                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1046988835                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305614                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    757321575     72.33%     72.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177924105     16.99%     89.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42185131      4.03%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36201184      3.46%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10266625      0.98%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3121126      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2416733      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1175892      0.11%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16376464      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1046988835                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887391                       # Number of function calls committed.
system.cpu0.commit.int_insts                561291783                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952633                       # Number of loads committed
system.cpu0.commit.membars                    2037583                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037589      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322235257     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970798     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70914873     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581313403                       # Class of committed instruction
system.cpu0.commit.refs                     251885699                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580293922                       # Number of Instructions Simulated
system.cpu0.committedOps                    581313403                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.990884                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.990884                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194653587                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2214535                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77589647                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             643386647                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409400421                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443741068                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5051658                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7300672                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3267733                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157868110                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99149070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    640396815                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1983211                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     656467303                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14508456                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136647                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408463278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89703074                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568223                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1056114467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901934                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               590790898     55.94%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345786015     32.74%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68901231      6.52%     95.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38131830      3.61%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8156085      0.77%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2272193      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36486      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018845      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020884      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1056114467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       99183394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5153660                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149454685                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537305                       # Inst execution rate
system.cpu0.iew.exec_refs                   276024057                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76897124                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              156869303                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199557088                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021717                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3528208                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77583018                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          627080458                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199126933                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3758158                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620747194                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                770037                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4919466                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5051658                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6913123                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11123533                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10061                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6173                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2908921                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19604455                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5649941                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6173                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878053                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4275607                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270978159                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613998292                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835311                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226351028                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531463                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     614064702                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756911265                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392286819                       # number of integer regfile writes
system.cpu0.ipc                              0.502289                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502289                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038431      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339534132     54.37%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212843      0.67%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018305      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201621965     32.29%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76079626     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624505353                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1564434                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002505                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 489148     31.27%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                927295     59.27%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               147989      9.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             624031303                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2306781479                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613998242                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        672852670                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 624020966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624505353                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059492                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45766970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            91977                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1052                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13287388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1056114467                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591324                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843177                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          609409410     57.70%     57.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317069347     30.02%     87.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95166890      9.01%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25977728      2.46%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5507671      0.52%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1393153      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1052372      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             444807      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              93089      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1056114467                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540558                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10473100                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          783285                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199557088                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77583018                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    873                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1155297861                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12199361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172010824                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576143                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6904004                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415586243                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7231105                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18683                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            778499263                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637401517                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409433144                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                440082573                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8844747                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5051658                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23233655                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38856934                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       778499219                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        149514                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2823                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15168675                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2823                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1657705128                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1263345440                       # The number of ROB writes
system.cpu0.timesIdled                       15015983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  840                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.407080                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4554972                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5595302                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           822459                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7798976                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            219553                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         379393                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          159840                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8757686                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3200                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017923                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           487322                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095526                       # Number of branches committed
system.cpu1.commit.bw_lim_events               745475                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3665984                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263114                       # Number of instructions committed
system.cpu1.commit.committedOps              33281204                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    200941876                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.165626                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.802715                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    187027035     93.08%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7044870      3.51%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2299658      1.14%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2033257      1.01%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518403      0.26%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       208607      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       995197      0.50%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69374      0.03%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       745475      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    200941876                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320802                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047879                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248601                       # Number of loads committed
system.cpu1.commit.membars                    2035958                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035958      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082704     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266524     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895880      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281204                       # Class of committed instruction
system.cpu1.commit.refs                      12162416                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263114                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281204                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.260642                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.260642                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            181113442                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338726                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4349778                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39514385                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5266230                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12611436                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                487512                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               583356                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2299376                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8757686                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5172607                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    195128027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76155                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40559000                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1645298                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043357                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5827319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4774525                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.200799                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201777996                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206058                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.636360                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176655378     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14757434      7.31%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5871191      2.91%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3102039      1.54%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1191367      0.59%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197488      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2841      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     252      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201777996                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         209811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              513752                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7660235                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.177400                       # Inst execution rate
system.cpu1.iew.exec_refs                    12892651                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944424                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155564199                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10044902                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018676                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           702955                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2974244                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36939975                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9948227                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373938                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35832605                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                989311                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2264715                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                487512                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4288594                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19267                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          145364                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4171                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          394                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       796301                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        60429                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           150                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91262                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422490                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20750194                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35603214                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.870855                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18070415                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.176264                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35612511                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44138866                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24182143                       # number of integer regfile writes
system.cpu1.ipc                              0.159728                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.159728                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036053      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21181927     58.50%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11055754     30.54%     94.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932666      5.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36206543                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1091146                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030137                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 191336     17.54%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                808324     74.08%     91.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91484      8.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35261622                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275347189                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35603202                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40598838                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33885155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36206543                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054820                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3658770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64987                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           418                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1390023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201777996                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.179438                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.630418                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          179488347     88.95%     88.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14798858      7.33%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4154148      2.06%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1343927      0.67%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1416937      0.70%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             212872      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             237749      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              92258      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32900      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201777996                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179251                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6164706                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          526702                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10044902                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2974244                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       201987807                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965491187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167679656                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412920                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6531882                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6393382                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1921122                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9367                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47559113                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38592925                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26568955                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13328805                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5359606                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                487512                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13872358                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4156035                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47559101                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         16283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13290328                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   237143381                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74732009                       # The number of ROB writes
system.cpu1.timesIdled                           2165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6213362                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4760175                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11624585                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              30965                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1047084                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6763336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13489770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        64170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47899                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32846255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2161528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65667226                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2209427                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5404204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1613866                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5112438                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              341                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1358140                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1358135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5404204                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           515                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20252108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20252108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    536077184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               536077184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6763464                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6763464    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6763464                       # Request fanout histogram
system.membus.respLayer1.occupancy        34799931250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21376149633                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   583748523500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   583748523500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    871383428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1228254014.293475                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3337880500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577648839500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6099684000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81275100                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81275100                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81275100                       # number of overall hits
system.cpu0.icache.overall_hits::total       81275100                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17873969                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17873969                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17873969                       # number of overall misses
system.cpu0.icache.overall_misses::total     17873969                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236053083999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236053083999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236053083999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236053083999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99149069                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99149069                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99149069                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99149069                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180274                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180274                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180274                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180274                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13206.528667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13206.528667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13206.528667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13206.528667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2943                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.245902                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16863837                       # number of writebacks
system.cpu0.icache.writebacks::total         16863837                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1010099                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1010099                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1010099                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1010099                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16863870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16863870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16863870                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16863870                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209884004500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209884004500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209884004500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209884004500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170086                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170086                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170086                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170086                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12445.779320                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12445.779320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12445.779320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12445.779320                       # average overall mshr miss latency
system.cpu0.icache.replacements              16863837                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81275100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81275100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17873969                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17873969                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236053083999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236053083999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99149069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99149069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13206.528667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13206.528667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1010099                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1010099                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16863870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16863870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209884004500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209884004500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12445.779320                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12445.779320                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999919                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98138744                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16863837                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.819479                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999919                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        215162007                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       215162007                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234926395                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234926395                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234926395                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234926395                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20743256                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20743256                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20743256                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20743256                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 609883692150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 609883692150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 609883692150                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 609883692150                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255669651                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255669651                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255669651                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255669651                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081133                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29401.541019                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29401.541019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29401.541019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29401.541019                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4852051                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       238733                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            92112                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2488                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.675558                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.953778                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14920329                       # number of writebacks
system.cpu0.dcache.writebacks::total         14920329                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6215889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6215889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6215889                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6215889                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14527367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14527367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14527367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14527367                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 268190950715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 268190950715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 268190950715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 268190950715                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056821                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056821                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056821                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056821                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18461.084566                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18461.084566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18461.084566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18461.084566                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14920329                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167857662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167857662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16898934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16898934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 406115153500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 406115153500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184756596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184756596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24031.998320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24031.998320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3735875                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3735875                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13163059                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13163059                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 206289063500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 206289063500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15671.817888                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15671.817888                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67068733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67068733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3844322                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3844322                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 203768538650                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 203768538650                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70913055                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70913055                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53005.065302                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53005.065302                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2480014                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2480014                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1364308                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1364308                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  61901887215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  61901887215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019239                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019239                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45372.369886                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45372.369886                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37052500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37052500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.404357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.404357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48689.224704                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48689.224704                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007970                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007970                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        69400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       961000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       961000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090316                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090316                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5789.156627                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5789.156627                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       795000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       795000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090316                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090316                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4789.156627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4789.156627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612369                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612369                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405804                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405804                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31937646500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31937646500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018173                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018173                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398561                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398561                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78702.148081                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78702.148081                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405804                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405804                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31531842500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31531842500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398561                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398561                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77702.148081                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77702.148081                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963166                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250474888                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14932928                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.773327                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963166                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998849                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998849                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528316048                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528316048                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16824319                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13705168                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 791                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              180454                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30710732                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16824319                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13705168                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                791                       # number of overall hits
system.l2.overall_hits::.cpu1.data             180454                       # number of overall hits
system.l2.overall_hits::total                30710732                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39551                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1213485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            851600                       # number of demand (read+write) misses
system.l2.demand_misses::total                2106387                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39551                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1213485                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1751                       # number of overall misses
system.l2.overall_misses::.cpu1.data           851600                       # number of overall misses
system.l2.overall_misses::total               2106387                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3481303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 125995085338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91814954453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221451580791                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3481303500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 125995085338                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160237500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91814954453                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221451580791                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16863870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14918653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032054                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32817119                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16863870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14918653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032054                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32817119                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.081340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.688828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.081340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.688828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88020.618948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103829.124660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91511.993147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107814.648254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105133.378050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88020.618948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103829.124660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91511.993147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107814.648254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105133.378050                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             336082                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10630                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.616369                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4467151                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1613866                       # number of writebacks
system.l2.writebacks::total                   1613866                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         108361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              152961                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        108361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             152961                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1105124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       807080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1953426                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1105124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       807080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4869745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6823171                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3083271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 106388088072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141655000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79392203600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189005217672                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3083271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 106388088072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141655000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79392203600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 446315510345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 635320728017                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.678600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.782013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059525                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.678600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.782013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207915                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78063.422538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96268.009809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82118.840580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98369.682807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96755.760224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78063.422538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96268.009809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82118.840580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98369.682807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91650.694306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93112.238872                       # average overall mshr miss latency
system.l2.replacements                        8864477                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2696716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2696716                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2696716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2696716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30059366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30059366                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     30059367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30059367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4869745                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4869745                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 446315510345                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 446315510345                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91650.694306                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91650.694306                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       249000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       368000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.877193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.835443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5575.757576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1008500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1485500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.877193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.590909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.797468                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20170                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 36692.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23579.365079                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         8800                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         8000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19909.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           977336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1062901                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         778719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         649502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1428221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79303898914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67195904791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146499803705                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1756055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2491122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.443448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.883596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101838.916110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103457.579486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102575.024247                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51095                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21041                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            72136                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       727624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       628461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1356085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67510254509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58588011333                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 126098265842                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.414351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92781.786347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93224.577711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92986.992587                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16824319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16825110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3481303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160237500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3641541000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16863870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16866412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.688828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88020.618948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91511.993147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88168.635901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1725                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3083271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3224926000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.678600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78063.422538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82118.840580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78233.127941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12727832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        94889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12822721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       434766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       202098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          636864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46691186424                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24619049662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71310236086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13162598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13459585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.680494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107393.831220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121817.383952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111970.901301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        57266                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23479                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        80745                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       377500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       178619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       556119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38877833563                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20804192267                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59682025830                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.601437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102987.638577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116472.448435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107318.803763                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           92                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               103                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          611                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             672                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10781490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       798493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11579983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          703                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           72                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           775                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.869132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.847222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.867097                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17645.646481                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13090.049180                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17232.117560                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          143                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          157                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          468                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          515                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9306485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       978494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10284979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.665718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.652778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.664516                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19885.651709                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20819.021277                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19970.833010                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999887                       # Cycle average of tags in use
system.l2.tags.total_refs                    70229130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8864737                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.922303                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.822300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.629982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.408754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.940615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.195641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.346807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533457353                       # Number of tag accesses
system.l2.tags.data_accesses                533457353                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2527808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70851136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51703296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    307597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          432789696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2527808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2638208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103287424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103287424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1107049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         807864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4806204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6762339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1613866                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1613866                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4330303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121372703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88571181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    526934191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741397500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4330303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4519426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176938219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176938219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176938219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4330303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121372703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88571181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    526934191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            918335719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1587060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1069981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    790779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4795933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003696919750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11648005                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1495359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6762339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1613867                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6762339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1613867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64424                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26807                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            340270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            340593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            336796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            328886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            582209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            508990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            480122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            438831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            411429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            465834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           480665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           430002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           383613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           375270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           356145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            146381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            141802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           147738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           126160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81233                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 277051024156                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33489575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            402636930406                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41363.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60113.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5476905                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1003914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6762339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1613867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1080924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1115592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  786369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  592992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  378347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  352370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  317480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  268181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  207657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 214637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 419978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 214949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 101185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  84844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  70937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  86074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1804132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.900127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.139618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.949894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       559843     31.03%     31.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       585271     32.44%     63.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       151139      8.38%     71.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       101735      5.64%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116529      6.46%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68861      3.82%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24430      1.35%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17536      0.97%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178788      9.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1804132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.012251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.302517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    334.024107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97049     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82239     84.74%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2233      2.30%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8209      8.46%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2809      2.89%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1003      1.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              376      0.39%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              116      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              428666560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4123136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101570880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               432789696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103287488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  583748451000                       # Total gap between requests
system.mem_ctrls.avgGap                      69691.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2527808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     68478784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50609856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    306939712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101570880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4330303.029879955575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117308706.134997203946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189122.534028987575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86698045.412700742483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 525808117.097533047199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173997664.937991082668                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1107049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       807864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4806204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1613867                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1448608152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60810144227                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     69402599                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45965027429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 294343747999                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13960014347075                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36676.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54929.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40233.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56896.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61242.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8650040.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6955052580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3696675345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23856296520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4629184740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46080175440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     127235279160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     117013934880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       329466598665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.398170                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 302782610169                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19492460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 261473453331                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5926514160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3150001800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23966816580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3655184940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46080175440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178406409000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      73922457120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       335107559040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.061510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 190218790846                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19492460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 374037272654                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6106482905.063292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28516295273.162361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        49000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220629923500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101336374000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482412149500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5168950                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5168950                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5168950                       # number of overall hits
system.cpu1.icache.overall_hits::total        5168950                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3657                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3657                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3657                       # number of overall misses
system.cpu1.icache.overall_misses::total         3657                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229970500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229970500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229970500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229970500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5172607                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5172607                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5172607                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5172607                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000707                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000707                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000707                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000707                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62885.015040                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62885.015040                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62885.015040                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62885.015040                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2510                       # number of writebacks
system.cpu1.icache.writebacks::total             2510                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1115                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1115                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2542                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172847500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172847500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172847500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172847500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000491                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000491                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000491                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000491                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67996.656176                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67996.656176                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67996.656176                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67996.656176                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2510                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5168950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5168950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3657                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3657                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229970500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229970500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5172607                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5172607                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000707                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000707                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62885.015040                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62885.015040                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2542                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2542                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172847500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172847500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67996.656176                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67996.656176                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981138                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4807585                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2510                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1915.372510                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342611500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981138                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999411                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999411                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10347756                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10347756                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9378104                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9378104                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9378104                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9378104                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2246291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2246291                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2246291                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2246291                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 230459257458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 230459257458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 230459257458                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 230459257458                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11624395                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11624395                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11624395                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11624395                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193239                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193239                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193239                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102595.459563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102595.459563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102595.459563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102595.459563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1194846                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        91719                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21260                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            815                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.201599                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.538650                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031620                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031620                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1627742                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1627742                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1627742                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1627742                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618549                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618549                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618549                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618549                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60056046015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60056046015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60056046015                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60056046015                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053211                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97091.816517                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97091.816517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97091.816517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97091.816517                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031620                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8397028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8397028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1331901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1331901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 123689179500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 123689179500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9728929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9728929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136901                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136901                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92866.646620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92866.646620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1034242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1034242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26272819000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26272819000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030595                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030595                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88264.823170                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88264.823170                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       981076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        981076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       914390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       914390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106770077958                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106770077958                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.482409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.482409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116766.454093                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116766.454093                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       593500                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       593500                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320890                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320890                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33783227015                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33783227015                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169293                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169293                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105279.775048                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105279.775048                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          101                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3576000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3576000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.206544                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.206544                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35405.940594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35405.940594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           52                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2998500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2998500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100204                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100204                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61193.877551                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61193.877551                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          101                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       425000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       425000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4207.920792                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4207.920792                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          100                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       326000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       326000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.235849                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.235849                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591159                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591159                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426764                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426764                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36172466000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36172466000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419250                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419250                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84759.881340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84759.881340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426764                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426764                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35745702000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35745702000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419250                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419250                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83759.881340                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83759.881340                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.233269                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11005336                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045210                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.529306                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342623000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.233269                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913540                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913540                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26331698                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26331698                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 583748523500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30327185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4310582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30121567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7250611                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8152830                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            617                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2516647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2516646                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16866412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13460774                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          775                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50591576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44773097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3109229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98481496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158573184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1909694336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       323328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132075008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4200665856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17044552                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104997440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49864499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.216298                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47564777     95.39%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2251823      4.52%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47899      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49864499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65653666943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22400329704                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25296739124                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568286718                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3816992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               924249197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725196                       # Number of bytes of host memory used
host_op_rate                                   117152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7479.42                       # Real time elapsed on the host
host_tick_rate                               45525009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868493158                       # Number of instructions simulated
sim_ops                                     876227143                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340501                       # Number of seconds simulated
sim_ticks                                340500674000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.766359                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               34452505                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            34882834                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5490570                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         56501471                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             61366                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          97303                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           35937                       # Number of indirect misses.
system.cpu0.branchPred.lookups               57805490                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12474                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        730598                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3601877                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25763861                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7224283                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6381202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68813329                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127365993                       # Number of instructions committed
system.cpu0.commit.committedOps             130188344                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    648717135                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.200686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.967533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    597708354     92.14%     92.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27484713      4.24%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9524626      1.47%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3292585      0.51%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2074150      0.32%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       942739      0.15%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       287730      0.04%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       177955      0.03%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7224283      1.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    648717135                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10732922                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86542                       # Number of function calls committed.
system.cpu0.commit.int_insts                121811746                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33005256                       # Number of loads committed
system.cpu0.commit.membars                    4596404                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4596599      3.53%      3.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81507452     62.61%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2818      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1034898      0.79%     66.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.47%     67.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1735193      1.33%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       699888      0.54%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1307057      1.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30879087     23.72%     94.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2468986      1.90%     95.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2856767      2.19%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2491645      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130188344                       # Class of committed instruction
system.cpu0.commit.refs                      38696485                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127365993                       # Number of Instructions Simulated
system.cpu0.committedOps                    130188344                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.242569                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.242569                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            530822284                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1891877                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26777461                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216592829                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33599204                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 85491012                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3617637                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4258970                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6360344                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   57805490                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27949812                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    621043453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               771256                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          342                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     267780012                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11012666                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086571                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33340293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          34513871                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.401033                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         659890481                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.417910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.931329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               486875060     73.78%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               122144419     18.51%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24383578      3.70%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                14261656      2.16%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7208586      1.09%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  356765      0.05%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2204501      0.33%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1414032      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1041884      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           659890481                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11397178                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8756017                       # number of floating regfile writes
system.cpu0.idleCycles                        7834495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3964685                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                32845770                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.274583                       # Inst execution rate
system.cpu0.iew.exec_refs                    64276422                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6090729                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103077192                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50678978                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2390779                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2665728                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7315710                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          198320069                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58185693                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2473231                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            183345624                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                845897                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             95044609                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3617637                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             96356706                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2792574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11305                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13135                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17673722                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1624492                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13135                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       951455                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3013230                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                135921922                       # num instructions consuming a value
system.cpu0.iew.wb_count                    167257563                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824426                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112057554                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.250489                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     167540953                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               232219070                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117133295                       # number of integer regfile writes
system.cpu0.ipc                              0.190746                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.190746                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4599391      2.48%      2.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            109577800     58.97%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3147      0.00%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  522      0.00%     61.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1097559      0.59%     62.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             648941      0.35%     62.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2203172      1.19%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         700040      0.38%     63.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1307396      0.70%     64.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            784428      0.42%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55162357     29.69%     94.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2498356      1.34%     96.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4317225      2.32%     98.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2918520      1.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             185818854                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14782814                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           28946292                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12270337                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          18881370                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4131922                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022236                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 737098     17.84%     17.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     17.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      9      0.00%     17.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   33      0.00%     17.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    3      0.00%     17.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1090      0.03%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           129582      3.14%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               440085     10.65%     31.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               55364      1.34%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2558485     61.92%     94.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30789      0.75%     95.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           165860      4.01%     99.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13516      0.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             170568571                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1007558479                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    154987226                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        247583629                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 190323070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                185818854                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7996999                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68131809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           844659                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1615797                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38715107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    659890481                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.281590                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.783350                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          548485654     83.12%     83.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70803865     10.73%     93.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23685700      3.59%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7108057      1.08%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5524711      0.84%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2043426      0.31%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1796946      0.27%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             315208      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             126914      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      659890481                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.278287                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14959235                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1130948                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50678978                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7315710                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10599125                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5384510                       # number of misc regfile writes
system.cpu0.numCycles                       667724976                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13276372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              248686129                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             95969002                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6711466                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40075967                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              61492652                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2152567                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            281871281                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             206879998                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154476438                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83904934                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7108623                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3617637                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74789668                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58507503                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16338288                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       265532993                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     208816146                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1653789                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34813422                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1656958                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   840466666                       # The number of ROB reads
system.cpu0.rob.rob_writes                  409182694                       # The number of ROB writes
system.cpu0.timesIdled                          97353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2786                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.419270                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34191991                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34391714                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          5010529                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56904528                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             61205                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          94604                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33399                       # Number of indirect misses.
system.cpu1.branchPred.lookups               58165685                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6166                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        744083                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3366409                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25948280                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7373528                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6497525                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       70198603                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128570129                       # Number of instructions committed
system.cpu1.commit.committedOps             131444192                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    654016608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.200980                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.970698                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    602702576     92.15%     92.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27763346      4.25%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9304395      1.42%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3407537      0.52%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2114122      0.32%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       885952      0.14%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       281091      0.04%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       184061      0.03%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7373528      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    654016608                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10972440                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               68998                       # Number of function calls committed.
system.cpu1.commit.int_insts                122843058                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33457473                       # Number of loads committed
system.cpu1.commit.membars                    4680836                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4680836      3.56%      3.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82208743     62.54%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1074551      0.82%     66.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607123      0.46%     67.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1816648      1.38%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       742059      0.56%     69.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1349163      1.03%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31305282     23.82%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2276061      1.73%     95.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2896274      2.20%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2486511      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131444192                       # Class of committed instruction
system.cpu1.commit.refs                      38964128                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128570129                       # Number of Instructions Simulated
system.cpu1.committedOps                    131444192                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.205540                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.205540                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            538850027                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1647065                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26695834                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             218182255                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31688770                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 84696701                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3381580                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3767964                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6516275                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   58165685                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27738500                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    628652040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               737421                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     268472884                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               10051400                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086908                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31455529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34253196                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.401139                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         665133353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.415838                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.933659                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               492440775     74.04%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121481514     18.26%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24513995      3.69%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14182502      2.13%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7440174      1.12%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  289284      0.04%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2242782      0.34%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1471971      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1070356      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           665133353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11673419                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9007565                       # number of floating regfile writes
system.cpu1.idleCycles                        4143619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3747376                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33224688                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.277898                       # Inst execution rate
system.cpu1.iew.exec_refs                    64975646                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5897407                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              103734840                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51305624                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2428951                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2083678                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7125356                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          200951090                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59078239                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2473988                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            185990745                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                847618                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             95973147                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3381580                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             97291697                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2833689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6707                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13028                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17848151                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1618701                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13028                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       954451                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2792925                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138600925                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169639261                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826031                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114488718                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253466                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169925176                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               235324289                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119014844                       # number of integer regfile writes
system.cpu1.ipc                              0.192103                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192103                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4683237      2.48%      2.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111262924     59.04%     61.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 659      0.00%     61.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1136497      0.60%     62.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645266      0.34%     62.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2284372      1.21%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         742244      0.39%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1349509      0.72%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796816      0.42%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            55965117     29.70%     94.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2300528      1.22%     96.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4389188      2.33%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2908184      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             188464733                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15110411                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29558634                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12508928                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          19185980                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4220081                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022392                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 741463     17.57%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   32      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    3      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1223      0.03%     17.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           142733      3.38%     20.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               470919     11.16%     32.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               56296      1.33%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2604534     61.72%     95.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                15749      0.37%     95.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           173623      4.11%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13506      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172891166                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1017593128                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157130333                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        251284861                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 192849330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                188464733                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8101760                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       69506898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           868862                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1604235                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     39052835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    665133353                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.283349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786832                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          552689851     83.09%     83.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           70976530     10.67%     93.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           24079269      3.62%     97.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7357946      1.11%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5696341      0.86%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2086550      0.31%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1813278      0.27%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             310659      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             122929      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      665133353                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.281595                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15479122                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1182759                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51305624                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7125356                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11009610                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5589655                       # number of misc regfile writes
system.cpu1.numCycles                       669276972                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11641821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251266785                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97163873                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6680954                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37742067                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62012101                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2221601                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284549648                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             208740798                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          156153734                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83652513                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6744963                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3381580                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             75157894                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58989861                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16691767                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       267857881                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     213932514                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1681176                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36410210                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1684721                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   848264295                       # The number of ROB reads
system.cpu1.rob.rob_writes                  414408706                       # The number of ROB writes
system.cpu1.timesIdled                          50938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13112552                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               904845                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14336772                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1443                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                381791                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23133311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45854612                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1009421                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       427151                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14896099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11821625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29778816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12248776                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21512487                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3060393                       # Transaction distribution
system.membus.trans_dist::WritebackClean           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19663895                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10538                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9510                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1597309                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1597232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21512488                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     68964299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               68964299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1674888704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1674888704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14891                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23130268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23130268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23130268                       # Request fanout histogram
system.membus.respLayer1.occupancy       120374297175                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63128150658                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   340500674000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   340500674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1286                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          643                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10324272.939347                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   55363439.862570                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          643    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    728378000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            643                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   333862166500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6638507500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27846444                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27846444                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27846444                       # number of overall hits
system.cpu0.icache.overall_hits::total       27846444                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       103368                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        103368                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       103368                       # number of overall misses
system.cpu0.icache.overall_misses::total       103368                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7026707994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7026707994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7026707994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7026707994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27949812                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27949812                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27949812                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27949812                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003698                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003698                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003698                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003698                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67977.594555                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67977.594555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67977.594555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67977.594555                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8033                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              171                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.976608                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        94035                       # number of writebacks
system.cpu0.icache.writebacks::total            94035                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9323                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9323                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9323                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9323                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        94045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        94045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        94045                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        94045                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6398411995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6398411995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6398411995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6398411995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003365                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003365                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003365                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003365                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68035.642458                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68035.642458                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68035.642458                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68035.642458                       # average overall mshr miss latency
system.cpu0.icache.replacements                 94035                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27846444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27846444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       103368                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       103368                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7026707994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7026707994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27949812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27949812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003698                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003698                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67977.594555                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67977.594555                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9323                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9323                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        94045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        94045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6398411995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6398411995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68035.642458                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68035.642458                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27940714                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            94077                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           296.998352                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55993669                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55993669                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33921688                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33921688                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33921688                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33921688                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13315000                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13315000                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13315000                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13315000                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1099354774635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1099354774635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1099354774635                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1099354774635                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47236688                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47236688                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47236688                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47236688                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.281878                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.281878                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.281878                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.281878                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82565.135158                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82565.135158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82565.135158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82565.135158                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    177293242                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10980                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3069353                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.762415                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.735294                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7310608                       # number of writebacks
system.cpu0.dcache.writebacks::total          7310608                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6527768                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6527768                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6527768                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6527768                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6787232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6787232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6787232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6787232                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 616887429428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 616887429428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 616887429428                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 616887429428                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143686                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143686                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143686                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143686                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90889.397832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90889.397832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90889.397832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90889.397832                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7310605                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32200972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32200972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11126304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11126304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 946060564000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 946060564000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43327276                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43327276                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.256797                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.256797                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85029.185253                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85029.185253                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4874460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4874460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6251844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6251844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 571430991000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 571430991000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91401.991316                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91401.991316                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1720716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1720716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2188696                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2188696                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 153294210635                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 153294210635                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3909412                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3909412                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.559853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.559853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70039.060077                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70039.060077                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1653308                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1653308                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       535388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       535388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  45456438428                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  45456438428                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.136948                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.136948                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84903.730431                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84903.730431                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1050383                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1050383                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2458                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2458                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     83544500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     83544500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1052841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1052841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002335                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002335                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33988.812042                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33988.812042                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          603                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          603                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1855                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1855                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     42628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001762                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001762                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22980.053908                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22980.053908                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1045844                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1045844                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     62980000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     62980000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1051112                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1051112                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.005012                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005012                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11955.201215                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11955.201215                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     57784000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57784000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004991                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004991                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11014.868471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11014.868471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1295500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1295500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1245500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1245500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       183883                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         183883                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       546715                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       546715                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  46606556335                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  46606556335                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       730598                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       730598                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.748312                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.748312                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85248.358532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85248.358532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       546704                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       546704                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  46059838835                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  46059838835                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.748297                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.748297                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84250.049085                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84250.049085                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.919245                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43545154                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7330371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.940375                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.919245                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997476                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997476                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107472817                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107472817                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               29803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1281893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1295177                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2623945                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              29803                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1281893                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17072                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1295177                       # number of overall hits
system.l2.overall_hits::total                 2623945                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6025330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             34345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6105251                       # number of demand (read+write) misses
system.l2.demand_misses::total               12229164                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64238                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6025330                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            34345                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6105251                       # number of overall misses
system.l2.overall_misses::total              12229164                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5924331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 634547039690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3312310498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 642057494657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1285841176345                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5924331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 634547039690                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3312310498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 642057494657                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1285841176345                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           94041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7307223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7400428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14853109                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          94041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7307223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7400428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14853109                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.683085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.824572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.667970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.824986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823340                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.683085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.824572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.667970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.824986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823340                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92224.719014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105313.242543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96442.291396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105164.799065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105145.468353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92224.719014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105313.242543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96442.291396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105164.799065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105145.468353                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             105667                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3413                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.960152                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11022063                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3060381                       # number of writebacks
system.l2.writebacks::total                   3060381                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         355413                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         352678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              709742                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        355413                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        352678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             709742                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5669917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        33676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5752573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11519422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5669917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        33676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5752573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11838301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23357723                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5228097007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 553630230814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2929461501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 560618287786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1122406077108                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5228097007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 553630230814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2929461501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 560618287786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 990520589681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2112926666789                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.672643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.775933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.654958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.672643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.775933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.654958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.572581                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82649.819891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97643.445365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86989.592024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97455.223564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97435.971797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82649.819891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97643.445365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86989.592024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97455.223564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83670.840071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90459.445332                       # average overall mshr miss latency
system.l2.replacements                       34601775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3424736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3424736                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           12                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             12                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3424748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3424748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10464138                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10464138                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           24                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             24                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10464162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10464162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           24                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           24                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11838301                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11838301                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 990520589681                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 990520589681                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83670.840071                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83670.840071                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             449                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             392                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  841                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1361                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2509                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4758000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      6312500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11070500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1597                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.718848                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.776383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.748955                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4144.599303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4638.133725                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4412.315664                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           30                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              56                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1335                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2453                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     23958996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     27939497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51898493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.700063                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.761552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.732239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21430.228980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20928.462172                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21157.151651                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           334                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           339                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                673                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1310                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9526000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      8225000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17751000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1644                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1638                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3282                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.796837                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.793040                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.794942                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7271.755725                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6331.793687                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6803.756228                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            57                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1281                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1271                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2552                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26706500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     26227000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     52933500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.779197                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.775946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777575                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20848.165496                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20634.933124                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20741.967085                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           181071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           176083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                357154                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         885995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         880965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1766960                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  87568432341                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  87188455314                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  174756887655                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1067066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1057048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2124114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.830309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.833420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98836.260183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98969.261337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98902.571453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        90549                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        81400                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           171949                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       795446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       799565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1595011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71993394882                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72214452360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 144207847242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.745452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.756413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.750906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90506.954441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90317.175414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90411.819882                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         29803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              46875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        34345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5924331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3312310498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9236641998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        94041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.683085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.667970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.677742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92224.719014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96442.291396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93694.064879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          982                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          669                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1651                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        33676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5228097007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2929461501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8157558508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.672643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.654958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82649.819891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86989.592024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84157.538357                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1100822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1119094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2219916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5139335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5224286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10363621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 546978607349                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 554869039343                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1101847646692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6240157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6343380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12583537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.823591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.823581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106429.841088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106209.545064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106318.790188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       264864                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       271278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       536142                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4874471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4953008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9827479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 481636835932                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 488403835426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 970040671358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.781146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.780979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98808.021615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98607.520001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98706.969647                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          225                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           44                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               269                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          266                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             674                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14163494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6330996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20494490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          633                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          310                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           943                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.644550                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.858065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.714740                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34714.446078                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23800.736842                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30407.255193                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          184                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          224                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          418                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4488991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3966736                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8455727                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.353870                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625806                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.443266                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20040.138393                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20447.092784                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20229.011962                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                    39625289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34602359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145161                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.921932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.098872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.369275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.069703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.564153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.975995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.115145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.118190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.374625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 264600519                       # Number of tag accesses
system.l2.tags.data_accesses                264600519                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4048512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     364029824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2155392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     369322304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    739465984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1479022016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4048512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2155392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6203904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195865152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195865152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5687966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          33678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5770661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11554156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23109719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3060393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3060393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11889880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1069101625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6330067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1084644854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2171701968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4343668395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11889880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6330067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18219946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      575226914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            575226914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      575226914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11889880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1069101625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6330067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1084644854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2171701968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4918895309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2975037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5603988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     33678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5687499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11520077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001013551750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183559                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183559                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36654511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2806281                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23109720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3060417                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23109720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3060417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 201221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85380                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            892279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            935140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            907201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1719859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2301522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1886247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1528322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1358774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1003680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1287551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1355975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1869433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2101179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1515055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1193499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1052783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            143873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            174040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            196032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            180277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            183915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            154374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            236542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           260721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           244773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           238245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           191732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           166455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           155743                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 843471796951                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               114542495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1273006153201                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36819.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55569.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16628619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2012965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23109720                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3060417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2113378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2766721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2667528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2763114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2648960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2481666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2109258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1685645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1243883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  890417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 605935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 428509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 242251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 129283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  68719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  34492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  16654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 127362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 153108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 167554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 181276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 185345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 188274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 192002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 198274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 186406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 184857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 185137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     58                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7241931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.743261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.305348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.012238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1171462     16.18%     16.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4029382     55.64%     71.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       882412     12.18%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       394396      5.45%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       186832      2.58%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       111125      1.53%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        77663      1.07%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59943      0.83%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       328716      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7241931                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.801072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.635883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.579942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        181085     98.65%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1564      0.85%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          455      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          207      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          120      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           52      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183559                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.207432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.741168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           167339     91.16%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3070      1.67%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7533      4.10%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3629      1.98%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1288      0.70%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              431      0.23%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              170      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183559                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1466143936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12878144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190401280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1479022080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195866688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4305.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       559.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4343.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    575.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  340500731500                       # Total gap between requests
system.mem_ctrls.avgGap                      13011.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4048448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    358655232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2155392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    363999936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    737284928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190401280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11889691.589861581102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1053317245.416083931923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6330066.765154185705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1069013848.706801652908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2165296530.367514133453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 559180332.195172071457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5687966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        33678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5770661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11554157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3060417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2595666800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 317695316902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1522247011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 321245545208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 629947377280                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8556809807990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41033.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55853.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45200.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55668.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54521.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2795962.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25931644620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13782999780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         81247166700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8605618920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26878821840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     152479077780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2348824800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       311274154440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        914.166045                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4800680834                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11370060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 324329933166                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25775771280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13700132160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         82319516160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6923990700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26878821840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     151607438340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3082836960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       310288507440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        911.271346                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6702159858                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11370060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 322428454142                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1490                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          746                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7858660.857909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   40328584.183229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          746    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    647894500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            746                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   334638113000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5862561000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27681779                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27681779                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27681779                       # number of overall hits
system.cpu1.icache.overall_hits::total       27681779                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        56721                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         56721                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        56721                       # number of overall misses
system.cpu1.icache.overall_misses::total        56721                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3958127000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3958127000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3958127000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3958127000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27738500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27738500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27738500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27738500                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002045                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002045                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002045                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002045                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69782.391002                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69782.391002                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69782.391002                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69782.391002                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2551                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.132075                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51417                       # number of writebacks
system.cpu1.icache.writebacks::total            51417                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5304                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5304                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5304                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5304                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51417                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51417                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51417                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51417                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3581615500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3581615500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3581615500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3581615500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001854                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001854                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001854                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001854                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69658.196705                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69658.196705                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69658.196705                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69658.196705                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51417                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27681779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27681779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        56721                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        56721                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3958127000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3958127000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27738500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27738500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002045                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002045                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69782.391002                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69782.391002                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5304                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5304                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51417                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51417                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3581615500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3581615500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69658.196705                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69658.196705                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28097103                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51449                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           546.115629                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55528417                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55528417                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34299763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34299763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34299763                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34299763                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13336032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13336032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13336032                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13336032                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1103813774236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1103813774236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1103813774236                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1103813774236                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47635795                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47635795                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47635795                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47635795                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.279958                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.279958                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.279958                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.279958                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82769.280565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82769.280565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82769.280565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82769.280565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    179698909                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7683                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3112620                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.732363                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.959677                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7401584                       # number of writebacks
system.cpu1.dcache.writebacks::total          7401584                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6468860                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6468860                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6468860                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6468860                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6867172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6867172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6867172                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6867172                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 623810073120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 623810073120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 623810073120                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 623810073120                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144160                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144160                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144160                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144160                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90839.442076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90839.442076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90839.442076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90839.442076                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7401584                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32659540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32659540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11283888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11283888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 957855375000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 957855375000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43943428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43943428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.256782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.256782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84886.997726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84886.997726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4929626                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4929626                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6354262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6354262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 579707497000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 579707497000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91231.286497                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91231.286497                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1640223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1640223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2052144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2052144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 145958399236                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 145958399236                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3692367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3692367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555780                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555780                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71124.832973                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71124.832973                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1539234                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1539234                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       512910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       512910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44102576120                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44102576120                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.138911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.138911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85985.019048                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85985.019048                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1069466                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1069466                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     72370000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     72370000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1071802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1071802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002180                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002180                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30980.308219                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30980.308219                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          214                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          214                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     60806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     60806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001980                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001980                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28655.278040                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28655.278040                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1064993                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1064993                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5089                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5089                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     61417500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     61417500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1070082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1070082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12068.677540                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12068.677540                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5065                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5065                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     56410500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     56410500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004733                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004733                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11137.314906                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11137.314906                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1548000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1548000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       185402                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         185402                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       558681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       558681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47505045361                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47505045361                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       744083                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       744083                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.750832                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.750832                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85030.715849                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85030.715849                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       558676                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       558676                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46946359861                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46946359861                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.750825                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.750825                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84031.459846                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84031.459846                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.883920                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44064641                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7422567                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.936577                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.883920                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108466065                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108466065                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 340500674000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12755514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6485129                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11432871                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31541400                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16659979                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11243                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10203                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2141779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2141780                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12610052                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          943                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       282121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     21962827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22238908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44638107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12036864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    935540864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6581376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    947328384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1901487488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51320879                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198699904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66182208                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420977                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52891436     79.92%     79.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12863603     19.44%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 427160      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66182208                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29747833631                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11011941707                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         141516100                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11150325088                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77501746                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
