{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542022919795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542022919797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 12:41:59 2018 " "Processing started: Mon Nov 12 12:41:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542022919797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542022919797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542022919797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542022920107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h10-montage " "Found design unit 1: h10-montage" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920664 ""} { "Info" "ISGN_ENTITY_NAME" "1 h10 " "Found entity 1: h10" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gentick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gentick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gentick-montage " "Found design unit 1: gentick-montage" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920672 ""} { "Info" "ISGN_ENTITY_NAME" "1 gentick " "Found entity 1: gentick" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateur-montage " "Found design unit 1: terminateur-montage" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920679 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateur " "Found entity 1: terminateur" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initiateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initiateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initiateur-Montage " "Found design unit 1: initiateur-Montage" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920686 ""} { "Info" "ISGN_ENTITY_NAME" "1 initiateur " "Found entity 1: initiateur" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateurSplit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateurSplit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateurSplit-Montage " "Found design unit 1: terminateurSplit-Montage" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920693 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateurSplit " "Found entity 1: terminateurSplit" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-montage " "Found design unit 1: rs232in-montage" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920699 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plus12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus12-Montage " "Found design unit 1: plus12-Montage" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920706 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus12 " "Found entity 1: plus12" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-montage " "Found design unit 1: rs232out-montage" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920713 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_ia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bus_ia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ia " "Found entity 1: bus_ia" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h100-montage " "Found design unit 1: h100-montage" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920725 ""} { "Info" "ISGN_ENTITY_NAME" "1 h100 " "Found entity 1: h100" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542022920725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542022920725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_ia " "Elaborating entity \"bus_ia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542022920881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst6 " "Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst6\"" {  } { { "bus_ia.bdf" "inst6" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 336 1256 1416 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateurSplit terminateurSplit:inst5 " "Elaborating entity \"terminateurSplit\" for hierarchy \"terminateurSplit:inst5\"" {  } { { "bus_ia.bdf" "inst5" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 352 968 1160 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateur terminateur:inst3 " "Elaborating entity \"terminateur\" for hierarchy \"terminateur:inst3\"" {  } { { "bus_ia.bdf" "inst3" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 320 536 760 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus12 plus12:inst2 " "Elaborating entity \"plus12\" for hierarchy \"plus12:inst2\"" {  } { { "bus_ia.bdf" "inst2" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 336 232 440 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920907 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug plus12.vhd(69) " "VHDL Signal Declaration warning at plus12.vhd(69): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542022920909 "|bus_ia|plus12:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gentick gentick:inst8 " "Elaborating entity \"gentick\" for hierarchy \"gentick:inst8\"" {  } { { "bus_ia.bdf" "inst8" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 328 -160 48 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920912 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_V gentick.vhd(69) " "VHDL Process Statement warning at gentick.vhd(69): inferring latch(es) for signal or variable \"R_V\", which holds its previous value in one or more paths through the process" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542022920914 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[0\] gentick.vhd(69) " "Inferred latch for \"R_V\[0\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920914 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[1\] gentick.vhd(69) " "Inferred latch for \"R_V\[1\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920914 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[2\] gentick.vhd(69) " "Inferred latch for \"R_V\[2\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[3\] gentick.vhd(69) " "Inferred latch for \"R_V\[3\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[4\] gentick.vhd(69) " "Inferred latch for \"R_V\[4\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[5\] gentick.vhd(69) " "Inferred latch for \"R_V\[5\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[6\] gentick.vhd(69) " "Inferred latch for \"R_V\[6\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[7\] gentick.vhd(69) " "Inferred latch for \"R_V\[7\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[8\] gentick.vhd(69) " "Inferred latch for \"R_V\[8\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[9\] gentick.vhd(69) " "Inferred latch for \"R_V\[9\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[10\] gentick.vhd(69) " "Inferred latch for \"R_V\[10\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[11\] gentick.vhd(69) " "Inferred latch for \"R_V\[11\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[12\] gentick.vhd(69) " "Inferred latch for \"R_V\[12\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[13\] gentick.vhd(69) " "Inferred latch for \"R_V\[13\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[14\] gentick.vhd(69) " "Inferred latch for \"R_V\[14\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[15\] gentick.vhd(69) " "Inferred latch for \"R_V\[15\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[16\] gentick.vhd(69) " "Inferred latch for \"R_V\[16\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[17\] gentick.vhd(69) " "Inferred latch for \"R_V\[17\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[18\] gentick.vhd(69) " "Inferred latch for \"R_V\[18\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[19\] gentick.vhd(69) " "Inferred latch for \"R_V\[19\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[20\] gentick.vhd(69) " "Inferred latch for \"R_V\[20\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[21\] gentick.vhd(69) " "Inferred latch for \"R_V\[21\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[22\] gentick.vhd(69) " "Inferred latch for \"R_V\[22\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[23\] gentick.vhd(69) " "Inferred latch for \"R_V\[23\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542022920915 "|bus_ia|gentick:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiateur initiateur:inst " "Elaborating entity \"initiateur\" for hierarchy \"initiateur:inst\"" {  } { { "bus_ia.bdf" "inst" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 352 -488 -280 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst4 " "Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst4\"" {  } { { "bus_ia.bdf" "inst4" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 368 -832 -664 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h10 h10:inst1 " "Elaborating entity \"h10\" for hierarchy \"h10:inst1\"" {  } { { "bus_ia.bdf" "inst1" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 704 368 496 816 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h100 h100:inst7 " "Elaborating entity \"h100\" for hierarchy \"h100:inst7\"" {  } { { "bus_ia.bdf" "inst7" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 704 136 272 816 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542022920946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542022921657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542022921839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542022921839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542022921950 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542022921950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "432 " "Implemented 432 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542022921950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542022921950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542022921969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 12:42:01 2018 " "Processing ended: Mon Nov 12 12:42:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542022921969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542022921969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542022921969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542022921969 ""}
