Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Oct  9 08:36:51 2019
| Host         : DESKTOP-D0RM162 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pj_final_control_sets_placed.rpt
| Design       : pj_final
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    92 |
|    Minimum number of control sets                        |    92 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   153 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    92 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             515 |          164 |
| No           | No                    | Yes                    |              31 |           12 |
| No           | Yes                   | No                     |             170 |           85 |
| Yes          | No                    | No                     |             184 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             115 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------+-------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |            Enable Signal            |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+---------------------+-------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  driver/divisor/out | driver/seg[6]_i_1_n_0               | driver/an[2]_i_1_n_0                                        |                1 |              1 |
|  driver/divisor/out | driver/seg[6]_i_1_n_0               | driver/an[1]_i_1_n_0                                        |                1 |              2 |
|  clk_IBUF_BUFG      | p1/processor/flag_enable            | p1/processor/internal_reset                                 |                1 |              2 |
|  clk_IBUF_BUFG      | p0/processor/flag_enable            | p0/processor/internal_reset                                 |                1 |              2 |
|  clk_IBUF_BUFG      | p7/processor/flag_enable            | p7/processor/internal_reset                                 |                1 |              2 |
|  clk_IBUF_BUFG      | p2/processor/flag_enable            | p2/processor/internal_reset                                 |                1 |              2 |
|  clk_IBUF_BUFG      | p3/processor/flag_enable            | p3/processor/internal_reset                                 |                1 |              2 |
|  clk_IBUF_BUFG      | p5/processor/flag_enable            | p5/processor/internal_reset                                 |                1 |              2 |
|  clk_IBUF_BUFG      | p6/processor/flag_enable            | p6/processor/internal_reset                                 |                2 |              2 |
|  clk_IBUF_BUFG      | p4/processor/flag_enable            | p4/processor/internal_reset                                 |                1 |              2 |
|  driver/divisor/out |                                     |                                                             |                1 |              3 |
|  clk_IBUF_BUFG      |                                     | p5/processor/data_path_loop[0].output_data.sy_kk_mux_lut/O5 |                2 |              4 |
|  clk_IBUF_BUFG      |                                     | p7/processor/data_path_loop[0].output_data.sy_kk_mux_lut/O5 |                3 |              4 |
|  clk_IBUF_BUFG      |                                     | p0/processor/active_interrupt                               |                2 |              5 |
|  clk_IBUF_BUFG      |                                     | p0/processor/ram_2k_generate.akv7.kcpsm6_rom                |                5 |              5 |
|  clk_IBUF_BUFG      |                                     | p6/processor/active_interrupt                               |                2 |              5 |
|  clk_IBUF_BUFG      |                                     | p7/processor/active_interrupt                               |                3 |              5 |
|  clk_IBUF_BUFG      |                                     | displayNum[15]_i_1_n_0                                      |                1 |              5 |
|  clk_IBUF_BUFG      |                                     | p2/processor/active_interrupt                               |                2 |              5 |
|  clk_IBUF_BUFG      |                                     | p4/processor/active_interrupt                               |                2 |              5 |
|  clk_IBUF_BUFG      |                                     | p3/processor/active_interrupt                               |                3 |              5 |
|  clk_IBUF_BUFG      |                                     | p5/processor/active_interrupt                               |                3 |              5 |
|  clk_IBUF_BUFG      |                                     | p1/processor/active_interrupt                               |                3 |              5 |
|  clk_IBUF_BUFG      |                                     | p0/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p6/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p7/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p2/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p3/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p4/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p5/processor/internal_reset                                 |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | p1/processor/internal_reset                                 |                3 |              6 |
|  driver/divisor/out | driver/seg[6]_i_1_n_0               |                                                             |                6 |              8 |
|  clk_IBUF_BUFG      | p0/processor/write_strobe_flop_1[0] |                                                             |                3 |              8 |
|  clk_IBUF_BUFG      |                                     | p6/program_rom/instruction[7]                               |                4 |              8 |
|  clk_IBUF_BUFG      |                                     | p7/program_rom/instruction[7]                               |                3 |              8 |
|  clk_IBUF_BUFG      |                                     | p3/program_rom/instruction[7]                               |                4 |              8 |
|  clk_IBUF_BUFG      |                                     | p2/program_rom/instruction[7]                               |                3 |              8 |
|  clk_IBUF_BUFG      |                                     | p4/program_rom/instruction[7]                               |                4 |              8 |
|  clk_IBUF_BUFG      |                                     | p5/program_rom/instruction[7]                               |                5 |              8 |
|  clk_IBUF_BUFG      |                                     | p1/program_rom/instruction[7]                               |                4 |              8 |
|  clk_IBUF_BUFG      |                                     | p0/program_rom/instruction[7]                               |                3 |              8 |
|  clk_IBUF_BUFG      | p5/processor/E[0]                   |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p5/processor/write_strobe_flop_1[0] |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p6/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p6/processor/E[0]                   |                                                             |                1 |              8 |
|  clk_IBUF_BUFG      | p6/processor/write_strobe_flop_1[0] |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p2/processor/E[0]                   |                                                             |                3 |              8 |
|  clk_IBUF_BUFG      | p7/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p7/processor/E[0]                   |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p7/processor/write_strobe_flop_1[0] |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p2/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p2/processor/write_strobe_flop_1[0] |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p5/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p1/processor/write_strobe_flop_1[0] |                                                             |                3 |              8 |
|  clk_IBUF_BUFG      | p3/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p3/processor/E[0]                   |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p3/processor/write_strobe_flop_1[0] |                                                             |                1 |              8 |
|  clk_IBUF_BUFG      | p4/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p4/processor/E[0]                   |                                                             |                4 |              8 |
|  clk_IBUF_BUFG      | p4/processor/write_strobe_flop_1[0] |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p1/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p1/processor/E[0]                   |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p0/processor/spm_enable             |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p0/processor/E[0]                   |                                                             |                2 |              8 |
|  clk_IBUF_BUFG      | p3/processor/t_state_0              | p3/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p7/processor/t_state_0              | p7/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p2/processor/t_state_0              | p2/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p5/processor/t_state_0              | p5/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p4/processor/t_state_0              | p4/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p1/processor/t_state_0              | p1/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p6/processor/t_state_0              | p6/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p0/processor/t_state_0              | p0/processor/internal_reset                                 |                3 |             12 |
|  clk_IBUF_BUFG      | p3/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p2/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p6/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p4/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p4/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p7/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p7/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p5/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p1/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | sw_IBUF[0]                          |                                                             |                6 |             16 |
|  clk_IBUF_BUFG      | p1/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p5/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p0/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p2/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p0/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p6/processor/t_state_0              |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      | p3/processor/register_enable        |                                                             |                2 |             16 |
|  clk_IBUF_BUFG      |                                     | reset_IBUF                                                  |               12 |             31 |
|  clk_IBUF_BUFG      | p5/E[0]                             |                                                             |                9 |             32 |
|  clk_IBUF_BUFG      |                                     |                                                             |              163 |            512 |
+---------------------+-------------------------------------+-------------------------------------------------------------+------------------+----------------+


