{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634495171886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634495171887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:26:11 2021 " "Processing started: Sun Oct 17 20:26:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634495171887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495171887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1-SoC -c DE1-SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1-SoC -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495171887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634495174445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634495174445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gpio_test/gpio_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/gpio_test/gpio_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_test-rtl " "Found design unit 1: gpio_test-rtl" {  } { { "ip/gpio_test/gpio_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/gpio_test/gpio_test.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179647 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_test " "Found entity 1: gpio_test" {  } { { "ip/gpio_test/gpio_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/gpio_test/gpio_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE1_SoC_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top-rtl " "Found design unit 1: DE1_SoC_top-rtl" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179648 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top " "Found entity 1: DE1_SoC_top" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/blinker/blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/blinker/blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker-rtl " "Found design unit 1: blinker-rtl" {  } { { "ip/blinker/blinker.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/blinker/blinker.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179648 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "ip/blinker/blinker.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/blinker/blinker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/DE1_SoC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE1_SoC/synthesis/DE1_SoC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC-rtl " "Found design unit 1: DE1_SoC-rtl" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179650 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_irq_mapper_001 " "Found entity 1: DE1_SoC_irq_mapper_001" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_irq_mapper " "Found entity 1: DE1_SoC_irq_mapper" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0 " "Found entity 1: DE1_SoC_mm_interconnect_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE1_SoC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179660 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179663 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179663 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179663 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179663 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179669 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SoC_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179671 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_mm_interconnect_0_router_003 " "Found entity 2: DE1_SoC_mm_interconnect_0_router_003" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179672 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_mm_interconnect_0_router_002" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634495179672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179672 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_mm_interconnect_0_router " "Found entity 2: DE1_SoC_mm_interconnect_0_router" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_sysid_qsys_0 " "Found entity 1: DE1_SoC_sysid_qsys_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE1_SoC_jtag_uart_0_sim_scfifo_w" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179676 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_jtag_uart_0_scfifo_w " "Found entity 2: DE1_SoC_jtag_uart_0_scfifo_w" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179676 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE1_SoC_jtag_uart_0_sim_scfifo_r" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179676 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_jtag_uart_0_scfifo_r " "Found entity 4: DE1_SoC_jtag_uart_0_scfifo_r" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179676 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_jtag_uart_0 " "Found entity 5: DE1_SoC_jtag_uart_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0 " "Found entity 1: DE1_SoC_hps_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0_hps_io " "Found entity 1: DE1_SoC_hps_0_hps_io" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0_hps_io_border " "Found entity 1: DE1_SoC_hps_0_hps_io_border" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0_fpga_interfaces " "Found entity 1: DE1_SoC_hps_0_fpga_interfaces" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/gpio_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/gpio_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_test-rtl " "Found design unit 1: gpio_test-rtl" {  } { { "DE1_SoC/synthesis/submodules/gpio_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/gpio_test.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179711 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_test " "Found entity 1: gpio_test" {  } { { "DE1_SoC/synthesis/submodules/gpio_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/gpio_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_displays_ctrl " "Found entity 1: DE1_SoC_displays_ctrl" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/displays_test/displays_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/displays_test/displays_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays_test-rtl " "Found design unit 1: displays_test-rtl" {  } { { "ip/displays_test/displays_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/displays_test/displays_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179712 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays_test " "Found entity 1: displays_test" {  } { { "ip/displays_test/displays_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/displays_test/displays_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495179712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top " "Elaborating entity \"DE1_SoC_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634495179797 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE1_SoC_top.vhd(34) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(34): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE1_SoC_top.vhd(35) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(35): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE1_SoC_top.vhd(36) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(36): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE1_SoC_top.vhd(37) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(37): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE1_SoC_top.vhd(38) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(38): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE1_SoC_top.vhd(39) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(39): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE1_SoC_top.vhd(41) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(41): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE1_SoC_top.vhd(42) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(42): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE1_SoC_top.vhd(43) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(43): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE1_SoC_top.vhd(44) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(44): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495179798 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] DE1_SoC_top.vhd(66) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at DE1_SoC_top.vhd(66)" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 66 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179799 "|DE1_SoC_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC DE1_SoC:DE1_SoC_inst " "Elaborating entity \"DE1_SoC\" for hierarchy \"DE1_SoC:DE1_SoC_inst\"" {  } { { "DE1_SoC_top.vhd" "DE1_SoC_inst" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_displays_ctrl DE1_SoC:DE1_SoC_inst\|DE1_SoC_displays_ctrl:displays_ctrl " "Elaborating entity \"DE1_SoC_displays_ctrl\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_displays_ctrl:displays_ctrl\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "displays_ctrl" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_test DE1_SoC:DE1_SoC_inst\|gpio_test:gpio_test_0 " "Elaborating entity \"gpio_test\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|gpio_test:gpio_test_0\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "gpio_test_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write gpio_test.vhd(32) " "VHDL Process Statement warning at gpio_test.vhd(32): signal \"write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_SoC/synthesis/submodules/gpio_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/gpio_test.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634495179823 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|gpio_test:gpio_test_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address gpio_test.vhd(32) " "VHDL Process Statement warning at gpio_test.vhd(32): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_SoC/synthesis/submodules/gpio_test.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/gpio_test.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634495179823 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|gpio_test:gpio_test_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_hps_0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0 " "Elaborating entity \"DE1_SoC_hps_0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "hps_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_hps_0_fpga_interfaces DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SoC_hps_0_fpga_interfaces\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" "fpga_interfaces" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_hps_0_hps_io DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SoC_hps_0_hps_io\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" "hps_io" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_hps_0_hps_io_border DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SoC_hps_0_hps_io_border\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" "border" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634495179881 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634495179882 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179884 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495179885 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179904 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1634495179906 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495179906 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634495179909 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634495179909 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634495179946 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634495179946 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179949 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634495179955 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634495179955 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634495179955 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634495179955 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495179996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180044 ""}  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634495180044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180177 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1634495180178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495180199 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495180199 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495180199 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495180199 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495180199 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495180199 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_hps_0:hps_0|DE1_SoC_hps_0_hps_io:hps_io|DE1_SoC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_hps_0:hps_0\|DE1_SoC_hps_0_hps_io:hps_io\|DE1_SoC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_jtag_uart_0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE1_SoC_jtag_uart_0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "jtag_uart_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_jtag_uart_0_scfifo_w DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"DE1_SoC_jtag_uart_0_scfifo_w\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "the_DE1_SoC_jtag_uart_0_scfifo_w" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "wfifo" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180496 ""}  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634495180496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495180586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495180586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_w:the_DE1_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_jtag_uart_0_scfifo_r DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_r:the_DE1_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"DE1_SoC_jtag_uart_0_scfifo_r\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|DE1_SoC_jtag_uart_0_scfifo_r:the_DE1_SoC_jtag_uart_0_scfifo_r\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "the_DE1_SoC_jtag_uart_0_scfifo_r" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "DE1_SoC_jtag_uart_0_alt_jtag_atlantic" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634495180762 ""}  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634495180762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495180979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_sysid_qsys_0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"DE1_SoC_sysid_qsys_0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_sysid_qsys_0:sysid_qsys_0\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "sysid_qsys_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_mm_interconnect_0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "mm_interconnect_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_test_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_test_0_avalon_slave_0_translator\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_translator" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:displays_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:displays_ctrl_s1_translator\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "displays_ctrl_s1_translator" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_test_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_test_0_avalon_slave_0_agent\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_agent" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_test_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:gpio_test_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_test_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_test_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_test_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:gpio_test_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_router DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_mm_interconnect_0_router\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "router" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_router_default_decode DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router:router\|DE1_SoC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router:router\|DE1_SoC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_router_002 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "router_002" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_router_002_default_decode DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_002:router_002\|DE1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_002:router_002\|DE1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_router_003 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SoC_mm_interconnect_0_router_003\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "router_003" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_router_003_default_decode DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_003:router_003\|DE1_SoC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_router_003:router_003\|DE1_SoC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_burst_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495181357 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634495181357 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_test_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_cmd_demux DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "cmd_demux" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_cmd_mux DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "cmd_mux" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_rsp_demux DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "rsp_demux" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_rsp_mux DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "rsp_mux" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_rsp_width_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634495181441 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634495181441 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634495181441 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "gpio_test_0_avalon_slave_0_cmd_width_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181463 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634495181471 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634495181471 "|DE1_SoC_top|DE1_SoC:DE1_SoC_inst|DE1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:gpio_test_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_avalon_st_adapter DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_avalon_st_adapter_001 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE1_SoC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_irq_mapper DE1_SoC:DE1_SoC_inst\|DE1_SoC_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_irq_mapper\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "irq_mapper" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_irq_mapper_001 DE1_SoC:DE1_SoC_inst\|DE1_SoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"DE1_SoC_irq_mapper_001\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|DE1_SoC_irq_mapper_001:irq_mapper_001\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "irq_mapper_001" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC:DE1_SoC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "rst_controller" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC:DE1_SoC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC:DE1_SoC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC:DE1_SoC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "displays_test displays_test:displays_test A:rtl " "Elaborating entity \"displays_test\" using architecture \"A:rtl\" for hierarchy \"displays_test:displays_test\"" {  } { { "DE1_SoC_top.vhd" "displays_test" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 325 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495181505 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1634495182622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.17.20:26:24 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2021.10.17.20:26:24 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495184533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495185529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495185609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495186153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495186254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495186354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495186464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495186465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495186466 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1634495187130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495187322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495187396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495187397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495187462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495187539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634495187607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495187607 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634495189940 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634495190001 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1634495190001 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495190706 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1634495190706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634495190707 "|DE1_SoC_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634495190707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495190829 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "307 " "307 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634495191438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "DE1_SoC_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"DE1_SoC_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495191571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495191969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/output_files/DE1-SoC.map.smsg " "Generated suppressed messages file /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/output_files/DE1-SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495192341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634495346329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634495346329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495346537 "|DE1_SoC_top|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495346537 "|DE1_SoC_top|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495346537 "|DE1_SoC_top|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495346537 "|DE1_SoC_top|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495346537 "|DE1_SoC_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634495346537 "|DE1_SoC_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634495346537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2814 " "Implemented 2814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634495346542 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634495346542 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "86 " "Implemented 86 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1634495346542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1909 " "Implemented 1909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634495346542 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1634495346542 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1634495346542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634495346542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1392 " "Peak virtual memory: 1392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634495346571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:29:06 2021 " "Processing ended: Sun Oct 17 20:29:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634495346571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634495346571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634495346571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634495346571 ""}
