Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 338ad06148e64e2fad4b4a33815f3e6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_4bit_behav xil_defaultlib.mul_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [G:/CAO/multi_4bit/multi_4bit.srcs/sources_1/new/mul_4bit.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [G:/CAO/multi_4bit/multi_4bit.srcs/sources_1/new/mul_4bit.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [G:/CAO/multi_4bit/multi_4bit.srcs/sources_1/new/mul_4bit.v:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c [G:/CAO/multi_4bit/multi_4bit.srcs/sources_1/new/mul_4bit.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.mul_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_4bit_behav
