$date
	Sun Oct 23 05:57:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#540982
b10000 &
b10000 %
1$
b10000 !
1"
#540983
0"
#540986
b1000 &
b1000 %
#540990
b100 &
b100 %
#540994
b10 &
b10 %
#540998
b1 &
1#
b1 %
#541002
b0 &
b0 %
0#
0$
#1588019
b10110 !
1"
#1588022
b10110 &
b10110 %
1$
#1588023
0"
#1588026
b1011 &
b1011 %
#1588030
b100010 &
b100010 %
#1588034
b10001 &
b10001 %
#1588038
b110100 &
b110100 %
#1588042
b11010 &
b11010 %
#1588046
b1101 &
b1101 %
#1588050
b101000 &
b101000 %
#1588054
b10100 &
b10100 %
#1588058
b1010 &
b1010 %
#1588062
b101 &
b101 %
#1588066
b10000 &
b10000 %
#1588070
b1000 &
b1000 %
#1588074
b100 &
b100 %
#1588078
b10 &
b10 %
#1588082
b1 &
b1 %
1#
#1588086
b0 &
0#
b0 %
0$
#2596019
b11010 !
1"
#2596022
b11010 &
b11010 %
1$
#2596023
0"
#2596026
b1101 &
b1101 %
#2596030
b101000 &
b101000 %
#2596034
b10100 &
b10100 %
#2596038
b1010 &
b1010 %
#2596042
b101 &
b101 %
#2596046
b10000 &
b10000 %
#2596050
b1000 &
b1000 %
#2596054
b100 &
b100 %
#2596058
b10 &
b10 %
#2596062
b1 &
1#
b1 %
#2596066
b0 &
b0 %
0#
0$
#4500012
