Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  5 12:38:46 2025
| Host         : LAPTOP-5OB0NPE4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.791       -8.363                      3                   45        0.226        0.000                      0                   45        4.500        0.000                       0                    32  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.791       -8.363                      3                   45        0.226        0.000                      0                   45        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -2.791ns,  Total Violation       -8.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 task_s_inst/circle_centre_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/pix_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 6.066ns (47.928%)  route 6.590ns (52.072%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    task_s_inst/clk_IBUF_BUFG
    SLICE_X33Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  task_s_inst/circle_centre_x_reg[5]/Q
                         net (fo=8, routed)           0.563     6.107    task_s_inst/circle_test/circle_centre_x_reg[6]_0[5]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  task_s_inst/circle_test/dx1_carry_i_2/O
                         net (fo=1, routed)           0.334     6.565    task_s_inst/circle_test/dx1_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.969 r  task_s_inst/circle_test/dx1_carry/CO[3]
                         net (fo=7, routed)           1.020     7.989    task_s_inst/circle_test/dx1_carry_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     8.141 r  task_s_inst/circle_test/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.141    task_s_inst/circle_test/p_1_in[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559     8.700 r  task_s_inst/circle_test/_inferred__4/i__carry/O[3]
                         net (fo=23, routed)          0.882     9.582    task_s_inst/circle_test/A[3]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.306     9.888 r  task_s_inst/circle_test/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.626    10.514    task_s_inst/circle_test/i___0_carry__0_i_3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.124 r  task_s_inst/circle_test/distance_squared0_inferred__0/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.464    11.588    task_s_inst/circle_test/distance_squared0_inferred__0/i___0_carry__0_n_4
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.307    11.895 r  task_s_inst/circle_test/i___58_carry__0_i_11/O
                         net (fo=2, routed)           0.164    12.058    task_s_inst/circle_test/i___58_carry__0_i_11_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.182 r  task_s_inst/circle_test/i___58_carry__0_i_3/O
                         net (fo=2, routed)           0.641    12.823    task_s_inst/circle_test/i___58_carry__0_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.947 r  task_s_inst/circle_test/i___58_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.947    task_s_inst/circle_test/i___58_carry__0_i_7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.587 r  task_s_inst/circle_test/distance_squared0_inferred__0/i___58_carry__0/O[3]
                         net (fo=2, routed)           0.843    14.430    task_s_inst/circle_test/C[10]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.306    14.736 r  task_s_inst/circle_test/inside_circle_carry__0_i_9/O
                         net (fo=1, routed)           0.000    14.736    task_s_inst/circle_test/inside_circle_carry__0_i_9_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.342 f  task_s_inst/circle_test/inside_circle_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.737    16.079    task_s_inst/distance_squared[13]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.306    16.385 r  task_s_inst/inside_circle_carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.385    task_s_inst/circle_test/circle_centre_x_reg[6][2]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.783 r  task_s_inst/circle_test/inside_circle_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.783    task_s_inst/circle_test/inside_circle_carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 f  task_s_inst/circle_test/inside_circle_carry__1/CO[0]
                         net (fo=3, routed)           0.317    17.371    task_s_inst/circle_test/inside_circle
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.373    17.744 r  task_s_inst/circle_test/pix[4]_i_1/O
                         net (fo=1, routed)           0.000    17.744    task_s_inst/circle_test_n_20
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    task_s_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[4]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.032    14.952    task_s_inst/pix_reg[4]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -17.744    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.787ns  (required time - arrival time)
  Source:                 task_s_inst/circle_centre_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/pix_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.651ns  (logic 6.066ns (47.947%)  route 6.585ns (52.053%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    task_s_inst/clk_IBUF_BUFG
    SLICE_X33Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  task_s_inst/circle_centre_x_reg[5]/Q
                         net (fo=8, routed)           0.563     6.107    task_s_inst/circle_test/circle_centre_x_reg[6]_0[5]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  task_s_inst/circle_test/dx1_carry_i_2/O
                         net (fo=1, routed)           0.334     6.565    task_s_inst/circle_test/dx1_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.969 r  task_s_inst/circle_test/dx1_carry/CO[3]
                         net (fo=7, routed)           1.020     7.989    task_s_inst/circle_test/dx1_carry_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     8.141 r  task_s_inst/circle_test/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.141    task_s_inst/circle_test/p_1_in[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559     8.700 r  task_s_inst/circle_test/_inferred__4/i__carry/O[3]
                         net (fo=23, routed)          0.882     9.582    task_s_inst/circle_test/A[3]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.306     9.888 r  task_s_inst/circle_test/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.626    10.514    task_s_inst/circle_test/i___0_carry__0_i_3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.124 r  task_s_inst/circle_test/distance_squared0_inferred__0/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.464    11.588    task_s_inst/circle_test/distance_squared0_inferred__0/i___0_carry__0_n_4
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.307    11.895 r  task_s_inst/circle_test/i___58_carry__0_i_11/O
                         net (fo=2, routed)           0.164    12.058    task_s_inst/circle_test/i___58_carry__0_i_11_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.182 r  task_s_inst/circle_test/i___58_carry__0_i_3/O
                         net (fo=2, routed)           0.641    12.823    task_s_inst/circle_test/i___58_carry__0_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.947 r  task_s_inst/circle_test/i___58_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.947    task_s_inst/circle_test/i___58_carry__0_i_7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.587 r  task_s_inst/circle_test/distance_squared0_inferred__0/i___58_carry__0/O[3]
                         net (fo=2, routed)           0.843    14.430    task_s_inst/circle_test/C[10]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.306    14.736 r  task_s_inst/circle_test/inside_circle_carry__0_i_9/O
                         net (fo=1, routed)           0.000    14.736    task_s_inst/circle_test/inside_circle_carry__0_i_9_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.342 f  task_s_inst/circle_test/inside_circle_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.737    16.079    task_s_inst/distance_squared[13]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.306    16.385 r  task_s_inst/inside_circle_carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.385    task_s_inst/circle_test/circle_centre_x_reg[6][2]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.783 r  task_s_inst/circle_test/inside_circle_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.783    task_s_inst/circle_test/inside_circle_carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 f  task_s_inst/circle_test/inside_circle_carry__1/CO[0]
                         net (fo=3, routed)           0.312    17.366    task_s_inst/circle_test/inside_circle
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.373    17.739 r  task_s_inst/circle_test/pix[10]_i_1/O
                         net (fo=1, routed)           0.000    17.739    task_s_inst/circle_test_n_19
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    task_s_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[10]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.031    14.951    task_s_inst/pix_reg[10]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -17.739    
  -------------------------------------------------------------------
                         slack                                 -2.787    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 task_s_inst/circle_centre_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/pix_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 6.066ns (47.959%)  route 6.582ns (52.041%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    task_s_inst/clk_IBUF_BUFG
    SLICE_X33Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  task_s_inst/circle_centre_x_reg[5]/Q
                         net (fo=8, routed)           0.563     6.107    task_s_inst/circle_test/circle_centre_x_reg[6]_0[5]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  task_s_inst/circle_test/dx1_carry_i_2/O
                         net (fo=1, routed)           0.334     6.565    task_s_inst/circle_test/dx1_carry_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.969 r  task_s_inst/circle_test/dx1_carry/CO[3]
                         net (fo=7, routed)           1.020     7.989    task_s_inst/circle_test/dx1_carry_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     8.141 r  task_s_inst/circle_test/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.141    task_s_inst/circle_test/p_1_in[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559     8.700 r  task_s_inst/circle_test/_inferred__4/i__carry/O[3]
                         net (fo=23, routed)          0.882     9.582    task_s_inst/circle_test/A[3]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.306     9.888 r  task_s_inst/circle_test/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.626    10.514    task_s_inst/circle_test/i___0_carry__0_i_3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.124 r  task_s_inst/circle_test/distance_squared0_inferred__0/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.464    11.588    task_s_inst/circle_test/distance_squared0_inferred__0/i___0_carry__0_n_4
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.307    11.895 r  task_s_inst/circle_test/i___58_carry__0_i_11/O
                         net (fo=2, routed)           0.164    12.058    task_s_inst/circle_test/i___58_carry__0_i_11_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.182 r  task_s_inst/circle_test/i___58_carry__0_i_3/O
                         net (fo=2, routed)           0.641    12.823    task_s_inst/circle_test/i___58_carry__0_i_3_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.947 r  task_s_inst/circle_test/i___58_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.947    task_s_inst/circle_test/i___58_carry__0_i_7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.587 r  task_s_inst/circle_test/distance_squared0_inferred__0/i___58_carry__0/O[3]
                         net (fo=2, routed)           0.843    14.430    task_s_inst/circle_test/C[10]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.306    14.736 r  task_s_inst/circle_test/inside_circle_carry__0_i_9/O
                         net (fo=1, routed)           0.000    14.736    task_s_inst/circle_test/inside_circle_carry__0_i_9_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.342 f  task_s_inst/circle_test/inside_circle_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.737    16.079    task_s_inst/distance_squared[13]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.306    16.385 r  task_s_inst/inside_circle_carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.385    task_s_inst/circle_test/circle_centre_x_reg[6][2]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.783 r  task_s_inst/circle_test/inside_circle_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.783    task_s_inst/circle_test/inside_circle_carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  task_s_inst/circle_test/inside_circle_carry__1/CO[0]
                         net (fo=3, routed)           0.309    17.363    task_s_inst/circle_test/inside_circle
    SLICE_X37Y54         LUT4 (Prop_lut4_I0_O)        0.373    17.736 r  task_s_inst/circle_test/pix[15]_i_1/O
                         net (fo=1, routed)           0.000    17.736    task_s_inst/circle_test_n_18
    SLICE_X37Y54         FDCE                                         r  task_s_inst/pix_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    task_s_inst/clk_IBUF_BUFG
    SLICE_X37Y54         FDCE                                         r  task_s_inst/pix_reg[15]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X37Y54         FDCE (Setup_fdce_C_D)        0.031    14.951    task_s_inst/pix_reg[15]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -17.736    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.377ns (26.311%)  route 6.657ns (73.689%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          1.022    14.107    task_s_inst/check_collision_inst_n_12
    SLICE_X41Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    task_s_inst/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.718    task_s_inst/circle_centre_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.377ns (26.311%)  route 6.657ns (73.689%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          1.022    14.107    task_s_inst/check_collision_inst_n_12
    SLICE_X41Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    task_s_inst/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.718    task_s_inst/circle_centre_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.377ns (26.311%)  route 6.657ns (73.689%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          1.022    14.107    task_s_inst/check_collision_inst_n_12
    SLICE_X41Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    task_s_inst/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[4]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.718    task_s_inst/circle_centre_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.377ns (26.311%)  route 6.657ns (73.689%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          1.022    14.107    task_s_inst/check_collision_inst_n_12
    SLICE_X41Y52         FDPE                                         r  task_s_inst/circle_centre_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    task_s_inst/clk_IBUF_BUFG
    SLICE_X41Y52         FDPE                                         r  task_s_inst/circle_centre_y_reg[5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y52         FDPE (Setup_fdpe_C_CE)      -0.205    14.718    task_s_inst/circle_centre_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 2.377ns (26.311%)  route 6.657ns (73.689%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          1.022    14.107    task_s_inst/check_collision_inst_n_12
    SLICE_X40Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    task_s_inst/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  task_s_inst/circle_centre_y_reg[6]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.718    task_s_inst/circle_centre_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.377ns (26.455%)  route 6.608ns (73.545%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.973    14.058    task_s_inst/check_collision_inst_n_12
    SLICE_X32Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446    14.787    task_s_inst/clk_IBUF_BUFG
    SLICE_X32Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y47         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    task_s_inst/circle_centre_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.377ns (26.455%)  route 6.608ns (73.545%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.073    task_s_inst/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  task_s_inst/dir_reg[0]/Q
                         net (fo=17, routed)          2.159     7.750    task_s_inst/dir[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.874 r  task_s_inst/circle_centre_x[6]_i_50/O
                         net (fo=1, routed)           0.000     7.874    task_s_inst/circle_centre_x[6]_i_50_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.254 r  task_s_inst/circle_centre_x_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.254    task_s_inst/circle_centre_x_reg[6]_i_37_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.577 r  task_s_inst/circle_centre_x_reg[6]_i_36/O[1]
                         net (fo=11, routed)          0.689     9.266    task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.306     9.572 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_41/O
                         net (fo=2, routed)           0.679    10.252    task_s_inst/check_collision_inst/circle_centre_x[6]_i_41_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.376 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_24/O
                         net (fo=2, routed)           0.841    11.216    task_s_inst/check_collision_inst/circle_centre_x[6]_i_24_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.152    11.368 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_20/O
                         net (fo=2, routed)           0.621    11.989    task_s_inst/check_collision_inst/circle_centre_x[6]_i_20_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.326    12.315 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_4/O
                         net (fo=1, routed)           0.646    12.962    task_s_inst/check_collision_inst/circle_centre_x[6]_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.086 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.973    14.058    task_s_inst/check_collision_inst_n_12
    SLICE_X33Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446    14.787    task_s_inst/clk_IBUF_BUFG
    SLICE_X33Y47         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y47         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    task_s_inst/circle_centre_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  task_s_inst/frame_count_reg[5]/Q
                         net (fo=5, routed)           0.132     1.718    task_s_inst/frame_count_reg_n_0_[5]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  task_s_inst/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    task_s_inst/frame_count[5]
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.092     1.537    task_s_inst/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  task_s_inst/frame_count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.753    task_s_inst/frame_count_reg_n_0_[6]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.042     1.795 r  task_s_inst/frame_count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.795    task_s_inst/frame_count[6]
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    task_s_inst/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  task_s_inst/frame_count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.755    task_s_inst/frame_count_reg_n_0_[6]
    SLICE_X29Y40         LUT5 (Prop_lut5_I4_O)        0.043     1.798 r  task_s_inst/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    task_s_inst/frame_count[4]
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.107     1.552    task_s_inst/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 task_s_inst/pix_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/pix_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.561     1.444    task_s_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  task_s_inst/pix_reg[10]/Q
                         net (fo=6, routed)           0.155     1.740    task_s_inst/circle_test/pixel_data[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  task_s_inst/circle_test/pix[10]_i_1/O
                         net (fo=1, routed)           0.000     1.785    task_s_inst/circle_test_n_19
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.829     1.957    task_s_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  task_s_inst/pix_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.092     1.536    task_s_inst/pix_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk6p25m_inst/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_inst/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk6p25m_inst/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.174     1.785    clk6p25m_inst/COUNT[0]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.043     1.828 r  clk6p25m_inst/COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    clk6p25m_inst/COUNT[1]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.131     1.578    clk6p25m_inst/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk6p25m_inst/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_inst/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk6p25m_inst/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.174     1.785    clk6p25m_inst/COUNT[0]
    SLICE_X30Y49         LUT4 (Prop_lut4_I1_O)        0.043     1.828 r  clk6p25m_inst/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.828    clk6p25m_inst/slow_clk_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/slow_clk_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.131     1.578    clk6p25m_inst/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk6p25m_inst/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_inst/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk6p25m_inst/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.174     1.785    clk6p25m_inst/COUNT[0]
    SLICE_X30Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  clk6p25m_inst/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m_inst/COUNT[2]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     1.568    clk6p25m_inst/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  task_s_inst/frame_count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.755    task_s_inst/frame_count_reg_n_0_[6]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  task_s_inst/frame_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    task_s_inst/frame_count[3]
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    task_s_inst/clk_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  task_s_inst/frame_count_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.092     1.537    task_s_inst/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk6p25m_inst/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_inst/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  clk6p25m_inst/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.174     1.785    clk6p25m_inst/COUNT[0]
    SLICE_X30Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clk6p25m_inst/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    clk6p25m_inst/COUNT[0]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk6p25m_inst/COUNT_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.567    clk6p25m_inst/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_s_inst/moving_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/moving_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.555     1.438    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  task_s_inst/moving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  task_s_inst/moving_reg/Q
                         net (fo=2, routed)           0.175     1.777    task_s_inst/moving_reg_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  task_s_inst/moving_i_1/O
                         net (fo=1, routed)           0.000     1.822    task_s_inst/moving_i_1_n_0
    SLICE_X30Y30         FDCE                                         r  task_s_inst/moving_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.822     1.949    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  task_s_inst/moving_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y30         FDCE (Hold_fdce_C_D)         0.120     1.558    task_s_inst/moving_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   clk6p25m_inst/slow_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   task_s_inst/circle_centre_y_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   task_s_inst/circle_centre_y_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/slow_clk_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   task_s_inst/circle_centre_x_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   task_s_inst/circle_centre_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/COUNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m_inst/slow_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   task_s_inst/circle_centre_y_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   task_s_inst/circle_centre_y_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   task_s_inst/circle_centre_y_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   task_s_inst/circle_centre_y_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y53   task_s_inst/pix_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y54   task_s_inst/pix_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y53   task_s_inst/pix_reg[4]/C



