Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto db86a0152f2347fb94daaf06e3c519c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_test_2_tb_behav xil_defaultlib.Adder_test_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xil_defaultlib.cl_add4
Compiling module xil_defaultlib.add8_2
Compiling module xil_defaultlib.Adder_test_2
Compiling module xil_defaultlib.Adder_test_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_test_2_tb_behav
