#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 15 13:42:22 2022
# Process ID: 24504
# Current directory: C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11060 C:\Users\Winter\Desktop\vivado\Homework\Week7\experiment\experiment.xpr
# Log file: C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/vivado.log
# Journal file: C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Drink_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Drink_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xelab -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'cur_state' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v:12]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Drink_machine_tb_behav -key {Behavioral:sim_1:Functional:Drink_machine_tb} -tclbatch {Drink_machine_tb.tcl} -view {C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/Drink_machine_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/Drink_machine_tb_behav.wcfg
source Drink_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Drink_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 817.641 ; gain = 54.930
run 1 s
run 1 s
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
run 1 s
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 864.227 ; gain = 7.730
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Drink_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Drink_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drink_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drink_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xelab -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Z1' on this module [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Drink_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Drink_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drink_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drink_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xelab -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'cur_state' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v" Line 1. Module Drink_machine doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Drink_machine
Compiling module xil_defaultlib.Drink_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Drink_machine_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim/xsim.dir/Drink_machine_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim/xsim.dir/Drink_machine_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 15 14:02:26 2022. For additional details about this file, please refer to the WebTalk help file at D:/Software/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 109.473 ; gain = 17.957
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 14:02:26 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 864.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Drink_machine_tb_behav -key {Behavioral:sim_1:Functional:Drink_machine_tb} -tclbatch {Drink_machine_tb.tcl} -view {C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/Drink_machine_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/Drink_machine_tb_behav.wcfg
source Drink_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Drink_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 864.227 ; gain = 0.000
run 1 s
current_wave_config {Drink_machine_tb_behav.wcfg}
Drink_machine_tb_behav.wcfg
add_wave {{/Drink_machine_tb/A}} {{/Drink_machine_tb/B}} {{/Drink_machine_tb/Y}} {{/Drink_machine_tb/Z}} {{/Drink_machine_tb/S}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Drink_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Drink_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xelab -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'cur_state' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v:12]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
run 1 s
current_wave_config {Drink_machine_tb_behav.wcfg}
Drink_machine_tb_behav.wcfg
add_wave {{/Drink_machine_tb/drink/CP_20ms}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Drink_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Drink_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xelab -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'cur_state' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v:12]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run all
run 1 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Drink_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Drink_machine_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/experiment.sim/sim_1/behav/xsim'
"xelab -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d075ea8b8f142f19a8d8744ee97c85d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Drink_machine_tb_behav xil_defaultlib.Drink_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'cur_state' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_tb.v:12]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1 s
save_wave_config {C:/Users/Winter/Desktop/vivado/Homework/Week7/experiment/Drink_machine_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 15:04:15 2022...
