#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556df2ddf020 .scope module, "tb_bin2bcd" "tb_bin2bcd" 2 57;
 .timescale 0 0;
v0x556df2e59c90_0 .net "bcd", 11 0, L_0x556df2e62970;  1 drivers
v0x556df2e59d70_0 .var "bin", 7 0;
v0x556df2e59e40_0 .var "clk", 0 0;
v0x556df2e59f10_0 .net "d1", 3 0, L_0x556df2e62b60;  1 drivers
v0x556df2e5a000_0 .net "d10", 3 0, L_0x556df2e62ac0;  1 drivers
v0x556df2e5a140_0 .net "d100", 3 0, L_0x556df2e62cf0;  1 drivers
S_0x556df2e2e900 .scope module, "dd1" "double_dabbler" 2 72, 2 7 0, S_0x556df2ddf020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "d100"
    .port_info 1 /OUTPUT 4 "d10"
    .port_info 2 /OUTPUT 4 "d1"
    .port_info 3 /OUTPUT 12 "bcd"
    .port_info 4 /INPUT 8 "bin"
    .port_info 5 /INPUT 1 "clk"
v0x556df2e58ea0_0 .var "adda", 0 0;
v0x556df2e58f90_0 .net "bcd", 11 0, L_0x556df2e62970;  alias, 1 drivers
v0x556df2e59070_0 .net "bin", 7 0, v0x556df2e59d70_0;  1 drivers
v0x556df2e59130_0 .net "clk", 0 0, v0x556df2e59e40_0;  1 drivers
v0x556df2e59220_0 .var "cout", 0 0;
v0x556df2e59310_0 .net "cout1", 0 0, L_0x556df2e5a250;  1 drivers
v0x556df2e59400_0 .net "cout2", 0 0, L_0x556df2e5e2c0;  1 drivers
v0x556df2e594a0_0 .net "d1", 3 0, L_0x556df2e62b60;  alias, 1 drivers
v0x556df2e59540_0 .net "d10", 3 0, L_0x556df2e62ac0;  alias, 1 drivers
v0x556df2e59670_0 .net "d100", 3 0, L_0x556df2e62cf0;  alias, 1 drivers
v0x556df2e59740_0 .var "en", 0 0;
v0x556df2e597e0_0 .net "extra", 3 0, L_0x556df2e62c00;  1 drivers
v0x556df2e59880_0 .var "i", 3 0;
v0x556df2e59920_0 .net "reg1", 7 0, v0x556df2e4f690_0;  1 drivers
v0x556df2e59a70_0 .net "reg2", 7 0, v0x556df2e56a30_0;  1 drivers
v0x556df2e59b30_0 .var "rst", 0 0;
E_0x556df2debae0 .event edge, v0x556df2e59070_0;
L_0x556df2e62970 .concat8 [ 4 4 4 0], L_0x556df2e62d90, L_0x556df2e62ea0, L_0x556df2e62fb0;
S_0x556df2e2e150 .scope module, "SR1" "shift_register" 2 18, 3 3 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rstn"
    .port_info 4 /INPUT 1 "adda"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /OUTPUT 1 "cout"
v0x556df2e4ef90_0 .net "adda", 0 0, v0x556df2e58ea0_0;  1 drivers
v0x556df2e4f070_0 .var "adder", 3 0;
v0x556df2e4f180_0 .net "clk", 0 0, v0x556df2e59e40_0;  alias, 1 drivers
v0x556df2e4f220_0 .net "cout", 0 0, L_0x556df2e5a250;  alias, 1 drivers
v0x556df2e4f2e0_0 .net "cout1", 0 0, L_0x556df2e5bcd0;  1 drivers
v0x556df2e4f420_0 .net "cout2", 0 0, L_0x556df2e5dc00;  1 drivers
v0x556df2e4f510_0 .net "d", 0 0, v0x556df2e59220_0;  1 drivers
v0x556df2e4f5d0_0 .net "en", 0 0, v0x556df2e59740_0;  1 drivers
v0x556df2e4f690_0 .var "out", 7 0;
v0x556df2e4f800_0 .net "rstn", 0 0, v0x556df2e59b30_0;  1 drivers
v0x556df2e4f8c0_0 .net "sum1", 3 0, L_0x556df2e5c1b0;  1 drivers
v0x556df2e4f980_0 .net "sum2", 3 0, L_0x556df2e5e0e0;  1 drivers
E_0x556df2debd40 .event posedge, v0x556df2e4f180_0;
L_0x556df2e5a250 .part v0x556df2e4f690_0, 7, 1;
L_0x556df2e5c2f0 .part v0x556df2e4f690_0, 0, 4;
L_0x556df2e5e220 .part v0x556df2e4f690_0, 4, 4;
S_0x556df2e2cde0 .scope module, "RA1" "RCA_4bit" 3 9, 4 2 0, S_0x556df2e2e150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x556df2e4b520_0 .net "A", 3 0, L_0x556df2e5c2f0;  1 drivers
v0x556df2e4b620_0 .net "B", 3 0, v0x556df2e4f070_0;  1 drivers
v0x556df2e4b700_0 .net "S", 3 0, L_0x556df2e5c1b0;  alias, 1 drivers
v0x556df2e4b7c0_0 .net "c1", 0 0, L_0x556df2e5a6f0;  1 drivers
v0x556df2e4b860_0 .net "c2", 0 0, L_0x556df2e5adc0;  1 drivers
v0x556df2e4b9a0_0 .net "c3", 0 0, L_0x556df2e5b5a0;  1 drivers
L_0x7f125028d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556df2e4ba90_0 .net "cin", 0 0, L_0x7f125028d018;  1 drivers
v0x556df2e4bb30_0 .net "cout", 0 0, L_0x556df2e5bcd0;  alias, 1 drivers
L_0x556df2e5a840 .part L_0x556df2e5c2f0, 0, 1;
L_0x556df2e5a970 .part v0x556df2e4f070_0, 0, 1;
L_0x556df2e5af90 .part L_0x556df2e5c2f0, 1, 1;
L_0x556df2e5b0c0 .part v0x556df2e4f070_0, 1, 1;
L_0x556df2e5b740 .part L_0x556df2e5c2f0, 2, 1;
L_0x556df2e5b870 .part v0x556df2e4f070_0, 2, 1;
L_0x556df2e5be70 .part L_0x556df2e5c2f0, 3, 1;
L_0x556df2e5c030 .part v0x556df2e4f070_0, 3, 1;
L_0x556df2e5c1b0 .concat8 [ 1 1 1 1], L_0x556df2e5a330, L_0x556df2e5ab10, L_0x556df2e5b320, L_0x556df2e5ba50;
S_0x556df2e2b9d0 .scope module, "fa0" "Full_Adder" 4 10, 5 1 0, S_0x556df2e2cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e2c190 .functor XOR 1, L_0x556df2e5a840, L_0x556df2e5a970, C4<0>, C4<0>;
L_0x556df2e5a330 .functor XOR 1, L_0x556df2e2c190, L_0x7f125028d018, C4<0>, C4<0>;
L_0x556df2e5a440 .functor AND 1, L_0x556df2e5a840, L_0x556df2e5a970, C4<1>, C4<1>;
L_0x556df2e5a550 .functor AND 1, L_0x556df2e5a840, L_0x7f125028d018, C4<1>, C4<1>;
L_0x556df2e5a5f0 .functor AND 1, L_0x556df2e5a970, L_0x7f125028d018, C4<1>, C4<1>;
L_0x556df2e5a6f0 .functor OR 1, L_0x556df2e5a440, L_0x556df2e5a550, L_0x556df2e5a5f0, C4<0>;
v0x556df2e30d30_0 .net "a", 0 0, L_0x556df2e5a840;  1 drivers
v0x556df2e26200_0 .net "b", 0 0, L_0x556df2e5a970;  1 drivers
v0x556df2e2e2f0_0 .net "cin", 0 0, L_0x7f125028d018;  alias, 1 drivers
v0x556df2e2cf80_0 .net "cout", 0 0, L_0x556df2e5a6f0;  alias, 1 drivers
v0x556df2e2bb70_0 .net "sum", 0 0, L_0x556df2e5a330;  1 drivers
v0x556df2e49440_0 .net "w1", 0 0, L_0x556df2e2c190;  1 drivers
v0x556df2e49500_0 .net "w2", 0 0, L_0x556df2e5a440;  1 drivers
v0x556df2e495c0_0 .net "w3", 0 0, L_0x556df2e5a550;  1 drivers
v0x556df2e49680_0 .net "w4", 0 0, L_0x556df2e5a5f0;  1 drivers
S_0x556df2e497e0 .scope module, "fa1" "Full_Adder" 4 11, 5 1 0, S_0x556df2e2cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5aaa0 .functor XOR 1, L_0x556df2e5af90, L_0x556df2e5b0c0, C4<0>, C4<0>;
L_0x556df2e5ab10 .functor XOR 1, L_0x556df2e5aaa0, L_0x556df2e5a6f0, C4<0>, C4<0>;
L_0x556df2e5ac40 .functor AND 1, L_0x556df2e5af90, L_0x556df2e5b0c0, C4<1>, C4<1>;
L_0x556df2e5acb0 .functor AND 1, L_0x556df2e5af90, L_0x556df2e5a6f0, C4<1>, C4<1>;
L_0x556df2e5ad50 .functor AND 1, L_0x556df2e5b0c0, L_0x556df2e5a6f0, C4<1>, C4<1>;
L_0x556df2e5adc0 .functor OR 1, L_0x556df2e5ac40, L_0x556df2e5acb0, L_0x556df2e5ad50, C4<0>;
v0x556df2e49980_0 .net "a", 0 0, L_0x556df2e5af90;  1 drivers
v0x556df2e49a40_0 .net "b", 0 0, L_0x556df2e5b0c0;  1 drivers
v0x556df2e49b00_0 .net "cin", 0 0, L_0x556df2e5a6f0;  alias, 1 drivers
v0x556df2e49ba0_0 .net "cout", 0 0, L_0x556df2e5adc0;  alias, 1 drivers
v0x556df2e49c40_0 .net "sum", 0 0, L_0x556df2e5ab10;  1 drivers
v0x556df2e49d30_0 .net "w1", 0 0, L_0x556df2e5aaa0;  1 drivers
v0x556df2e49df0_0 .net "w2", 0 0, L_0x556df2e5ac40;  1 drivers
v0x556df2e49eb0_0 .net "w3", 0 0, L_0x556df2e5acb0;  1 drivers
v0x556df2e49f70_0 .net "w4", 0 0, L_0x556df2e5ad50;  1 drivers
S_0x556df2e4a0d0 .scope module, "fa2" "Full_Adder" 4 12, 5 1 0, S_0x556df2e2cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5b2b0 .functor XOR 1, L_0x556df2e5b740, L_0x556df2e5b870, C4<0>, C4<0>;
L_0x556df2e5b320 .functor XOR 1, L_0x556df2e5b2b0, L_0x556df2e5adc0, C4<0>, C4<0>;
L_0x556df2e5b420 .functor AND 1, L_0x556df2e5b740, L_0x556df2e5b870, C4<1>, C4<1>;
L_0x556df2e5b490 .functor AND 1, L_0x556df2e5b740, L_0x556df2e5adc0, C4<1>, C4<1>;
L_0x556df2e5b530 .functor AND 1, L_0x556df2e5b870, L_0x556df2e5adc0, C4<1>, C4<1>;
L_0x556df2e5b5a0 .functor OR 1, L_0x556df2e5b420, L_0x556df2e5b490, L_0x556df2e5b530, C4<0>;
v0x556df2e4a280_0 .net "a", 0 0, L_0x556df2e5b740;  1 drivers
v0x556df2e4a340_0 .net "b", 0 0, L_0x556df2e5b870;  1 drivers
v0x556df2e4a400_0 .net "cin", 0 0, L_0x556df2e5adc0;  alias, 1 drivers
v0x556df2e4a500_0 .net "cout", 0 0, L_0x556df2e5b5a0;  alias, 1 drivers
v0x556df2e4a5a0_0 .net "sum", 0 0, L_0x556df2e5b320;  1 drivers
v0x556df2e4a690_0 .net "w1", 0 0, L_0x556df2e5b2b0;  1 drivers
v0x556df2e4a750_0 .net "w2", 0 0, L_0x556df2e5b420;  1 drivers
v0x556df2e4a810_0 .net "w3", 0 0, L_0x556df2e5b490;  1 drivers
v0x556df2e4a8d0_0 .net "w4", 0 0, L_0x556df2e5b530;  1 drivers
S_0x556df2e4aac0 .scope module, "fa3" "Full_Adder" 4 13, 5 1 0, S_0x556df2e2cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5b9e0 .functor XOR 1, L_0x556df2e5be70, L_0x556df2e5c030, C4<0>, C4<0>;
L_0x556df2e5ba50 .functor XOR 1, L_0x556df2e5b9e0, L_0x556df2e5b5a0, C4<0>, C4<0>;
L_0x556df2e5bb50 .functor AND 1, L_0x556df2e5be70, L_0x556df2e5c030, C4<1>, C4<1>;
L_0x556df2e5bbc0 .functor AND 1, L_0x556df2e5be70, L_0x556df2e5b5a0, C4<1>, C4<1>;
L_0x556df2e5bc60 .functor AND 1, L_0x556df2e5c030, L_0x556df2e5b5a0, C4<1>, C4<1>;
L_0x556df2e5bcd0 .functor OR 1, L_0x556df2e5bb50, L_0x556df2e5bbc0, L_0x556df2e5bc60, C4<0>;
v0x556df2e4acc0_0 .net "a", 0 0, L_0x556df2e5be70;  1 drivers
v0x556df2e4ada0_0 .net "b", 0 0, L_0x556df2e5c030;  1 drivers
v0x556df2e4ae60_0 .net "cin", 0 0, L_0x556df2e5b5a0;  alias, 1 drivers
v0x556df2e4af60_0 .net "cout", 0 0, L_0x556df2e5bcd0;  alias, 1 drivers
v0x556df2e4b000_0 .net "sum", 0 0, L_0x556df2e5ba50;  1 drivers
v0x556df2e4b0f0_0 .net "w1", 0 0, L_0x556df2e5b9e0;  1 drivers
v0x556df2e4b1b0_0 .net "w2", 0 0, L_0x556df2e5bb50;  1 drivers
v0x556df2e4b270_0 .net "w3", 0 0, L_0x556df2e5bbc0;  1 drivers
v0x556df2e4b330_0 .net "w4", 0 0, L_0x556df2e5bc60;  1 drivers
S_0x556df2e4bc30 .scope module, "RA2" "RCA_4bit" 3 10, 4 2 0, S_0x556df2e2e150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x556df2e4e890_0 .net "A", 3 0, L_0x556df2e5e220;  1 drivers
v0x556df2e4e990_0 .net "B", 3 0, v0x556df2e4f070_0;  alias, 1 drivers
v0x556df2e4ea50_0 .net "S", 3 0, L_0x556df2e5e0e0;  alias, 1 drivers
v0x556df2e4eb20_0 .net "c1", 0 0, L_0x556df2e5c790;  1 drivers
v0x556df2e4ebc0_0 .net "c2", 0 0, L_0x556df2e5cdf0;  1 drivers
v0x556df2e4ed00_0 .net "c3", 0 0, L_0x556df2e5d4d0;  1 drivers
L_0x7f125028d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556df2e4edf0_0 .net "cin", 0 0, L_0x7f125028d060;  1 drivers
v0x556df2e4ee90_0 .net "cout", 0 0, L_0x556df2e5dc00;  alias, 1 drivers
L_0x556df2e5c8a0 .part L_0x556df2e5e220, 0, 1;
L_0x556df2e5c9d0 .part v0x556df2e4f070_0, 0, 1;
L_0x556df2e5cf90 .part L_0x556df2e5e220, 1, 1;
L_0x556df2e5d0c0 .part v0x556df2e4f070_0, 1, 1;
L_0x556df2e5d670 .part L_0x556df2e5e220, 2, 1;
L_0x556df2e5d7a0 .part v0x556df2e4f070_0, 2, 1;
L_0x556df2e5dda0 .part L_0x556df2e5e220, 3, 1;
L_0x556df2e5df60 .part v0x556df2e4f070_0, 3, 1;
L_0x556df2e5e0e0 .concat8 [ 1 1 1 1], L_0x556df2e5c400, L_0x556df2e5cb70, L_0x556df2e5d290, L_0x556df2e5d980;
S_0x556df2e4bea0 .scope module, "fa0" "Full_Adder" 4 10, 5 1 0, S_0x556df2e4bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5c390 .functor XOR 1, L_0x556df2e5c8a0, L_0x556df2e5c9d0, C4<0>, C4<0>;
L_0x556df2e5c400 .functor XOR 1, L_0x556df2e5c390, L_0x7f125028d060, C4<0>, C4<0>;
L_0x556df2e5c510 .functor AND 1, L_0x556df2e5c8a0, L_0x556df2e5c9d0, C4<1>, C4<1>;
L_0x556df2e5c620 .functor AND 1, L_0x556df2e5c8a0, L_0x7f125028d060, C4<1>, C4<1>;
L_0x556df2e5c690 .functor AND 1, L_0x556df2e5c9d0, L_0x7f125028d060, C4<1>, C4<1>;
L_0x556df2e5c790 .functor OR 1, L_0x556df2e5c510, L_0x556df2e5c620, L_0x556df2e5c690, C4<0>;
v0x556df2e4c0f0_0 .net "a", 0 0, L_0x556df2e5c8a0;  1 drivers
v0x556df2e4c1d0_0 .net "b", 0 0, L_0x556df2e5c9d0;  1 drivers
v0x556df2e4c290_0 .net "cin", 0 0, L_0x7f125028d060;  alias, 1 drivers
v0x556df2e4c360_0 .net "cout", 0 0, L_0x556df2e5c790;  alias, 1 drivers
v0x556df2e4c420_0 .net "sum", 0 0, L_0x556df2e5c400;  1 drivers
v0x556df2e4c530_0 .net "w1", 0 0, L_0x556df2e5c390;  1 drivers
v0x556df2e4c5f0_0 .net "w2", 0 0, L_0x556df2e5c510;  1 drivers
v0x556df2e4c6b0_0 .net "w3", 0 0, L_0x556df2e5c620;  1 drivers
v0x556df2e4c770_0 .net "w4", 0 0, L_0x556df2e5c690;  1 drivers
S_0x556df2e4c960 .scope module, "fa1" "Full_Adder" 4 11, 5 1 0, S_0x556df2e4bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5cb00 .functor XOR 1, L_0x556df2e5cf90, L_0x556df2e5d0c0, C4<0>, C4<0>;
L_0x556df2e5cb70 .functor XOR 1, L_0x556df2e5cb00, L_0x556df2e5c790, C4<0>, C4<0>;
L_0x556df2e5cc70 .functor AND 1, L_0x556df2e5cf90, L_0x556df2e5d0c0, C4<1>, C4<1>;
L_0x556df2e5cce0 .functor AND 1, L_0x556df2e5cf90, L_0x556df2e5c790, C4<1>, C4<1>;
L_0x556df2e5cd80 .functor AND 1, L_0x556df2e5d0c0, L_0x556df2e5c790, C4<1>, C4<1>;
L_0x556df2e5cdf0 .functor OR 1, L_0x556df2e5cc70, L_0x556df2e5cce0, L_0x556df2e5cd80, C4<0>;
v0x556df2e4cb80_0 .net "a", 0 0, L_0x556df2e5cf90;  1 drivers
v0x556df2e4cc40_0 .net "b", 0 0, L_0x556df2e5d0c0;  1 drivers
v0x556df2e4cd00_0 .net "cin", 0 0, L_0x556df2e5c790;  alias, 1 drivers
v0x556df2e4ce00_0 .net "cout", 0 0, L_0x556df2e5cdf0;  alias, 1 drivers
v0x556df2e4cea0_0 .net "sum", 0 0, L_0x556df2e5cb70;  1 drivers
v0x556df2e4cf90_0 .net "w1", 0 0, L_0x556df2e5cb00;  1 drivers
v0x556df2e4d050_0 .net "w2", 0 0, L_0x556df2e5cc70;  1 drivers
v0x556df2e4d110_0 .net "w3", 0 0, L_0x556df2e5cce0;  1 drivers
v0x556df2e4d1d0_0 .net "w4", 0 0, L_0x556df2e5cd80;  1 drivers
S_0x556df2e4d3c0 .scope module, "fa2" "Full_Adder" 4 12, 5 1 0, S_0x556df2e4bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5d220 .functor XOR 1, L_0x556df2e5d670, L_0x556df2e5d7a0, C4<0>, C4<0>;
L_0x556df2e5d290 .functor XOR 1, L_0x556df2e5d220, L_0x556df2e5cdf0, C4<0>, C4<0>;
L_0x556df2e5d300 .functor AND 1, L_0x556df2e5d670, L_0x556df2e5d7a0, C4<1>, C4<1>;
L_0x556df2e5d3c0 .functor AND 1, L_0x556df2e5d670, L_0x556df2e5cdf0, C4<1>, C4<1>;
L_0x556df2e5d460 .functor AND 1, L_0x556df2e5d7a0, L_0x556df2e5cdf0, C4<1>, C4<1>;
L_0x556df2e5d4d0 .functor OR 1, L_0x556df2e5d300, L_0x556df2e5d3c0, L_0x556df2e5d460, C4<0>;
v0x556df2e4d5f0_0 .net "a", 0 0, L_0x556df2e5d670;  1 drivers
v0x556df2e4d6b0_0 .net "b", 0 0, L_0x556df2e5d7a0;  1 drivers
v0x556df2e4d770_0 .net "cin", 0 0, L_0x556df2e5cdf0;  alias, 1 drivers
v0x556df2e4d870_0 .net "cout", 0 0, L_0x556df2e5d4d0;  alias, 1 drivers
v0x556df2e4d910_0 .net "sum", 0 0, L_0x556df2e5d290;  1 drivers
v0x556df2e4da00_0 .net "w1", 0 0, L_0x556df2e5d220;  1 drivers
v0x556df2e4dac0_0 .net "w2", 0 0, L_0x556df2e5d300;  1 drivers
v0x556df2e4db80_0 .net "w3", 0 0, L_0x556df2e5d3c0;  1 drivers
v0x556df2e4dc40_0 .net "w4", 0 0, L_0x556df2e5d460;  1 drivers
S_0x556df2e4de30 .scope module, "fa3" "Full_Adder" 4 13, 5 1 0, S_0x556df2e4bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5d910 .functor XOR 1, L_0x556df2e5dda0, L_0x556df2e5df60, C4<0>, C4<0>;
L_0x556df2e5d980 .functor XOR 1, L_0x556df2e5d910, L_0x556df2e5d4d0, C4<0>, C4<0>;
L_0x556df2e5da80 .functor AND 1, L_0x556df2e5dda0, L_0x556df2e5df60, C4<1>, C4<1>;
L_0x556df2e5daf0 .functor AND 1, L_0x556df2e5dda0, L_0x556df2e5d4d0, C4<1>, C4<1>;
L_0x556df2e5db90 .functor AND 1, L_0x556df2e5df60, L_0x556df2e5d4d0, C4<1>, C4<1>;
L_0x556df2e5dc00 .functor OR 1, L_0x556df2e5da80, L_0x556df2e5daf0, L_0x556df2e5db90, C4<0>;
v0x556df2e4e030_0 .net "a", 0 0, L_0x556df2e5dda0;  1 drivers
v0x556df2e4e110_0 .net "b", 0 0, L_0x556df2e5df60;  1 drivers
v0x556df2e4e1d0_0 .net "cin", 0 0, L_0x556df2e5d4d0;  alias, 1 drivers
v0x556df2e4e2d0_0 .net "cout", 0 0, L_0x556df2e5dc00;  alias, 1 drivers
v0x556df2e4e370_0 .net "sum", 0 0, L_0x556df2e5d980;  1 drivers
v0x556df2e4e460_0 .net "w1", 0 0, L_0x556df2e5d910;  1 drivers
v0x556df2e4e520_0 .net "w2", 0 0, L_0x556df2e5da80;  1 drivers
v0x556df2e4e5e0_0 .net "w3", 0 0, L_0x556df2e5daf0;  1 drivers
v0x556df2e4e6a0_0 .net "w4", 0 0, L_0x556df2e5db90;  1 drivers
S_0x556df2e4fae0 .scope module, "SR2" "shift_register" 2 19, 3 3 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rstn"
    .port_info 4 /INPUT 1 "adda"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /OUTPUT 1 "cout"
v0x556df2e563d0_0 .net "adda", 0 0, v0x556df2e58ea0_0;  alias, 1 drivers
v0x556df2e56490_0 .var "adder", 3 0;
v0x556df2e56580_0 .net "clk", 0 0, v0x556df2e59e40_0;  alias, 1 drivers
v0x556df2e56620_0 .net "cout", 0 0, L_0x556df2e5e2c0;  alias, 1 drivers
v0x556df2e566c0_0 .net "cout1", 0 0, L_0x556df2e5fd40;  1 drivers
v0x556df2e56800_0 .net "cout2", 0 0, L_0x556df2e61c80;  1 drivers
v0x556df2e568f0_0 .net "d", 0 0, L_0x556df2e5a250;  alias, 1 drivers
v0x556df2e56990_0 .net "en", 0 0, v0x556df2e59740_0;  alias, 1 drivers
v0x556df2e56a30_0 .var "out", 7 0;
v0x556df2e56b60_0 .net "rstn", 0 0, v0x556df2e59b30_0;  alias, 1 drivers
v0x556df2e56c00_0 .net "sum1", 3 0, L_0x556df2e60220;  1 drivers
v0x556df2e56cd0_0 .net "sum2", 3 0, L_0x556df2e62160;  1 drivers
L_0x556df2e5e2c0 .part v0x556df2e56a30_0, 7, 1;
L_0x556df2e60360 .part v0x556df2e56a30_0, 0, 4;
L_0x556df2e622a0 .part v0x556df2e56a30_0, 4, 4;
S_0x556df2e4fd30 .scope module, "RA1" "RCA_4bit" 3 9, 4 2 0, S_0x556df2e4fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x556df2e52960_0 .net "A", 3 0, L_0x556df2e60360;  1 drivers
v0x556df2e52a60_0 .net "B", 3 0, v0x556df2e56490_0;  1 drivers
v0x556df2e52b40_0 .net "S", 3 0, L_0x556df2e60220;  alias, 1 drivers
v0x556df2e52c00_0 .net "c1", 0 0, L_0x556df2e5e7f0;  1 drivers
v0x556df2e52ca0_0 .net "c2", 0 0, L_0x556df2e5ee60;  1 drivers
v0x556df2e52de0_0 .net "c3", 0 0, L_0x556df2e5f610;  1 drivers
L_0x7f125028d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556df2e52ed0_0 .net "cin", 0 0, L_0x7f125028d0a8;  1 drivers
v0x556df2e52f70_0 .net "cout", 0 0, L_0x556df2e5fd40;  alias, 1 drivers
L_0x556df2e5e940 .part L_0x556df2e60360, 0, 1;
L_0x556df2e5ea70 .part v0x556df2e56490_0, 0, 1;
L_0x556df2e5f000 .part L_0x556df2e60360, 1, 1;
L_0x556df2e5f130 .part v0x556df2e56490_0, 1, 1;
L_0x556df2e5f7b0 .part L_0x556df2e60360, 2, 1;
L_0x556df2e5f8e0 .part v0x556df2e56490_0, 2, 1;
L_0x556df2e5fee0 .part L_0x556df2e60360, 3, 1;
L_0x556df2e600a0 .part v0x556df2e56490_0, 3, 1;
L_0x556df2e60220 .concat8 [ 1 1 1 1], L_0x556df2e5e4b0, L_0x556df2e5ec10, L_0x556df2e5f390, L_0x556df2e5fac0;
S_0x556df2e4ff80 .scope module, "fa0" "Full_Adder" 4 10, 5 1 0, S_0x556df2e4fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5e440 .functor XOR 1, L_0x556df2e5e940, L_0x556df2e5ea70, C4<0>, C4<0>;
L_0x556df2e5e4b0 .functor XOR 1, L_0x556df2e5e440, L_0x7f125028d0a8, C4<0>, C4<0>;
L_0x556df2e5e570 .functor AND 1, L_0x556df2e5e940, L_0x556df2e5ea70, C4<1>, C4<1>;
L_0x556df2e5e680 .functor AND 1, L_0x556df2e5e940, L_0x7f125028d0a8, C4<1>, C4<1>;
L_0x556df2e5e6f0 .functor AND 1, L_0x556df2e5ea70, L_0x7f125028d0a8, C4<1>, C4<1>;
L_0x556df2e5e7f0 .functor OR 1, L_0x556df2e5e570, L_0x556df2e5e680, L_0x556df2e5e6f0, C4<0>;
v0x556df2e501f0_0 .net "a", 0 0, L_0x556df2e5e940;  1 drivers
v0x556df2e502d0_0 .net "b", 0 0, L_0x556df2e5ea70;  1 drivers
v0x556df2e50390_0 .net "cin", 0 0, L_0x7f125028d0a8;  alias, 1 drivers
v0x556df2e50430_0 .net "cout", 0 0, L_0x556df2e5e7f0;  alias, 1 drivers
v0x556df2e504f0_0 .net "sum", 0 0, L_0x556df2e5e4b0;  1 drivers
v0x556df2e50600_0 .net "w1", 0 0, L_0x556df2e5e440;  1 drivers
v0x556df2e506c0_0 .net "w2", 0 0, L_0x556df2e5e570;  1 drivers
v0x556df2e50780_0 .net "w3", 0 0, L_0x556df2e5e680;  1 drivers
v0x556df2e50840_0 .net "w4", 0 0, L_0x556df2e5e6f0;  1 drivers
S_0x556df2e50a30 .scope module, "fa1" "Full_Adder" 4 11, 5 1 0, S_0x556df2e4fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5eba0 .functor XOR 1, L_0x556df2e5f000, L_0x556df2e5f130, C4<0>, C4<0>;
L_0x556df2e5ec10 .functor XOR 1, L_0x556df2e5eba0, L_0x556df2e5e7f0, C4<0>, C4<0>;
L_0x556df2e5ed10 .functor AND 1, L_0x556df2e5f000, L_0x556df2e5f130, C4<1>, C4<1>;
L_0x556df2e5ed80 .functor AND 1, L_0x556df2e5f000, L_0x556df2e5e7f0, C4<1>, C4<1>;
L_0x556df2e5edf0 .functor AND 1, L_0x556df2e5f130, L_0x556df2e5e7f0, C4<1>, C4<1>;
L_0x556df2e5ee60 .functor OR 1, L_0x556df2e5ed10, L_0x556df2e5ed80, L_0x556df2e5edf0, C4<0>;
v0x556df2e50c50_0 .net "a", 0 0, L_0x556df2e5f000;  1 drivers
v0x556df2e50d10_0 .net "b", 0 0, L_0x556df2e5f130;  1 drivers
v0x556df2e50dd0_0 .net "cin", 0 0, L_0x556df2e5e7f0;  alias, 1 drivers
v0x556df2e50ed0_0 .net "cout", 0 0, L_0x556df2e5ee60;  alias, 1 drivers
v0x556df2e50f70_0 .net "sum", 0 0, L_0x556df2e5ec10;  1 drivers
v0x556df2e51060_0 .net "w1", 0 0, L_0x556df2e5eba0;  1 drivers
v0x556df2e51120_0 .net "w2", 0 0, L_0x556df2e5ed10;  1 drivers
v0x556df2e511e0_0 .net "w3", 0 0, L_0x556df2e5ed80;  1 drivers
v0x556df2e512a0_0 .net "w4", 0 0, L_0x556df2e5edf0;  1 drivers
S_0x556df2e51490 .scope module, "fa2" "Full_Adder" 4 12, 5 1 0, S_0x556df2e4fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5f320 .functor XOR 1, L_0x556df2e5f7b0, L_0x556df2e5f8e0, C4<0>, C4<0>;
L_0x556df2e5f390 .functor XOR 1, L_0x556df2e5f320, L_0x556df2e5ee60, C4<0>, C4<0>;
L_0x556df2e5f490 .functor AND 1, L_0x556df2e5f7b0, L_0x556df2e5f8e0, C4<1>, C4<1>;
L_0x556df2e5f500 .functor AND 1, L_0x556df2e5f7b0, L_0x556df2e5ee60, C4<1>, C4<1>;
L_0x556df2e5f5a0 .functor AND 1, L_0x556df2e5f8e0, L_0x556df2e5ee60, C4<1>, C4<1>;
L_0x556df2e5f610 .functor OR 1, L_0x556df2e5f490, L_0x556df2e5f500, L_0x556df2e5f5a0, C4<0>;
v0x556df2e516c0_0 .net "a", 0 0, L_0x556df2e5f7b0;  1 drivers
v0x556df2e51780_0 .net "b", 0 0, L_0x556df2e5f8e0;  1 drivers
v0x556df2e51840_0 .net "cin", 0 0, L_0x556df2e5ee60;  alias, 1 drivers
v0x556df2e51940_0 .net "cout", 0 0, L_0x556df2e5f610;  alias, 1 drivers
v0x556df2e519e0_0 .net "sum", 0 0, L_0x556df2e5f390;  1 drivers
v0x556df2e51ad0_0 .net "w1", 0 0, L_0x556df2e5f320;  1 drivers
v0x556df2e51b90_0 .net "w2", 0 0, L_0x556df2e5f490;  1 drivers
v0x556df2e51c50_0 .net "w3", 0 0, L_0x556df2e5f500;  1 drivers
v0x556df2e51d10_0 .net "w4", 0 0, L_0x556df2e5f5a0;  1 drivers
S_0x556df2e51f00 .scope module, "fa3" "Full_Adder" 4 13, 5 1 0, S_0x556df2e4fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e5fa50 .functor XOR 1, L_0x556df2e5fee0, L_0x556df2e600a0, C4<0>, C4<0>;
L_0x556df2e5fac0 .functor XOR 1, L_0x556df2e5fa50, L_0x556df2e5f610, C4<0>, C4<0>;
L_0x556df2e5fbc0 .functor AND 1, L_0x556df2e5fee0, L_0x556df2e600a0, C4<1>, C4<1>;
L_0x556df2e5fc30 .functor AND 1, L_0x556df2e5fee0, L_0x556df2e5f610, C4<1>, C4<1>;
L_0x556df2e5fcd0 .functor AND 1, L_0x556df2e600a0, L_0x556df2e5f610, C4<1>, C4<1>;
L_0x556df2e5fd40 .functor OR 1, L_0x556df2e5fbc0, L_0x556df2e5fc30, L_0x556df2e5fcd0, C4<0>;
v0x556df2e52100_0 .net "a", 0 0, L_0x556df2e5fee0;  1 drivers
v0x556df2e521e0_0 .net "b", 0 0, L_0x556df2e600a0;  1 drivers
v0x556df2e522a0_0 .net "cin", 0 0, L_0x556df2e5f610;  alias, 1 drivers
v0x556df2e523a0_0 .net "cout", 0 0, L_0x556df2e5fd40;  alias, 1 drivers
v0x556df2e52440_0 .net "sum", 0 0, L_0x556df2e5fac0;  1 drivers
v0x556df2e52530_0 .net "w1", 0 0, L_0x556df2e5fa50;  1 drivers
v0x556df2e525f0_0 .net "w2", 0 0, L_0x556df2e5fbc0;  1 drivers
v0x556df2e526b0_0 .net "w3", 0 0, L_0x556df2e5fc30;  1 drivers
v0x556df2e52770_0 .net "w4", 0 0, L_0x556df2e5fcd0;  1 drivers
S_0x556df2e53070 .scope module, "RA2" "RCA_4bit" 3 10, 4 2 0, S_0x556df2e4fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x556df2e55cd0_0 .net "A", 3 0, L_0x556df2e622a0;  1 drivers
v0x556df2e55dd0_0 .net "B", 3 0, v0x556df2e56490_0;  alias, 1 drivers
v0x556df2e55e90_0 .net "S", 3 0, L_0x556df2e62160;  alias, 1 drivers
v0x556df2e55f60_0 .net "c1", 0 0, L_0x556df2e60800;  1 drivers
v0x556df2e56000_0 .net "c2", 0 0, L_0x556df2e60e70;  1 drivers
v0x556df2e56140_0 .net "c3", 0 0, L_0x556df2e61550;  1 drivers
L_0x7f125028d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556df2e56230_0 .net "cin", 0 0, L_0x7f125028d0f0;  1 drivers
v0x556df2e562d0_0 .net "cout", 0 0, L_0x556df2e61c80;  alias, 1 drivers
L_0x556df2e60950 .part L_0x556df2e622a0, 0, 1;
L_0x556df2e60a80 .part v0x556df2e56490_0, 0, 1;
L_0x556df2e61010 .part L_0x556df2e622a0, 1, 1;
L_0x556df2e61140 .part v0x556df2e56490_0, 1, 1;
L_0x556df2e616f0 .part L_0x556df2e622a0, 2, 1;
L_0x556df2e61820 .part v0x556df2e56490_0, 2, 1;
L_0x556df2e61e20 .part L_0x556df2e622a0, 3, 1;
L_0x556df2e61fe0 .part v0x556df2e56490_0, 3, 1;
L_0x556df2e62160 .concat8 [ 1 1 1 1], L_0x556df2e60470, L_0x556df2e60c20, L_0x556df2e61310, L_0x556df2e61a00;
S_0x556df2e532e0 .scope module, "fa0" "Full_Adder" 4 10, 5 1 0, S_0x556df2e53070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e60400 .functor XOR 1, L_0x556df2e60950, L_0x556df2e60a80, C4<0>, C4<0>;
L_0x556df2e60470 .functor XOR 1, L_0x556df2e60400, L_0x7f125028d0f0, C4<0>, C4<0>;
L_0x556df2e60580 .functor AND 1, L_0x556df2e60950, L_0x556df2e60a80, C4<1>, C4<1>;
L_0x556df2e60690 .functor AND 1, L_0x556df2e60950, L_0x7f125028d0f0, C4<1>, C4<1>;
L_0x556df2e60700 .functor AND 1, L_0x556df2e60a80, L_0x7f125028d0f0, C4<1>, C4<1>;
L_0x556df2e60800 .functor OR 1, L_0x556df2e60580, L_0x556df2e60690, L_0x556df2e60700, C4<0>;
v0x556df2e53530_0 .net "a", 0 0, L_0x556df2e60950;  1 drivers
v0x556df2e53610_0 .net "b", 0 0, L_0x556df2e60a80;  1 drivers
v0x556df2e536d0_0 .net "cin", 0 0, L_0x7f125028d0f0;  alias, 1 drivers
v0x556df2e537a0_0 .net "cout", 0 0, L_0x556df2e60800;  alias, 1 drivers
v0x556df2e53860_0 .net "sum", 0 0, L_0x556df2e60470;  1 drivers
v0x556df2e53970_0 .net "w1", 0 0, L_0x556df2e60400;  1 drivers
v0x556df2e53a30_0 .net "w2", 0 0, L_0x556df2e60580;  1 drivers
v0x556df2e53af0_0 .net "w3", 0 0, L_0x556df2e60690;  1 drivers
v0x556df2e53bb0_0 .net "w4", 0 0, L_0x556df2e60700;  1 drivers
S_0x556df2e53da0 .scope module, "fa1" "Full_Adder" 4 11, 5 1 0, S_0x556df2e53070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e60bb0 .functor XOR 1, L_0x556df2e61010, L_0x556df2e61140, C4<0>, C4<0>;
L_0x556df2e60c20 .functor XOR 1, L_0x556df2e60bb0, L_0x556df2e60800, C4<0>, C4<0>;
L_0x556df2e60d20 .functor AND 1, L_0x556df2e61010, L_0x556df2e61140, C4<1>, C4<1>;
L_0x556df2e60d90 .functor AND 1, L_0x556df2e61010, L_0x556df2e60800, C4<1>, C4<1>;
L_0x556df2e60e00 .functor AND 1, L_0x556df2e61140, L_0x556df2e60800, C4<1>, C4<1>;
L_0x556df2e60e70 .functor OR 1, L_0x556df2e60d20, L_0x556df2e60d90, L_0x556df2e60e00, C4<0>;
v0x556df2e53fc0_0 .net "a", 0 0, L_0x556df2e61010;  1 drivers
v0x556df2e54080_0 .net "b", 0 0, L_0x556df2e61140;  1 drivers
v0x556df2e54140_0 .net "cin", 0 0, L_0x556df2e60800;  alias, 1 drivers
v0x556df2e54240_0 .net "cout", 0 0, L_0x556df2e60e70;  alias, 1 drivers
v0x556df2e542e0_0 .net "sum", 0 0, L_0x556df2e60c20;  1 drivers
v0x556df2e543d0_0 .net "w1", 0 0, L_0x556df2e60bb0;  1 drivers
v0x556df2e54490_0 .net "w2", 0 0, L_0x556df2e60d20;  1 drivers
v0x556df2e54550_0 .net "w3", 0 0, L_0x556df2e60d90;  1 drivers
v0x556df2e54610_0 .net "w4", 0 0, L_0x556df2e60e00;  1 drivers
S_0x556df2e54800 .scope module, "fa2" "Full_Adder" 4 12, 5 1 0, S_0x556df2e53070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e612a0 .functor XOR 1, L_0x556df2e616f0, L_0x556df2e61820, C4<0>, C4<0>;
L_0x556df2e61310 .functor XOR 1, L_0x556df2e612a0, L_0x556df2e60e70, C4<0>, C4<0>;
L_0x556df2e61380 .functor AND 1, L_0x556df2e616f0, L_0x556df2e61820, C4<1>, C4<1>;
L_0x556df2e61440 .functor AND 1, L_0x556df2e616f0, L_0x556df2e60e70, C4<1>, C4<1>;
L_0x556df2e614e0 .functor AND 1, L_0x556df2e61820, L_0x556df2e60e70, C4<1>, C4<1>;
L_0x556df2e61550 .functor OR 1, L_0x556df2e61380, L_0x556df2e61440, L_0x556df2e614e0, C4<0>;
v0x556df2e54a30_0 .net "a", 0 0, L_0x556df2e616f0;  1 drivers
v0x556df2e54af0_0 .net "b", 0 0, L_0x556df2e61820;  1 drivers
v0x556df2e54bb0_0 .net "cin", 0 0, L_0x556df2e60e70;  alias, 1 drivers
v0x556df2e54cb0_0 .net "cout", 0 0, L_0x556df2e61550;  alias, 1 drivers
v0x556df2e54d50_0 .net "sum", 0 0, L_0x556df2e61310;  1 drivers
v0x556df2e54e40_0 .net "w1", 0 0, L_0x556df2e612a0;  1 drivers
v0x556df2e54f00_0 .net "w2", 0 0, L_0x556df2e61380;  1 drivers
v0x556df2e54fc0_0 .net "w3", 0 0, L_0x556df2e61440;  1 drivers
v0x556df2e55080_0 .net "w4", 0 0, L_0x556df2e614e0;  1 drivers
S_0x556df2e55270 .scope module, "fa3" "Full_Adder" 4 13, 5 1 0, S_0x556df2e53070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x556df2e61990 .functor XOR 1, L_0x556df2e61e20, L_0x556df2e61fe0, C4<0>, C4<0>;
L_0x556df2e61a00 .functor XOR 1, L_0x556df2e61990, L_0x556df2e61550, C4<0>, C4<0>;
L_0x556df2e61b00 .functor AND 1, L_0x556df2e61e20, L_0x556df2e61fe0, C4<1>, C4<1>;
L_0x556df2e61b70 .functor AND 1, L_0x556df2e61e20, L_0x556df2e61550, C4<1>, C4<1>;
L_0x556df2e61c10 .functor AND 1, L_0x556df2e61fe0, L_0x556df2e61550, C4<1>, C4<1>;
L_0x556df2e61c80 .functor OR 1, L_0x556df2e61b00, L_0x556df2e61b70, L_0x556df2e61c10, C4<0>;
v0x556df2e55470_0 .net "a", 0 0, L_0x556df2e61e20;  1 drivers
v0x556df2e55550_0 .net "b", 0 0, L_0x556df2e61fe0;  1 drivers
v0x556df2e55610_0 .net "cin", 0 0, L_0x556df2e61550;  alias, 1 drivers
v0x556df2e55710_0 .net "cout", 0 0, L_0x556df2e61c80;  alias, 1 drivers
v0x556df2e557b0_0 .net "sum", 0 0, L_0x556df2e61a00;  1 drivers
v0x556df2e558a0_0 .net "w1", 0 0, L_0x556df2e61990;  1 drivers
v0x556df2e55960_0 .net "w2", 0 0, L_0x556df2e61b00;  1 drivers
v0x556df2e55a20_0 .net "w3", 0 0, L_0x556df2e61b70;  1 drivers
v0x556df2e55ae0_0 .net "w4", 0 0, L_0x556df2e61c10;  1 drivers
S_0x556df2e56e40 .scope module, "m1" "mux20x4" 2 20, 6 1 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "sel"
L_0x556df2e62d90 .functor BUFT 4, L_0x556df2e624f0, C4<0000>, C4<0000>, C4<0000>;
v0x556df2e57040_0 .net *"_s1", 3 0, L_0x556df2e62340;  1 drivers
v0x556df2e57140_0 .net *"_s3", 3 0, L_0x556df2e624f0;  1 drivers
v0x556df2e57220_0 .net "in", 7 0, v0x556df2e4f690_0;  alias, 1 drivers
v0x556df2e57320_0 .net "out", 3 0, L_0x556df2e62d90;  1 drivers
L_0x7f125028d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556df2e573e0_0 .net "sel", 0 0, L_0x7f125028d138;  1 drivers
L_0x556df2e62340 .part v0x556df2e4f690_0, 4, 4;
L_0x556df2e624f0 .part v0x556df2e4f690_0, 0, 4;
S_0x556df2e57570 .scope module, "m2" "mux20x4" 2 21, 6 1 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "sel"
L_0x556df2e62ea0 .functor BUFT 4, L_0x556df2e625e0, C4<0000>, C4<0000>, C4<0000>;
v0x556df2e57790_0 .net *"_s1", 3 0, L_0x556df2e625e0;  1 drivers
v0x556df2e57890_0 .net *"_s3", 3 0, L_0x556df2e62680;  1 drivers
v0x556df2e57970_0 .net "in", 7 0, v0x556df2e4f690_0;  alias, 1 drivers
v0x556df2e57a60_0 .net "out", 3 0, L_0x556df2e62ea0;  1 drivers
L_0x7f125028d180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556df2e57b40_0 .net "sel", 0 0, L_0x7f125028d180;  1 drivers
L_0x556df2e625e0 .part v0x556df2e4f690_0, 4, 4;
L_0x556df2e62680 .part v0x556df2e4f690_0, 0, 4;
S_0x556df2e57cd0 .scope module, "m3" "mux20x4" 2 22, 6 1 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "sel"
L_0x556df2e62fb0 .functor BUFT 4, L_0x556df2e627c0, C4<0000>, C4<0000>, C4<0000>;
v0x556df2e57f40_0 .net *"_s1", 3 0, L_0x556df2e62720;  1 drivers
v0x556df2e58040_0 .net *"_s3", 3 0, L_0x556df2e627c0;  1 drivers
v0x556df2e58120_0 .net "in", 7 0, v0x556df2e56a30_0;  alias, 1 drivers
v0x556df2e581c0_0 .net "out", 3 0, L_0x556df2e62fb0;  1 drivers
L_0x7f125028d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556df2e58280_0 .net "sel", 0 0, L_0x7f125028d1c8;  1 drivers
L_0x556df2e62720 .part v0x556df2e56a30_0, 4, 4;
L_0x556df2e627c0 .part v0x556df2e56a30_0, 0, 4;
S_0x556df2e58410 .scope module, "nb1" "nibble_converter" 2 23, 7 1 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "rn"
    .port_info 1 /OUTPUT 4 "ln"
    .port_info 2 /INPUT 8 "c"
v0x556df2e58630_0 .net "c", 7 0, v0x556df2e4f690_0;  alias, 1 drivers
v0x556df2e58710_0 .net "ln", 3 0, L_0x556df2e62b60;  alias, 1 drivers
v0x556df2e587f0_0 .net "rn", 3 0, L_0x556df2e62ac0;  alias, 1 drivers
L_0x556df2e62ac0 .part v0x556df2e4f690_0, 4, 4;
L_0x556df2e62b60 .part v0x556df2e4f690_0, 0, 4;
S_0x556df2e58930 .scope module, "nb2" "nibble_converter" 2 24, 7 1 0, S_0x556df2e2e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "rn"
    .port_info 1 /OUTPUT 4 "ln"
    .port_info 2 /INPUT 8 "c"
v0x556df2e58b50_0 .net "c", 7 0, v0x556df2e56a30_0;  alias, 1 drivers
v0x556df2e58c80_0 .net "ln", 3 0, L_0x556df2e62cf0;  alias, 1 drivers
v0x556df2e58d60_0 .net "rn", 3 0, L_0x556df2e62c00;  alias, 1 drivers
L_0x556df2e62c00 .part v0x556df2e56a30_0, 4, 4;
L_0x556df2e62cf0 .part v0x556df2e56a30_0, 0, 4;
    .scope S_0x556df2e2e150;
T_0 ;
    %wait E_0x556df2debd40;
    %load/vec4 v0x556df2e4f800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556df2e4f690_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556df2e4f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x556df2e4f690_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x556df2e4f510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556df2e4f690_0, 0;
T_0.2 ;
    %load/vec4 v0x556df2e4ef90_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e4f690_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e4f690_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x556df2e4f070_0, 0;
    %delay 5, 0;
    %load/vec4 v0x556df2e4f8c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e4f690_0, 4, 5;
    %load/vec4 v0x556df2e4f980_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e4f690_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556df2e4f070_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x556df2e4ef90_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e4f690_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x556df2e4f070_0, 0;
    %delay 5, 0;
    %load/vec4 v0x556df2e4f8c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e4f690_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556df2e4f070_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x556df2e4ef90_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e4f690_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x556df2e4f070_0, 0;
    %delay 5, 0;
    %load/vec4 v0x556df2e4f980_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e4f690_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556df2e4f070_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556df2e4fae0;
T_1 ;
    %wait E_0x556df2debd40;
    %load/vec4 v0x556df2e56b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556df2e56a30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556df2e56990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x556df2e56a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x556df2e568f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556df2e56a30_0, 0;
T_1.2 ;
    %load/vec4 v0x556df2e563d0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e56a30_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e56a30_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x556df2e56490_0, 0;
    %delay 5, 0;
    %load/vec4 v0x556df2e56c00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e56a30_0, 4, 5;
    %load/vec4 v0x556df2e56cd0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e56a30_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556df2e56490_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x556df2e563d0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e56a30_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x556df2e56490_0, 0;
    %delay 5, 0;
    %load/vec4 v0x556df2e56c00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e56a30_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556df2e56490_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x556df2e563d0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x556df2e56a30_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x556df2e56490_0, 0;
    %delay 5, 0;
    %load/vec4 v0x556df2e56cd0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556df2e56a30_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556df2e56490_0, 0;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556df2e2e900;
T_2 ;
    %wait E_0x556df2debae0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556df2e59b30_0, 0;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556df2e59b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556df2e59880_0, 0, 4;
T_2.0 ;
    %load/vec4 v0x556df2e59880_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556df2e59740_0, 0;
    %wait E_0x556df2debd40;
    %load/vec4 v0x556df2e59070_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x556df2e59880_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x556df2e59220_0, 0;
    %wait E_0x556df2debd40;
    %load/vec4 v0x556df2e59880_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x556df2e59880_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x556df2e59880_0;
    %parti/s 1, 2, 3;
    %and;
    %nor/r;
    %assign/vec4 v0x556df2e58ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556df2e59740_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556df2e58ea0_0, 0;
    %load/vec4 v0x556df2e59880_0;
    %addi 1, 0, 4;
    %store/vec4 v0x556df2e59880_0, 0, 4;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556df2ddf020;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556df2e59d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556df2e59e40_0, 0;
    %vpi_call 2 79 "$monitor", "bin=%b bcd=%b,d100=%b,d10=%b,d1=%b", v0x556df2e59d70_0, v0x556df2e59c90_0, v0x556df2e5a140_0, v0x556df2e5a000_0, v0x556df2e59f10_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 193, 0, 8;
    %assign/vec4 v0x556df2e59d70_0, 0;
    %delay 200, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x556df2ddf020;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x556df2e59e40_0;
    %inv;
    %store/vec4 v0x556df2e59e40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Double_Ddabbler.v";
    "./shift_register.v";
    "./RCA_4bit.v";
    "./Full_Adder.v";
    "./mux.v";
    "./nibble_converter.v";
