{"Source Block": ["oh/src/mio/hdl/mrx_io.v@58:69@HdlStmAssign", "       io_valid_reg[7:0] <= 8'b11111111;\n     else\n       io_valid_reg[7:0] <= 8'b0;\n\n   //Access signal for FIFO\n   assign io_access = (&io_valid_reg[7:0])               | // full vector\n\t\t      (~io_frame | (|io_valid_reg[7:0]));  // partial vector \n          \n   //########################################\n   //# DATA CAPTURE\n   //########################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[63, "   assign io_access = (&io_valid_reg[7:0])               | // full vector\n"], [64, "\t\t      (~io_frame | (|io_valid_reg[7:0]));  // partial vector \n"]], "Add": [[64, "   assign io_access = transfer_done                 | // full vector\n"], [64, "\t\t      (~io_frame & transfer_active);  // partial vector \n"]]}}