
Cadence Tempus(TM) Timing Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.11-s111_1, built Thu May 16 09:07:16 PDT 2024
Options:	
Date:		Tue Jun 10 21:16:56 2025
Host:		ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.44.1.el8_10.x86_64) (32cores*32cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[21:16:56.483244] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

		tpsxl	Tempus Timing Signoff Solution XL	23.1	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_3366901_YbPV1a'.
<CMD> ::stop_gui -keepDgui
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
<CMD> read_view_definition SIPO_MMMC.view
<CMD> read_verilog pnr_outputs/post_layout_SIPO.v
<CMD> set_top_module serial_to_parallel
#% Begin Load MMMC data ... (date=06/10 21:17:35, mem=1765.4M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=06/10 21:17:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.5M, current mem=1766.5M)
RC_BEST RC_WORST
Loading view definition file from SIPO_MMMC.view
Reading MAX_TIMING timing library '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
Reading MIN_TIMING timing library '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
*** End library_loading (cpu=0.00min, real=0.02min, mem=39.0M, fe_cpu=0.33min, fe_real=0.67min, fe_mem=1691.6M) ***
#% Begin Load netlist data ... (date=06/10 21:17:36, mem=1775.0M)
*** Begin netlist parsing (mem=1691.6M) ***
Reading verilog netlist 'pnr_outputs/post_layout_SIPO.v'

*** Memory Usage v#2 (Current mem = 2055.656M, initial mem = 840.277M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2055.7M) ***
#% End Load netlist data ... (date=06/10 21:17:36, total cpu=0:00:00.4, real=0:00:00.0, peak res=1900.4M, current mem=1892.4M)
Set top cell to serial_to_parallel.
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Building hierarchical netlist for Cell serial_to_parallel ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 157 modules.
** info: there are 23 stdCell insts.
** info: there are 23 stdCell insts with at least one signal pin.

*** Memory Usage v#2 (Current mem = 2441.602M, initial mem = 840.277M) ***
Set Default Input Pin Transition as 0.1 ps.
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
pnr_outputs/SIPO.default_emulate_constraint_mode.sdc
Extraction setup Started for TopCell serial_to_parallel 
Summary of Active RC-Corners : 
 
 Analysis View: WORST_CASE
    RC-Corner Name        : RC_BEST
    RC-Corner Index       : 0
    RC-Corner Temperature : 40 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
 
 Analysis View: Best_CASE
    RC-Corner Name        : RC_WORST
    RC-Corner Index       : 1
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Reading timing constraints file 'pnr_outputs/SIPO.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:21.6, real=0:00:42.0, peak res=2548.5M, current mem=2516.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File pnr_outputs/SIPO.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File pnr_outputs/SIPO.default_emulate_constraint_mode.sdc, Line 10).

serial_to_parallel
INFO (CTE): Reading of timing constraints file pnr_outputs/SIPO.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2551.6M, current mem=2551.6M)
Current (total cpu=0:00:21.7, real=0:00:42.0, peak res=2551.6M, current mem=2551.6M)
Total number of combinational cells: 54
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_8 sg13g2_inv_4
Total number of usable inverters: 5
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1 sg13g2_dlygate4sd2_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> read_spef -rc_corner RC_BEST pnr_outputs/serial_to_parallel_RC_BEST.spef
<CMD> read_spef -rc_corner RC_WORST pnr_outputs/serial_to_parallel_RC_WORST.spef

SPEF files for RC Corner RC_BEST:
Top-level spef file 'pnr_outputs/serial_to_parallel_RC_BEST.spef'.

SPEF files for RC Corner RC_WORST:
Top-level spef file 'pnr_outputs/serial_to_parallel_RC_WORST.spef'.
Start spef parsing (MEM=2819.66).
SPEF file pnr_outputs/serial_to_parallel_RC_BEST.spef.
Number of Resistors     : 421
Number of Ground Caps   : 433
Number of Coupling Caps : 0

SPEF file pnr_outputs/serial_to_parallel_RC_WORST.spef.
Number of Resistors     : 421
Number of Ground Caps   : 433
Number of Coupling Caps : 0

End spef parsing (MEM=2830.66 CPU=0:00:00.2 REAL=0:00:00.0).
<CMD> set_si_mode -enable_delay_report true
<CMD> set_si_mode -enable_glitch_report true
<CMD> set_si_mode -enable_glitch_propagation true
<CMD> update_timing -full
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB in update_timing -full ...
AAE DB initialization (MEM=2865.1 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Name: serial_to_parallel
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2517.77)
pnr_outputs/SIPO.default_emulate_constraint_mode.sdc
Total number of fetched objects 36
Total number of fetched objects 36
End delay calculation. (MEM=2602.62 CPU=0:00:00.1 REAL=0:00:00.0)
Begin loading slews from CTE ...
Loading slews from CTE completed...
End delay calculation (fullDC). (MEM=2601.29 CPU=0:00:00.1 REAL=0:00:01.0)
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
<CMD> report_timing
Path 1: MET Late External Delay Assertion 
Endpoint:   p_o[7]             (^) checked with  leading edge of 'clk'
Beginpoint: shift_reg_reg[7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WORST_CASE
Other End Arrival Time          0.000
- External Delay                0.002
+ Phase Shift                   0.562
- Uncertainty                   0.000
= Required Time                 0.560
- Arrival Time                  0.554
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance          Arc           Cell             Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      shift_reg_reg[7]  CLK ^         -                -      0.000    0.006  
      shift_reg_reg[7]  CLK ^ -> Q ^  sg13g2_sdfbbp_1  0.352  0.352    0.358  
      FE_OFC38_p_o_7    A ^ -> X ^    sg13g2_buf_16    0.175  0.528    0.533  
      -                 p_o[7] ^      -                0.026  0.554    0.560  
      -------------------------------------------------------------------------

Loading  (serial_to_parallel)
Traverse HInst (serial_to_parallel)
<CMD> get_si_mode -analysisType -quiet
<CMD> get_si_mode -separate_delta_delay_on_data -quiet
<CMD> get_si_mode -delta_delay_annotation_mode -quiet
<CMD> get_si_mode -num_si_iteration -quiet
<CMD> get_si_mode -si_reselection -quiet
<CMD> get_si_mode -initial_si_iteration_tw -quiet
<CMD> set_delay_cal_mode -SIaware true -engine aae
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> set_si_mode -analysisType aae
<CMD> set_si_mode -separate_delta_delay_on_data false
<CMD> set_si_mode -delta_delay_annotation_mode arc
<CMD> set_si_mode -num_si_iteration 2
<CMD> set_si_mode -si_reselection slack
<CMD> set_si_mode -initial_si_iteration_tw infinite
<CMD> update_timing -full
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB in update_timing -full ...
AAE DB initialization (MEM=3013.53 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
Start slew iteration 
#################################################################################
# Design Name: serial_to_parallel
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2608.54)
**ERROR: (IMPESI-2016):	There is no coupling capacitance found in the design. Use 'set_delay_cal_mode -siAware false' to perform base delay analysis. SI analysis requires the SPEF to contain coupling capacitance. To perform SI analysis, load a SPEF with coupling capacitance and re-run.
pnr_outputs/SIPO.default_emulate_constraint_mode.sdc
pnr_outputs/SIPO.default_emulate_constraint_mode.sdc
End delay calculation. (MEM=2615.89 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2614.19 CPU=0:00:00.1 REAL=0:00:00.0)
update aggressor slew in non distributed run
End Slew iteration 
Start delay calculation (fullDC) (1 T). (MEM=2612.29)
**ERROR: (IMPESI-2016):	There is no coupling capacitance found in the design. Use 'set_delay_cal_mode -siAware false' to perform base delay analysis. SI analysis requires the SPEF to contain coupling capacitance. To perform SI analysis, load a SPEF with coupling capacitance and re-run.
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 37,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 37,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2656.61 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2656.61 CPU=0:00:00.1 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/ssv_tmpdir_3366901_YbPV1a/.AAE_4MMkKi/.AAE_3366901/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3474.4M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3474.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2615.96)
**ERROR: (IMPESI-2016):	There is no coupling capacitance found in the design. Use 'set_delay_cal_mode -siAware false' to perform base delay analysis. SI analysis requires the SPEF to contain coupling capacitance. To perform SI analysis, load a SPEF with coupling capacitance and re-run.
Glitch Analysis: View WORST_CASE -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WORST_CASE -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 37,  2.7 percent of the nets selected for SI analysis
Glitch Analysis: View WORST_CASE -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WORST_CASE -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 37,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2619.25 CPU=0:00:00.0 REAL=0:00:00.0)
Glitch Analysis: View Best_CASE -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Best_CASE -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 37,  2.7 percent of the nets selected for SI analysis
Glitch Analysis: View Best_CASE -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Best_CASE -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 37,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2619.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation. (MEM=2619.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2616.74 CPU=0:00:00.1 REAL=0:00:00.0)
Swap out waveforms (MEM=3372.9 CPU=0:00:00.0 REAL=0:00:00.0) 
Save and delete waveform data /tmp/ssv_tmpdir_3366901_YbPV1a/.AAE_4MMkKi/.AAE_3366901/waveform.data ...
Finish pthread dumping timing data and compressed waveforms.
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
Output report file name prefix is tempus_aae/aae 
**WARN: (IMPESI-2112):	No required data is available for report noise delay, set 'setSIMode -separate_delta_delay_on_data true' and run analysis again.
Info: Processing report for view WORST_CASE ...
Info: The output report file is tempus_aae/aae_WORST_CASE
Info: The gui min. incDelay report file is tempus_aae/aae_WORST_CASE_min_incDelay
Info: The gui max. incDelay report file is tempus_aae/aae_WORST_CASE_max_incDelay
Info: Processing report for view Best_CASE ...
Info: The output report file is tempus_aae/aae_Best_CASE
Info: The gui min. incDelay report file is tempus_aae/aae_Best_CASE_min_incDelay
Info: The gui max. incDelay report file is tempus_aae/aae_Best_CASE_max_incDelay
<CMD> all_analysis_views
Best_CASE WORST_CASE
<CMD> get_eco_opt_mode -optimization_failure_tracking_file -quiet
<CMD> get_time_unit
<CMD> report_timing -gui_capri -max_paths 50000 -max_slack 0.75 -path_exceptions all -late > top.btarpt
<CMD> load_timing_debug_report -name default_report top.btarpt -max_path_num 10000 -updateCategory 0 -isDrv 0
Parsing file top.btarpt...

--------------------------------------------------------------------------------
Exiting Tempus Timing Solution on Tue Jun 10 21:28:25 2025
  Total CPU time:     0:00:59
  Total real time:    0:11:49
  Peak memory (main): 2628.95MB


*** Memory Usage v#2 (Current mem = 3417.973M, initial mem = 840.277M) ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2112          1  No required data is available for report...
ERROR     IMPESI-2016          3  There is no coupling capacitance found i...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 3 warning(s), 3 error(s)

--- Ending "Tempus Timing Solution" (totcpu=0:00:59.3, real=0:11:29, mem=3418.0M) ---
