\hypertarget{i2c__master_8h}{}\section{A\+S\+F/sam0/drivers/sercom/i2c/i2c\+\_\+master.h File Reference}
\label{i2c__master_8h}\index{ASF/sam0/drivers/sercom/i2c/i2c\_master.h@{ASF/sam0/drivers/sercom/i2c/i2c\_master.h}}


S\+AM S\+E\+R\+C\+OM I2C Master Driver.  


{\ttfamily \#include \char`\"{}i2c\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include $<$sercom.\+h$>$}\newline
{\ttfamily \#include $<$pinmux.\+h$>$}\newline
{\ttfamily \#include $<$sercom\+\_\+interrupt.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}}
\begin{DoxyCompactList}\small\item\em I\textsuperscript{2}C master packet for read/write. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}}
\begin{DoxyCompactList}\small\item\em S\+E\+R\+C\+OM I\textsuperscript{2}C Master driver software device instance structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structi2c__master__config}{i2c\+\_\+master\+\_\+config}}
\begin{DoxyCompactList}\small\item\em Configuration structure for the I\textsuperscript{2}C Master device. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{i2c__master_8h_ae7bc85650aed61f97fe3d5df9b430456}{P\+I\+N\+M\+U\+X\+\_\+\+D\+E\+F\+A\+U\+LT}}~0
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$ \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga0ef653593dbacc01735c61e59ec3f0da}{i2c\+\_\+master\+\_\+callback\+\_\+t}}) (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module)
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga9f73c4fbd225704c2e0da23319c25555}{i2c\+\_\+master\+\_\+interrupt\+\_\+flag}} \{ \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga9f73c4fbd225704c2e0da23319c25555a39c138d5f063f3d43b4e974870364d2e}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+W\+R\+I\+TE}} = 0, 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga9f73c4fbd225704c2e0da23319c25555a3087032aa3a5218a0cdc54179d9e1d09}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+AD}} = 1
 \}
\begin{DoxyCompactList}\small\item\em Interrupt flags. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gadd8aa7cabbddc1cd2c1a8753c9b99d20}{i2c\+\_\+master\+\_\+start\+\_\+hold\+\_\+time}} \{ \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ggadd8aa7cabbddc1cd2c1a8753c9b99d20a85f0b592eef5f8b5ecae9f2cca2d4cd1}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+M\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+S\+D\+A\+H\+O\+LD(0), 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ggadd8aa7cabbddc1cd2c1a8753c9b99d20a41403c4a18a1220f031c99e52f384e39}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+M\+E\+\_\+50\+N\+S\+\_\+100\+NS}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+S\+D\+A\+H\+O\+LD(1), 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ggadd8aa7cabbddc1cd2c1a8753c9b99d20acc3f7849862510590acc2e3bebc29d0c}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+M\+E\+\_\+300\+N\+S\+\_\+600\+NS}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+S\+D\+A\+H\+O\+LD(2), 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ggadd8aa7cabbddc1cd2c1a8753c9b99d20a38cf380ace8d180528eb34bc38b7da9e}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+H\+O\+L\+D\+\_\+\+T\+I\+M\+E\+\_\+400\+N\+S\+\_\+800\+NS}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+S\+D\+A\+H\+O\+LD(3)
 \}
\begin{DoxyCompactList}\small\item\em Values for hold time after start bit. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga4640bee224bf835f4c38d7702be0742c}{i2c\+\_\+master\+\_\+inactive\+\_\+timeout}} \{ \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga4640bee224bf835f4c38d7702be0742ca52414c5127a26a6811f30324102cc3b1}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+N\+A\+C\+T\+I\+V\+E\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+D\+I\+S\+A\+B\+L\+ED}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+I\+N\+A\+C\+T\+O\+UT(0), 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga4640bee224bf835f4c38d7702be0742ca9e204c432b52e77b4d34a5b64d4432e9}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+N\+A\+C\+T\+I\+V\+E\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+55\+US}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+I\+N\+A\+C\+T\+O\+UT(1), 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga4640bee224bf835f4c38d7702be0742ca9f37beb962cccc4538b0c226c921c553}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+N\+A\+C\+T\+I\+V\+E\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+105\+US}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+I\+N\+A\+C\+T\+O\+UT(2), 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga4640bee224bf835f4c38d7702be0742ca7412f98fd47572a75dc17727fdf735d0}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+N\+A\+C\+T\+I\+V\+E\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+205\+US}} = S\+E\+R\+C\+O\+M\+\_\+\+I2\+C\+M\+\_\+\+C\+T\+R\+L\+A\+\_\+\+I\+N\+A\+C\+T\+O\+UT(3)
 \}
\begin{DoxyCompactList}\small\item\em Values for inactive bus time-\/out. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gace1e0023f2eee92565496a2e30006548}{i2c\+\_\+master\+\_\+baud\+\_\+rate}} \{ \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ggace1e0023f2eee92565496a2e30006548a24ddfbe034a690d3a553a17508cbd625}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+100\+K\+HZ}} = 100, 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ggace1e0023f2eee92565496a2e30006548a970dccbbc3dd1d01c1070db6d9aa24cb}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+T\+E\+\_\+400\+K\+HZ}} = 400
 \}
\begin{DoxyCompactList}\small\item\em I\textsuperscript{2}C frequencies. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga844ac2694772642cfee08a29c50bf054}{i2c\+\_\+master\+\_\+callback}} \{ \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga844ac2694772642cfee08a29c50bf054a37c3aab3ceb2bddf4b42672386fd64f2}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+K\+\_\+\+W\+R\+I\+T\+E\+\_\+\+C\+O\+M\+P\+L\+E\+TE}} = 0, 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga844ac2694772642cfee08a29c50bf054a64edbb1496288626e11b020a887ffcf8}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+K\+\_\+\+R\+E\+A\+D\+\_\+\+C\+O\+M\+P\+L\+E\+TE}} = 1, 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga844ac2694772642cfee08a29c50bf054a97597905a886849275665273da79442f}{I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+K\+\_\+\+E\+R\+R\+OR}} = 2, 
\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga844ac2694772642cfee08a29c50bf054a3563390afb1b1b26a6252e0b5981ed06}{\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+K\+\_\+N}} = 3
 \}
\begin{DoxyCompactList}\small\item\em Callback types. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{Indent}\textbf{ Lock/\+Unlock}\par
\end{Indent}
\begin{Indent}\textbf{ Configuration and Initialization}\par
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga1c174d923b525f6d60402f66bc9c3451}{i2c\+\_\+master\+\_\+init}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, \mbox{\hyperlink{union_sercom}{Sercom}} $\ast$const hw, const struct \mbox{\hyperlink{structi2c__master__config}{i2c\+\_\+master\+\_\+config}} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Initializes the requested I\textsuperscript{2}C hardware module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga6dc5e9982ce4d7c6acc68cb69c57883d}{i2c\+\_\+master\+\_\+reset}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module)
\begin{DoxyCompactList}\small\item\em Resets the hardware module. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Read and Write}\par
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga238a755f972b9c3287131cda5fc25725}{i2c\+\_\+master\+\_\+read\+\_\+packet\+\_\+wait}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, struct \mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}} $\ast$const packet)
\begin{DoxyCompactList}\small\item\em Reads data packet from slave. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gaa8b27eb9e3a8ae0f907bf7078d4001f0}{i2c\+\_\+master\+\_\+read\+\_\+packet\+\_\+wait\+\_\+no\+\_\+stop}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, struct \mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}} $\ast$const packet)
\begin{DoxyCompactList}\small\item\em Reads data packet from slave without sending a stop condition when done. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga6c07057fe2534e8b4a3ce2cfe2dafc1b}{i2c\+\_\+master\+\_\+write\+\_\+packet\+\_\+wait}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, struct \mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}} $\ast$const packet)
\begin{DoxyCompactList}\small\item\em Writes data packet to slave. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga4d874599c2bff10cd08f5474041c66bb}{i2c\+\_\+master\+\_\+write\+\_\+packet\+\_\+wait\+\_\+no\+\_\+stop}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, struct \mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}} $\ast$const packet)
\begin{DoxyCompactList}\small\item\em Writes data packet to slave without sending a stop condition when done. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga6bddf9e717847b5fa8462596e7e1489c}{i2c\+\_\+master\+\_\+send\+\_\+stop}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module)
\begin{DoxyCompactList}\small\item\em Sends stop condition on bus. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gaf9bb3b3174c1fc602c3097bc40eadcef}{i2c\+\_\+master\+\_\+send\+\_\+nack}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module)
\begin{DoxyCompactList}\small\item\em Sends nack signal on bus. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga54cf79ca8aa80e2163881ca4164e35f7}{i2c\+\_\+master\+\_\+read\+\_\+byte}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, uint8\+\_\+t $\ast$byte)
\begin{DoxyCompactList}\small\item\em Reads one byte data from slave. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gaee2de09ec9474331f354eec703b80b6e}{i2c\+\_\+master\+\_\+write\+\_\+byte}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, uint8\+\_\+t byte)
\begin{DoxyCompactList}\small\item\em Write one byte data to slave. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gae39b9f208966b0857f0bb61dc4dffd83}{i2c\+\_\+master\+\_\+read\+\_\+packet\+\_\+wait\+\_\+no\+\_\+nack}} (struct \mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} $\ast$const module, struct \mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}} $\ast$const packet)
\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
S\+AM S\+E\+R\+C\+OM I2C Master Driver. 

Copyright (c) 2012-\/2018 Microchip Technology Inc. and its subsidiaries.

\textbackslash{}asf\+\_\+license\+\_\+start 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{i2c__master_8h_ae7bc85650aed61f97fe3d5df9b430456}\label{i2c__master_8h_ae7bc85650aed61f97fe3d5df9b430456}} 
\index{i2c\_master.h@{i2c\_master.h}!PINMUX\_DEFAULT@{PINMUX\_DEFAULT}}
\index{PINMUX\_DEFAULT@{PINMUX\_DEFAULT}!i2c\_master.h@{i2c\_master.h}}
\subsubsection{\texorpdfstring{PINMUX\_DEFAULT}{PINMUX\_DEFAULT}}
{\footnotesize\ttfamily \#define P\+I\+N\+M\+U\+X\+\_\+\+D\+E\+F\+A\+U\+LT~0}

