xpm_cdc.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
vc707_sys_clock_mmcm1_clk_wiz.v,verilog,xil_defaultlib,../../../../mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
vc707_sys_clock_mmcm1.v,verilog,xil_defaultlib,../../../../mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
