-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_Addressable_Delay_Line_block2.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_Addressable_Delay_Line_block2
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/QPSK Tx/RRC Transmit Filter/FIR Interpolator/FIRFilter1/Addressable_Delay_Line
-- Hierarchy Level: 5
-- Model version: 9.4
-- 
-- Addressable Delay Line
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY QPSK_src_Addressable_Delay_Line_block2 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16
        validIn                           :   IN    std_logic;
        rdAddr                            :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        dataOut                           :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En16
        );
END QPSK_src_Addressable_Delay_Line_block2;


ARCHITECTURE rtl OF QPSK_src_Addressable_Delay_Line_block2 IS

  -- Signals
  SIGNAL rdAddr_unsigned                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL dataIn_signed                    : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL delayedSignals0                  : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL delayedSignals1                  : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL ZEROCONST                        : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL switchDataOut                    : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL dataOut_tmp                      : signed(16 DOWNTO 0);  -- sfix17_En16

BEGIN
  rdAddr_unsigned <= unsigned(rdAddr);

  dataIn_signed <= signed(dataIn);

  delay0_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayedSignals0 <= to_signed(16#00000#, 17);
      ELSIF enb = '1' AND validIn = '1' THEN
        delayedSignals0 <= dataIn_signed;
      END IF;
    END IF;
  END PROCESS delay0_process;


  delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayedSignals1 <= to_signed(16#00000#, 17);
      ELSIF enb = '1' AND validIn = '1' THEN
        delayedSignals1 <= delayedSignals0;
      END IF;
    END IF;
  END PROCESS delay1_process;


  ZEROCONST <= to_signed(16#00000#, 17);

  
  switchDataOut <= delayedSignals1 WHEN rdAddr_unsigned = to_unsigned(16#0#, 2) ELSE
      delayedSignals0 WHEN rdAddr_unsigned = to_unsigned(16#1#, 2) ELSE
      ZEROCONST WHEN rdAddr_unsigned = to_unsigned(16#2#, 2) ELSE
      ZEROCONST;

  dataOutReg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        dataOut_tmp <= to_signed(16#00000#, 17);
      ELSIF enb = '1' THEN
        dataOut_tmp <= switchDataOut;
      END IF;
    END IF;
  END PROCESS dataOutReg_process;


  dataOut <= std_logic_vector(dataOut_tmp);

END rtl;

