
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006184                       # Number of seconds simulated
sim_ticks                                  6184495000                       # Number of ticks simulated
final_tick                                 6184495000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29608                       # Simulator instruction rate (inst/s)
host_op_rate                                    50998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75094585                       # Simulator tick rate (ticks/s)
host_mem_usage                                8668244                       # Number of bytes of host memory used
host_seconds                                    82.36                       # Real time elapsed on the host
sim_insts                                     2438392                       # Number of instructions simulated
sim_ops                                       4199989                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         5314112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2710912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8025024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5314112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5314112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       568640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          568640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            83033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            42358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              125391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          859263691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          438340075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1297603766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     859263691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        859263691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        91946068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91946068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        91946068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         859263691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         438340075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1389549834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      125392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91455                       # Number of write requests accepted
system.mem_ctrls.readBursts                    125504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5890752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2141504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4628864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8025088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5853120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  33461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19099                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              135                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6184489500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    32                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                    32                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    64                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                125376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91455                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    408.469492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.922700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.181963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6232     24.20%     24.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5723     22.23%     46.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3151     12.24%     58.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2121      8.24%     66.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1245      4.84%     71.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1016      3.95%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          813      3.16%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          827      3.21%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4619     17.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.804431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.484849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.191721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4419     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3776     85.37%     85.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              206      4.66%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              156      3.53%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      2.87%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              139      3.14%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.29%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4423                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1567504250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3293310500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  460215000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17030.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35780.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       952.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1297.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    946.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    74384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   64222                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28520.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                117488700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 62416365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               506632980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              247662900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         488024160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1255422150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15391680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1519211310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21144000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1662840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4235057085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            684.786241                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3390971750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7555750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     206452000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      4627000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     55051000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2579515500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3331293750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 66459120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 35293500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               150546900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              129878820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         454218960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            997139190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             12001920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1445506890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       108873120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        129813990                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3529915890                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            570.768655                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3965918750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9913750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     192212000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    512627250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    283649500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2016388750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3169703750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  703620                       # Number of BP lookups
system.cpu.branchPred.condPredicted            703620                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50967                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               635711                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31666                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3779                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          635711                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287311                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           348400                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        41558                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                 1089                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12368991                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2356805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3593314                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      703620                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             318977                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4017045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  102549                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         52                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  243                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1504                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          485                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    522832                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 28110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            6427420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.987274                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.429013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5352800     83.28%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77928      1.21%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    80515      1.25%     85.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99626      1.55%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    71417      1.11%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    81757      1.27%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    76607      1.19%     90.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    40469      0.63%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   546301      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6427420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056886                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.290510                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2214396                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3211372                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    846293                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104085                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  51274                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6003468                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  51274                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2259316                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2614156                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23913                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    891690                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                587071                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5843753                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 32307                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 184685                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    520                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 353951                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             6704536                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15332477                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8798382                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            636994                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4853122                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1851414                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1860                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1855                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    524387                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               700473                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              516206                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             42496                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            38651                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5590376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2137                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5216468                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5932                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1392524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1764291                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            988                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6427420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.811596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.682233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4747525     73.86%     73.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              450507      7.01%     80.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              350250      5.45%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              249235      3.88%     90.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              205878      3.20%     93.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              175515      2.73%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              156323      2.43%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               58765      0.91%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               33422      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6427420                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40407     64.36%     64.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     6      0.01%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8715     13.88%     78.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11001     17.52%     95.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     95.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             2653      4.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7587      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3902166     74.80%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7445      0.14%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   320      0.01%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              172575      3.31%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  62      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               601582     11.53%     89.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              409126      7.84%     97.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           53490      1.03%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          62115      1.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5216468                       # Type of FU issued
system.cpu.iq.rate                           0.421738                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       62782                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012035                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16218796                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6629621                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4736303                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              710274                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             355577                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       353418                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4915219                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  356444                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            55522                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       202287                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          816                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       111546                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  51274                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1320838                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                218331                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5592513                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1301                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                700473                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               516206                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1952                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12809                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                196108                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            182                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13782                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        46977                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                60759                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5137307                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                636070                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             79161                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1099749                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   519436                       # Number of branches executed
system.cpu.iew.exec_stores                     463679                       # Number of stores executed
system.cpu.iew.exec_rate                     0.415338                       # Inst execution rate
system.cpu.iew.wb_sent                        5106458                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5089721                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3562161                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5894410                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.411490                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.604329                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1393212                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1149                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             51131                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6208001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.676545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.749077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4967064     80.01%     80.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       386917      6.23%     86.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       197655      3.18%     89.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       220826      3.56%     92.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       109689      1.77%     94.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        50280      0.81%     95.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        55722      0.90%     96.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        27988      0.45%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       191860      3.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6208001                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2438392                       # Number of instructions committed
system.cpu.commit.committedOps                4199989                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         902846                       # Number of memory references committed
system.cpu.commit.loads                        498186                       # Number of loads committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                     430727                       # Number of branches committed
system.cpu.commit.fp_insts                     352873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3961697                       # Number of committed integer instructions.
system.cpu.commit.function_calls                20838                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2387      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3115711     74.18%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6325      0.15%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              316      0.01%     74.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         172372      4.10%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          444902     10.59%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         343014      8.17%     97.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        53284      1.27%     98.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        61646      1.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4199989                       # Class of committed instruction
system.cpu.commit.bw_lim_events                191860                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11609342                       # The number of ROB reads
system.cpu.rob.rob_writes                    11407556                       # The number of ROB writes
system.cpu.timesIdled                           67479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5941571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2438392                       # Number of Instructions Simulated
system.cpu.committedOps                       4199989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.072602                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.072602                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.197138                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.197138                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7480662                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3831509                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    635384                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   305711                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2725097                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1669237                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2199149                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               278                       # number of replacements
system.cpu.dcache.tags.tagsinuse           508.713562                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              930932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            831.189286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.713562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.496791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.496791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2747428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2747428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       527977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          527977                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       402953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         402953                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        930930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           930930                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       930930                       # number of overall hits
system.cpu.dcache.overall_hits::total          930930                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        34740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34740                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9040                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        43780                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        43780                       # number of overall misses
system.cpu.dcache.overall_misses::total         43780                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3335272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3335272500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    324516998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    324516998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3659789498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3659789498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3659789498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3659789498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       562717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       562717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       411993                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       411993                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       974710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       974710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       974710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       974710                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.061736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061736                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021942                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.044916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.044916                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044916                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 96006.692573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96006.692573                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35897.898009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35897.898009                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 83595.009091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83595.009091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 83595.009091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83595.009091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2830                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.318182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         8885                       # number of writebacks
system.cpu.dcache.writebacks::total              8885                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13954                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13980                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        20786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20786                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9014                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29800                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3213705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3213705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    315090498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    315090498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3528795998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3528795998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3528795998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3528795998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.036939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.030573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.030573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030573                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 154609.135957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 154609.135957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34955.679831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34955.679831                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 118415.973087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118415.973087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 118415.973087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118415.973087                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses          43466                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallColumnMisses          314                       # number of overall misses with column preference
system.cpu.dcache.MJL_overallRowHits           914859                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallColumnHits         16071                       # number of overall hits with column preference
system.cpu.dcache.MJL_overallRowAccesses       958325                       # number of overall accesses with row preference
system.cpu.dcache.MJL_overallColumnAccesses        16385                       # number of overall accesses with column preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             36188                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.476219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              436453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36647                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.909652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.476219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.887649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2510726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2510726                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       436453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          436453                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        436453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           436453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       436453                       # number of overall hits
system.cpu.icache.overall_hits::total          436453                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        86377                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86377                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        86377                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86377                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        86377                       # number of overall misses
system.cpu.icache.overall_misses::total         86377                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5009006486                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5009006486                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5009006486                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5009006486                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5009006486                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5009006486                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       522830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       522830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       522830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       522830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       522830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       522830                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.165210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.165210                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.165210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.165210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.165210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.165210                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57990.049272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57990.049272                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57990.049272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57990.049272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57990.049272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57990.049272                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7922                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               190                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.694737                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        82574                       # number of writebacks
system.cpu.icache.writebacks::total             82574                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6221                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6221                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6221                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6221                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6221                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        80156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        80156                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        80156                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        80156                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        80156                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        80156                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4758217990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4758217990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4758217990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4758217990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4758217990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4758217990                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.153312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.153312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.153312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.153312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.153312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.153312                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59361.969035                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59361.969035                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59361.969035                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59361.969035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59361.969035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59361.969035                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses          86377                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits           436453                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses       522830                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests        249484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       124093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6184495000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8885                       # Transaction distribution
system.membus.trans_dist::WritebackClean        82574                       # Transaction distribution
system.membus.trans_dist::CleanEvict            32631                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9045                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9045                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          83035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33313                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       248642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       248642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       126233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       126233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 374875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     10598848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     10598848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3279552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3279552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13878400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            125394                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008930                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  125384     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              125394                       # Request fanout histogram
system.membus.reqLayer2.occupancy           631341500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          433454905                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          220520399                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
