Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado2017.1/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ad361182c2cb43f9836a9dbd76b36c68 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PN_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SetTop96
Compiling module xil_defaultlib.CtrlSignal96
Compiling module xil_defaultlib.ParameterGenerator(n=6)
Compiling module xil_defaultlib.SwitchUnit
Compiling module xil_defaultlib.SetTop48
Compiling module xil_defaultlib.CtrlSignal48
Compiling module xil_defaultlib.ParameterGenerator(n=5)
Compiling module xil_defaultlib.SetTop24
Compiling module xil_defaultlib.CtrlSignal24
Compiling module xil_defaultlib.ParameterGenerator(n=4)
Compiling module xil_defaultlib.SetTop12
Compiling module xil_defaultlib.CtrlSignal12
Compiling module xil_defaultlib.ParameterGenerator(n=3)
Compiling module xil_defaultlib.SetTop6
Compiling module xil_defaultlib.CtrlSignal6
Compiling module xil_defaultlib.ParameterGenerator(n=2)
Compiling module xil_defaultlib.SwitchUnit3_2
Compiling module xil_defaultlib.Network6_default
Compiling module xil_defaultlib.Network12_default
Compiling module xil_defaultlib.Network24_default
Compiling module xil_defaultlib.Network48_default
Compiling module xil_defaultlib.Network96_default
Compiling module xil_defaultlib.PN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PN_tb_time_synth
