{
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "MAGIC_ZEROIZE_ORIGIN": false,
    "//": "Do not touch this section.",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2920 3520",
    "RUN_CVC": false,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "//": "---",
    "FP_IO_VLENGTH": 2.4,
    "FP_IO_HLENGTH": "expr::$FP_IO_VLENGTH",
    "FP_IO_VEXTEND": "expr::2 * $FP_IO_VLENGTH",
    "FP_IO_HEXTEND": "expr::2 * $FP_IO_HLENGTH",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": true,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 14,
    "FP_PDN_CORE_RING_HOFFSET": "expr::$FP_PDN_CORE_RING_VOFFSET",
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": "expr::$FP_PDN_CORE_RING_VSPACING",
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::5*$FP_PDN_CORE_RING_VWIDTH",
    "FP_PDN_HSPACING": "expr::5*$FP_PDN_CORE_RING_HWIDTH",
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "SYNTH_POWER_DEFINE": "USE_POWER_PINS",
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": "expr::$FP_PDN_VPITCH",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": "expr::$FP_PDN_VOFFSET",
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::src/defines.v",
        "dir::src/user_project_wrapper.v"
    ],
    "CLOCK_PORT": "user_clock2",
    "CLOCK_NET": "mprj1.clk",
    "CLOCK_PERIOD": 10,
    "MACROS": {
        "user_proj_example": {
            "instances": {
                "mprj1": {
                    "location": [
                        1175,
                        1690
                    ],
                    "orientation": "N"
                },
                "mprj2": {
                    "location": [
                        1175,
                        400
                    ],
                    "orientation": "N"
                }
            },
            "gds": [
                "dir::macros/user_proj_example.gds"
            ],
            "lef": [
                "dir::macros/user_proj_example.lef"
            ]
        },
        "user_proj_example2": {
            "instances": {
                "mprj1": {
                    "location": [
                        1175,
                        1690
                    ],
                    "orientation": "N"
                },
                "mprj2": {
                    "location": [
                        1175,
                        400
                    ],
                    "orientation": "N"
                }
            },
            "gds": [
                "dir::macros/user_proj_example2.gds"
            ],
            "lef": [
                "dir::macros/user_proj_example2.lef"
            ]
        }
    },
    "EXTRA_VERILOG_MODELS": "dir::src/*.v",
    "RT_MAX_LAYER": "met4",
    "FP_PDN_CHECK_NODES": false,
    "SYNTH_ELABORATE_ONLY": true,
    "RUN_REPAIR_DESIGN": false,
    "DESIGN_REPAIR_BUFFER_INPUT_PORTS": false,
    "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": false,
    "RUN_POST_CTS_RESIZER_TIMING": false,
    "FP_PDN_ENABLE_RAILS": false,
    "DIODE_INSERTION_STRATEGY": false,
    "RUN_FILL_INSERTION": false,
    "RUN_TAP_ENDCAP_INSERTION": false,
    "RUN_CTS": false,
    "MAGIC_DEF_LABELS": false,
    "QUIT_ON_SYNTH_CHECKS": false,
    "MAGIC_DRC_USE_GDS": true
}