

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling2fd8e51c671b2f9bc383de519483082e  /home/pars/Documents/sim_5/sssp_base
Extracting PTX file and ptxas options    1: sssp_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/sssp_base
self exe links to: /home/pars/Documents/sim_5/sssp_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/sssp_base
Running md5sum using "md5sum /home/pars/Documents/sim_5/sssp_base "
self exe links to: /home/pars/Documents/sim_5/sssp_base
Extracting specific PTX file named sssp_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6inserti9Worklist2 : hostFun 0x0x557cdf248c88, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sssp_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6inserti9Worklist2'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sssp_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sssp_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6inserti9Worklist2' : regs=10, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' : regs=22, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ : hostFun 0x0x557cdf248aec, fat_cubin_handle = 1
Single Source Shortest Path by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA SSSP solver (block_size = 256) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b21c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248c88 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: reconvergence points for _Z6inserti9Worklist2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x570 (sssp_base.1.sm_75.ptx:258) @%p1 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (sssp_base.1.sm_75.ptx:273) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a0 (sssp_base.1.sm_75.ptx:265) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (sssp_base.1.sm_75.ptx:273) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6inserti9Worklist2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6inserti9Worklist2'.
GPGPU-Sim PTX: pushing kernel '_Z6inserti9Worklist2' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6inserti9Worklist2'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6inserti9Worklist2 
kernel_launch_uid = 1 
gpu_sim_cycle = 5771
gpu_sim_insn = 3080
gpu_ipc =       0.5337
gpu_tot_sim_cycle = 5771
gpu_tot_sim_insn = 3080
gpu_tot_ipc =       0.5337
gpu_tot_issued_cta = 1
gpu_occupancy = 4.9577% 
gpu_tot_occupancy = 4.9577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =       0.0227 GB/Sec
gpu_total_sim_rate=71

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2
	L1D_total_cache_misses = 2
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3392
gpgpu_n_tot_w_icount = 106
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 1
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:2571	W0_Scoreboard:319	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96
single_issue_nums: WS0:34	WS1:24	WS2:24	WS3:24	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 233 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       233         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       200         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3
icnt_total_pkts_simt_to_mem=3
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3
Req_Network_cycles = 5771
Req_Network_injected_packets_per_cycle =       0.0005 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 3
Reply_Network_cycles = 5771
Reply_Network_injected_packets_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 71 (inst/sec)
gpgpu_simulation_rate = 134 (cycle/sec)
gpgpu_silicon_slowdown = 10186567x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a0 (sssp_base.1.sm_75.ptx:50) @%p3 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (sssp_base.1.sm_75.ptx:59) @%p25 bra $L__BB0_30;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (sssp_base.1.sm_75.ptx:59) @%p25 bra $L__BB0_30;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (sssp_base.1.sm_75.ptx:67) @%p5 bra $L__BB0_30;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (sssp_base.1.sm_75.ptx:76) @%p6 bra $L__BB0_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (sssp_base.1.sm_75.ptx:119) not.b32 %r40, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c0 (sssp_base.1.sm_75.ptx:95) @%p7 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (sssp_base.1.sm_75.ptx:111) add.s32 %r65, %r65, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d8 (sssp_base.1.sm_75.ptx:99) @%p8 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (sssp_base.1.sm_75.ptx:111) add.s32 %r65, %r65, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (sssp_base.1.sm_75.ptx:104) @%p9 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (sssp_base.1.sm_75.ptx:111) add.s32 %r65, %r65, 1;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x240 (sssp_base.1.sm_75.ptx:116) @%p10 bra $L__BB0_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (sssp_base.1.sm_75.ptx:119) not.b32 %r40, %r4;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x260 (sssp_base.1.sm_75.ptx:122) @%p11 bra $L__BB0_30;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2d0 (sssp_base.1.sm_75.ptx:139) @%p12 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (sssp_base.1.sm_75.ptx:155) ld.global.u32 %r19, [%rd67+4];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2e8 (sssp_base.1.sm_75.ptx:143) @%p13 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (sssp_base.1.sm_75.ptx:155) ld.global.u32 %r19, [%rd67+4];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x308 (sssp_base.1.sm_75.ptx:148) @%p14 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (sssp_base.1.sm_75.ptx:155) ld.global.u32 %r19, [%rd67+4];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x368 (sssp_base.1.sm_75.ptx:163) @%p15 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (sssp_base.1.sm_75.ptx:179) ld.global.u32 %r22, [%rd67+8];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x380 (sssp_base.1.sm_75.ptx:167) @%p16 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (sssp_base.1.sm_75.ptx:179) ld.global.u32 %r22, [%rd67+8];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3a0 (sssp_base.1.sm_75.ptx:172) @%p17 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (sssp_base.1.sm_75.ptx:179) ld.global.u32 %r22, [%rd67+8];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (sssp_base.1.sm_75.ptx:187) @%p18 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (sssp_base.1.sm_75.ptx:203) ld.global.u32 %r25, [%rd67+12];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x418 (sssp_base.1.sm_75.ptx:191) @%p19 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (sssp_base.1.sm_75.ptx:203) ld.global.u32 %r25, [%rd67+12];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x438 (sssp_base.1.sm_75.ptx:196) @%p20 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (sssp_base.1.sm_75.ptx:203) ld.global.u32 %r25, [%rd67+12];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x498 (sssp_base.1.sm_75.ptx:211) @%p21 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (sssp_base.1.sm_75.ptx:227) add.s32 %r65, %r65, 4;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4b0 (sssp_base.1.sm_75.ptx:215) @%p22 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (sssp_base.1.sm_75.ptx:227) add.s32 %r65, %r65, 4;

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4d0 (sssp_base.1.sm_75.ptx:220) @%p23 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (sssp_base.1.sm_75.ptx:227) add.s32 %r65, %r65, 4;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x510 (sssp_base.1.sm_75.ptx:231) @%p24 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 22378
gpu_sim_insn = 6305
gpu_ipc =       0.2817
gpu_tot_sim_cycle = 28149
gpu_tot_sim_insn = 9385
gpu_tot_ipc =       0.3334
gpu_tot_issued_cta = 2
gpu_occupancy = 3.5552% 
gpu_tot_occupancy = 3.6146% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0035
partiton_level_parallism_total  =       0.0029
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1542 GB/Sec
L2_BW_total  =       0.1272 GB/Sec
gpu_total_sim_rate=146

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 143, Miss = 16, Miss_rate = 0.112, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 145
	L1D_total_cache_misses = 18
	L1D_total_cache_miss_rate = 0.1241
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 24960
gpgpu_n_tot_w_icount = 780
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59
gpgpu_n_mem_write_global = 23
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 415
gpgpu_n_store_insn = 23
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276	W0_Idle:62873	W0_Scoreboard:8659	W1:500	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:280
single_issue_nums: WS0:570	WS1:70	WS2:70	WS3:70	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 920 {40:23,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 560 {40:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184 {8:23,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
maxmflatency = 351 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 226 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	0 	0 	0 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6483         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0      6850         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5687         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8/3 = 2.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         345    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none         345    none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none         584    none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       351         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0       233         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0       200         0       233         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       233         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       233         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       233         0         0         0
dram[9]:          0         0         0         0         0         0       351         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       351         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72181 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.541e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 72159i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000055 
total_CMD = 72183 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 72155 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72181 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72179 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001662
n_activity=122 dram_eff=0.09836
bk0: 0a 72183i bk1: 0a 72184i bk2: 0a 72184i bk3: 0a 72184i bk4: 3a 72159i bk5: 0a 72182i bk6: 0a 72182i bk7: 0a 72182i bk8: 0a 72182i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 72183 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 72147 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72179 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72179 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001662
n_activity=122 dram_eff=0.09836
bk0: 0a 72183i bk1: 0a 72184i bk2: 0a 72184i bk3: 0a 72184i bk4: 0a 72184i bk5: 0a 72184i bk6: 3a 72159i bk7: 0a 72182i bk8: 0a 72182i bk9: 0a 72182i bk10: 0a 72182i bk11: 0a 72182i bk12: 0a 72182i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 72183 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 72147 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72179 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72183 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72183i bk1: 0a 72183i bk2: 0a 72183i bk3: 0a 72183i bk4: 0a 72183i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72183 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72183 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72183 n_nop=72181 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.541e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 72183i bk1: 0a 72184i bk2: 1a 72159i bk3: 0a 72182i bk4: 0a 72182i bk5: 0a 72183i bk6: 0a 72183i bk7: 0a 72183i bk8: 0a 72183i bk9: 0a 72183i bk10: 0a 72183i bk11: 0a 72183i bk12: 0a 72183i bk13: 0a 72183i bk14: 0a 72183i bk15: 0a 72183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000055 
total_CMD = 72183 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 72155 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72183 
n_nop = 72181 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 47, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22, Miss = 3, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 82
L2_total_cache_misses = 12
L2_total_cache_miss_rate = 0.1463
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=82
icnt_total_pkts_simt_to_mem=82
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 82
Req_Network_cycles = 28149
Req_Network_injected_packets_per_cycle =       0.0029 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 82
Reply_Network_cycles = 28149
Reply_Network_injected_packets_per_cycle =        0.0029
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 146 (inst/sec)
gpgpu_simulation_rate = 439 (cycle/sec)
gpgpu_silicon_slowdown = 3109339x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 455394
gpu_sim_insn = 41673
gpu_ipc =       0.0915
gpu_tot_sim_cycle = 483543
gpu_tot_sim_insn = 51058
gpu_tot_ipc =       0.1056
gpu_tot_issued_cta = 3
gpu_occupancy = 3.1416% 
gpu_tot_occupancy = 3.1599% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0119
partiton_level_parallism_total  =       0.0114
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.5211 GB/Sec
L2_BW_total  =       0.4982 GB/Sec
gpu_total_sim_rate=104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 143, Miss = 16, Miss_rate = 0.112, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8891, Miss = 1865, Miss_rate = 0.210, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9036
	L1D_total_cache_misses = 1883
	L1D_total_cache_miss_rate = 0.2084
	L1D_total_cache_pending_hits = 21
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 21
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 575

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 293248
gpgpu_n_tot_w_icount = 9164
gpgpu_n_stall_shd_mem = 4470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4940
gpgpu_n_mem_write_global = 575
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14834
gpgpu_n_store_insn = 1631
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1879
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:468	W0_Idle:1579393	W0_Scoreboard:285135	W1:984	W2:2100	W3:2273	W4:504	W5:538	W6:411	W7:177	W8:204	W9:335	W10:221	W11:296	W12:61	W13:44	W14:164	W15:41	W16:10	W17:41	W18:164	W19:21	W20:41	W21:46	W22:24	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:464
single_issue_nums: WS0:8816	WS1:116	WS2:116	WS3:116	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13424 {8:1678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23000 {40:575,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 130480 {40:3262,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67120 {40:1678,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4600 {8:575,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 130480 {40:3262,}
maxmflatency = 359 
max_icnt2mem_latency = 46 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 225 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:587 	0 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4921 	594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3262 	0 	0 	0 	2253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5510 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	395 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0     28285      6494    103549      6871         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0     19436     64047     32425     77002         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6483      6492    120648    160967         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      6498      6491      6878      8577         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0     14154     58805     54744     11573         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0    103178      6489      6885     33929         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0     32057     76634      6883      6872         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0    120280    160599     28652      6876         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      6496      8208     19806     64416         0         0         0         0      5689         0         0         0 
dram[9]:         0         0         0         0     54373     11201      6850      6874         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      6503     33555      6880      6873         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5687         0      6501      6490     14529     59178         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 16.000000 13.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 12.000000 12.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  1.000000      -nan 12.000000 12.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 594/50 = 11.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        16        13        12        12         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12        12        12        12         0         0         0         0         1         0         0         0 
dram[9]:         0         0         0         0        12        12        16        13         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        12        12        12        12         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0        12        12        12        12         0         0         0         0         0         0         0         0 
total dram reads = 594
min_bank_accesses = 0!
chip skew: 54/48 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        514       569    none      none         342       363       415       379    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         342       379       414       414    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         412       342       378       342    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         415       454       419       415    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         414       395       920       379    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         342       487       362       342    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         487       415       451       362    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         542       414       342       399    none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         363       379       451       379    none      none      none      none        7679    none      none      none  
dram[9]:     none      none      none      none         342       415       466       342    none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         398       342       487       345    none      none      none      none      none      none      none      none  
dram[11]:     none      none        9848    none         379       362       378       415    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351       354       235       234       351       354       351       351       236       236       235       236       234       234       234       234
dram[1]:        234       234       235       234       351       351       351       351       235       236       235       235       235       236       233       235
dram[2]:        233       233       235       235       351       353       351       351       238       236       235       235       233       235       235       233
dram[3]:        234       233       234       234       355       357       359       351       236       235       234       235       234       234       234       233
dram[4]:        234       233       234       234       351       351       351       352       244       236       234       235       233       234       235       233
dram[5]:        233       234       235       234       351       351       358       351       236       237       234       236       234       235       234       234
dram[6]:        234       233       234       234       352       351       358       352       237       236       235       235       234       234       235       233
dram[7]:        234       234       234       234       351       351       351       355       236       236       234       234       234       234       235       235
dram[8]:        234         0       234       234       358       351       351       351       237       237       235       235       353       234       234       233
dram[9]:          0       233       234       234       351       352       351       354       236       237       235       235       236       235       234       233
dram[10]:        233       234       234       234       358       351       356       355       237       237       235       235         0       236       233       235
dram[11]:        233       235       351       235       357       352       351       351       237       235       235       235       234       234       234       234

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239965 n_act=6 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001742
n_activity=1414 dram_eff=0.1528
bk0: 4a 1239996i bk1: 2a 1239998i bk2: 0a 1240027i bk3: 0a 1240027i bk4: 12a 1240002i bk5: 12a 1239996i bk6: 12a 1239999i bk7: 12a 1239999i bk8: 0a 1240023i bk9: 0a 1240023i bk10: 0a 1240023i bk11: 0a 1240023i bk12: 0a 1240023i bk13: 0a 1240025i bk14: 0a 1240026i bk15: 0a 1240026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048780
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 1240025 
util_bw = 216 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 1239673 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239965 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 54 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.90317e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1280 dram_eff=0.15
bk0: 0a 1240026i bk1: 0a 1240027i bk2: 0a 1240027i bk3: 0a 1240027i bk4: 12a 1240002i bk5: 12a 1240000i bk6: 12a 1240000i bk7: 12a 1239999i bk8: 0a 1240022i bk9: 0a 1240023i bk10: 0a 1240024i bk11: 0a 1240024i bk12: 0a 1240024i bk13: 0a 1240025i bk14: 0a 1240025i bk15: 0a 1240026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 1239737 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239968 n_act=4 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000171
n_activity=1295 dram_eff=0.1637
bk0: 0a 1240025i bk1: 0a 1240026i bk2: 0a 1240027i bk3: 0a 1240028i bk4: 16a 1240004i bk5: 13a 1240001i bk6: 12a 1240000i bk7: 12a 1239998i bk8: 0a 1240021i bk9: 0a 1240023i bk10: 0a 1240024i bk11: 0a 1240024i bk12: 0a 1240024i bk13: 0a 1240024i bk14: 0a 1240025i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013514
Bank_Level_Parallism_Col = 1.013889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013889 

BW Util details:
bwutil = 0.000171 
total_CMD = 1240025 
util_bw = 212 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 1239724 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239968 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 53 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1102 dram_eff=0.1742
bk0: 0a 1240025i bk1: 0a 1240026i bk2: 0a 1240026i bk3: 0a 1240027i bk4: 12a 1240002i bk5: 12a 1239983i bk6: 12a 1239994i bk7: 12a 1239999i bk8: 0a 1240022i bk9: 0a 1240024i bk10: 0a 1240024i bk11: 0a 1240025i bk12: 0a 1240025i bk13: 0a 1240025i bk14: 0a 1240025i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174825
Bank_Level_Parallism_Col = 1.171429
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171429 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 1239753 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.30639e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1280 dram_eff=0.15
bk0: 0a 1240026i bk1: 0a 1240028i bk2: 0a 1240028i bk3: 0a 1240028i bk4: 12a 1240004i bk5: 12a 1240002i bk6: 12a 1240000i bk7: 12a 1239998i bk8: 0a 1240022i bk9: 0a 1240023i bk10: 0a 1240023i bk11: 0a 1240023i bk12: 0a 1240023i bk13: 0a 1240023i bk14: 0a 1240024i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 1239737 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1268 dram_eff=0.1514
bk0: 0a 1240027i bk1: 0a 1240028i bk2: 0a 1240028i bk3: 0a 1240028i bk4: 12a 1240003i bk5: 12a 1240001i bk6: 12a 1240000i bk7: 12a 1239999i bk8: 0a 1240022i bk9: 0a 1240022i bk10: 0a 1240023i bk11: 0a 1240024i bk12: 0a 1240024i bk13: 0a 1240024i bk14: 0a 1240024i bk15: 0a 1240024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 1239737 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1230 dram_eff=0.1561
bk0: 0a 1240027i bk1: 0a 1240028i bk2: 0a 1240028i bk3: 0a 1240028i bk4: 12a 1240003i bk5: 12a 1240002i bk6: 12a 1240000i bk7: 12a 1239998i bk8: 0a 1240021i bk9: 0a 1240022i bk10: 0a 1240023i bk11: 0a 1240023i bk12: 0a 1240023i bk13: 0a 1240024i bk14: 0a 1240024i bk15: 0a 1240026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 1239737 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1258 dram_eff=0.1526
bk0: 0a 1240025i bk1: 0a 1240027i bk2: 0a 1240029i bk3: 0a 1240029i bk4: 12a 1240004i bk5: 12a 1240002i bk6: 12a 1240000i bk7: 12a 1239993i bk8: 0a 1240022i bk9: 0a 1240022i bk10: 0a 1240022i bk11: 0a 1240023i bk12: 0a 1240024i bk13: 0a 1240024i bk14: 0a 1240024i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 1239735 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.67722e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239971 n_act=5 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=1336 dram_eff=0.1467
bk0: 0a 1240025i bk1: 0a 1240027i bk2: 0a 1240027i bk3: 0a 1240027i bk4: 12a 1239997i bk5: 12a 1240001i bk6: 12a 1240000i bk7: 12a 1240000i bk8: 0a 1240023i bk9: 0a 1240024i bk10: 0a 1240024i bk11: 0a 1240024i bk12: 1a 1240000i bk13: 0a 1240023i bk14: 0a 1240024i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897959
Row_Buffer_Locality_read = 0.897959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 1240025 
util_bw = 196 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 1239707 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239971 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 49 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.8548e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239968 n_act=4 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000171
n_activity=1295 dram_eff=0.1637
bk0: 0a 1240026i bk1: 0a 1240027i bk2: 0a 1240027i bk3: 0a 1240027i bk4: 12a 1240003i bk5: 12a 1240002i bk6: 16a 1240001i bk7: 13a 1239998i bk8: 0a 1240022i bk9: 0a 1240022i bk10: 0a 1240022i bk11: 0a 1240023i bk12: 0a 1240024i bk13: 0a 1240025i bk14: 0a 1240025i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013514
Bank_Level_Parallism_Col = 1.013889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013889 

BW Util details:
bwutil = 0.000171 
total_CMD = 1240025 
util_bw = 212 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 1239724 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239968 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 53 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239973 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=1111 dram_eff=0.1728
bk0: 0a 1240025i bk1: 0a 1240026i bk2: 0a 1240027i bk3: 0a 1240027i bk4: 12a 1240002i bk5: 12a 1240001i bk6: 12a 1240000i bk7: 12a 1239981i bk8: 0a 1240021i bk9: 0a 1240023i bk10: 0a 1240025i bk11: 0a 1240025i bk12: 0a 1240025i bk13: 0a 1240025i bk14: 0a 1240025i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182482
Bank_Level_Parallism_Col = 1.179104
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179104 

BW Util details:
bwutil = 0.000155 
total_CMD = 1240025 
util_bw = 192 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 1239756 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239973 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.61287e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1240025 n_nop=1239971 n_act=5 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=1309 dram_eff=0.1497
bk0: 0a 1240025i bk1: 0a 1240026i bk2: 1a 1240001i bk3: 0a 1240025i bk4: 12a 1240002i bk5: 12a 1240001i bk6: 12a 1240000i bk7: 12a 1239999i bk8: 0a 1240024i bk9: 0a 1240024i bk10: 0a 1240024i bk11: 0a 1240024i bk12: 0a 1240025i bk13: 0a 1240025i bk14: 0a 1240025i bk15: 0a 1240025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897959
Row_Buffer_Locality_read = 0.897959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 1240025 
util_bw = 196 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 1239709 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1240025 
n_nop = 1239971 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 49 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 151, Miss = 37, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 157, Miss = 34, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 161, Miss = 32, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 153, Miss = 32, Miss_rate = 0.209, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 124, Miss = 36, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 135, Miss = 33, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 32, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 139, Miss = 32, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 194, Miss = 32, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 32, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 149, Miss = 32, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 32, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 182, Miss = 32, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 141, Miss = 32, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1764, Miss = 32, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 150, Miss = 32, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 194, Miss = 36, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 163, Miss = 32, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 194, Miss = 36, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 200, Miss = 33, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 177, Miss = 32, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 187, Miss = 32, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 191, Miss = 37, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 153, Miss = 36, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5515
L2_total_cache_misses = 798
L2_total_cache_miss_rate = 0.1447
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 575
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5515
icnt_total_pkts_simt_to_mem=5515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5515
Req_Network_cycles = 483543
Req_Network_injected_packets_per_cycle =       0.0114 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 5515
Reply_Network_cycles = 483543
Reply_Network_injected_packets_per_cycle =        0.0114
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0034
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 104 (inst/sec)
gpgpu_simulation_rate = 992 (cycle/sec)
gpgpu_silicon_slowdown = 1376008x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 4: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 849978
gpu_sim_insn = 2353279
gpu_ipc =       2.7686
gpu_tot_sim_cycle = 1333521
gpu_tot_sim_insn = 2404337
gpu_tot_ipc =       1.8030
gpu_tot_issued_cta = 10
gpu_occupancy = 17.1396% 
gpu_tot_occupancy = 15.8129% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6054
partiton_level_parallism_total  =       0.3900
partiton_level_parallism_util =       1.9444
partiton_level_parallism_util_total  =       1.9251
L2_BW  =      26.4458 GB/Sec
L2_BW_total  =      17.0370 GB/Sec
gpu_total_sim_rate=1406

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 143, Miss = 16, Miss_rate = 0.112, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8891, Miss = 1865, Miss_rate = 0.210, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[3]: Access = 122397, Miss = 54454, Miss_rate = 0.445, Pending_hits = 711, Reservation_fails = 12317
	L1D_cache_core[4]: Access = 139825, Miss = 70793, Miss_rate = 0.506, Pending_hits = 702, Reservation_fails = 17049
	L1D_cache_core[5]: Access = 141918, Miss = 81481, Miss_rate = 0.574, Pending_hits = 1501, Reservation_fails = 36526
	L1D_cache_core[6]: Access = 99970, Miss = 56947, Miss_rate = 0.570, Pending_hits = 1066, Reservation_fails = 29529
	L1D_cache_core[7]: Access = 144138, Miss = 85169, Miss_rate = 0.591, Pending_hits = 874, Reservation_fails = 34696
	L1D_cache_core[8]: Access = 120102, Miss = 75916, Miss_rate = 0.632, Pending_hits = 1289, Reservation_fails = 41377
	L1D_cache_core[9]: Access = 22100, Miss = 5638, Miss_rate = 0.255, Pending_hits = 50, Reservation_fails = 55
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 799486
	L1D_total_cache_misses = 432281
	L1D_total_cache_miss_rate = 0.5407
	L1D_total_cache_pending_hits = 6214
	L1D_total_cache_reservation_fails = 171549
	L1D_cache_data_port_util = 0.073
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 355868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 363018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 54282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6214
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 779382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20104

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 169718
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1820
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 13489088
gpgpu_n_tot_w_icount = 421534
gpgpu_n_stall_shd_mem = 347906
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500025
gpgpu_n_mem_write_global = 20104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 913095
gpgpu_n_store_insn = 41284
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 276424
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 71482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2389	W0_Idle:7150526	W0_Scoreboard:12173163	W1:127084	W2:68764	W3:41986	W4:33974	W5:21928	W6:18415	W7:11638	W8:8485	W9:6737	W10:7210	W11:5523	W12:6778	W13:5382	W14:4399	W15:3157	W16:3578	W17:4125	W18:3437	W19:3279	W20:2388	W21:2775	W22:3327	W23:1766	W24:2486	W25:2915	W26:2360	W27:3058	W28:2460	W29:2839	W30:2188	W31:2468	W32:4625
single_issue_nums: WS0:98394	WS1:102671	WS2:120178	WS3:100291	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3338400 {8:417300,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804160 {40:20104,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 3309000 {40:82725,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16692000 {40:417300,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 160832 {8:20104,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 3309000 {40:82725,}
maxmflatency = 735 
max_icnt2mem_latency = 214 
maxmrqlatency = 316 
max_icnt2sh_latency = 93 
averagemflatency = 252 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:53625 	150 	296 	634 	570 	353 	192 	85 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	400861 	119111 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	76864 	5431 	407 	23 	396467 	37702 	3235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	384972 	89276 	34809 	9100 	1794 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1132 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        18         8         8        12        12        12        12         4         3         4         4         4         3         3         5 
dram[1]:        18        19        10        16        12        12        12        12         5         5         4         4         4         6         3         3 
dram[2]:        19        17        10         7        16        13        12        12         5         4         4         4         8         4         5         4 
dram[3]:        11        14         7         5        12        12        12        12         4         4         4         4         4         5         4         4 
dram[4]:        33        16         4         4        12        12        12        12         4         2         5         6         5         7         4         6 
dram[5]:        17        26        11         4        12        12        12        12         4         4         4         4         6         8         4         4 
dram[6]:        19        21        10         7        12        12        12        12         4         4         8         7         4         4         4         4 
dram[7]:        14        14         4         5        12        12        12        12         6         5         4         4         4         4         4         5 
dram[8]:        10        18         7         8        12        12        12        12         4         4         6         7         4         4         6        10 
dram[9]:        27        23         8         6        12        12        16        13         7         8         4         9         4         3         8         7 
dram[10]:        25        27         8         9        12        12        12        12         8         5        10         6         4         4         7         4 
dram[11]:        15        34         8         6        13        12        12        12         8         7         4         4         8         7         4         8 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     67485    132023     98579     95183     68628     63755     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     29507    140107     69906    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     79034     70922 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994     61279     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.214286  1.218750  1.188073  1.169082  1.125000  1.122744  1.102639  1.122159  1.116438  1.070707  1.110714  1.103806  1.073913  1.118483  1.089286  1.074074 
dram[1]:  1.248555  1.177778  1.157658  1.154812  1.177359  1.172881  1.064426  1.109091  1.091503  1.099678  1.077465  1.083624  1.093333  1.057851  1.068293  1.070796 
dram[2]:  1.205405  1.270833  1.096525  1.145161  1.118971  1.100304  1.103245  1.101370  1.089109  1.082540  1.090301  1.109091  1.117155  1.133621  1.116883  1.134615 
dram[3]:  1.235669  1.263158  1.106557  1.087500  1.117647  1.133333  1.115274  1.120370  1.090909  1.106109  1.097015  1.086275  1.105485  1.114286  1.066946  1.096618 
dram[4]:  1.323529  1.235602  1.076271  1.102128  1.122024  1.106383  1.112245  1.125850  1.111111  1.064607  1.132231  1.167364  1.117886  1.147410  1.119617  1.066667 
dram[5]:  1.198864  1.251572  1.122881  1.127273  1.141994  1.145773  1.102310  1.118421  1.076453  1.095082  1.164659  1.133333  1.200873  1.120155  1.086957  1.065041 
dram[6]:  1.282353  1.194030  1.150000  1.119835  1.108434  1.102484  1.110368  1.100334  1.095082  1.068404  1.164609  1.129310  1.114943  1.105263  1.098131  1.079439 
dram[7]:  1.184080  1.250000  1.147826  1.100000  1.121495  1.125000  1.140845  1.123333  1.093548  1.102740  1.122530  1.126016  1.133858  1.108614  1.071429  1.118343 
dram[8]:  1.228395  1.226519  1.150442  1.191388  1.134375  1.137931  1.132013  1.184564  1.100000  1.105096  1.089606  1.119863  1.110294  1.119048  1.134409  1.150259 
dram[9]:  1.206522  1.205714  1.154167  1.136752  1.154930  1.165468  1.134185  1.137615  1.142373  1.120253  1.096346  1.110701  1.107570  1.046875  1.151961  1.142857 
dram[10]:  1.289157  1.238994  1.147679  1.140562  1.148276  1.125448  1.118012  1.103976  1.123288  1.130769  1.162879  1.136364  1.083682  1.091703  1.112245  1.135000 
dram[11]:  1.196721  1.218905  1.126016  1.120482  1.178707  1.137037  1.104167  1.120482  1.179688  1.141264  1.115756  1.103896  1.078603  1.084444  1.117647  1.109005 
average row locality = 55907/49652 = 1.125977
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       238       234       258       239       324       311       376       395       326       318       310       319       247       236       244       232 
dram[1]:       216       212       256       275       312       346       380       366       333       341       306       311       246       255       219       241 
dram[2]:       223       183       283       283       347       362       374       402       330       341       326       305       264       261       257       235 
dram[3]:       194       216       269       261       341       357       387       363       348       344       294       277       262       273       253       226 
dram[4]:       225       236       254       257       377       364       327       331       360       379       274       279       274       288       233       271 
dram[5]:       211       199       264       246       378       393       334       340       350       334       289       272       275       289       249       262 
dram[6]:       218       240       275       270       368       355       332       329       334       328       282       261       290       314       235       231 
dram[7]:       238       205       263       286       360       351       324       336       338       322       284       277       286       293       225       189 
dram[8]:       199       222       260       248       363       362       342       353       319       347       304       326       302       280       211       222 
dram[9]:       222       210       276       265       328       324       354       372       336       354       330       301       276       268       235       224 
dram[10]:       214       197       271       284       333       314       359       361       328       294       307       325       258       249       218       227 
dram[11]:       219       245       273       276       310       307       371       372       302       307       347       338       247       244       247       234 
total dram reads = 55829
bank skew: 402/183 = 2.20
chip skew: 4776/4539 = 1.05
number of total write accesses:
dram[0]:         0         0         1         6         0         0         0         0         0         0         1         0         0         0         0         0 
dram[1]:         0         0         4         1         0         0         0         0         1         1         0         0         0         4         0         4 
dram[2]:         0         0         1         1         1         0         0         0         0         0         0         0         9         5         4         4 
dram[3]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         5         4 
dram[4]:         0         0         0         8         0         0         0         0         0         0         0         0         4         0         4         4 
dram[5]:         0         0         4         8         0         0         0         0         2         0         1         0         0         0         4         0 
dram[6]:         0         0         4         4         0         0         0         0         0         0         1         1         4         4         0         0 
dram[7]:         0         0         4         0         0         0         0         1         1         0         0         0         8        12         0         0 
dram[8]:         0         0         0         4         0         1         1         0         0         0         0         1         0         8         0         0 
dram[9]:         0         1         4         4         0         0         1         0         1         0         0         0         8         0         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         0         0         4         4         0         0 
dram[11]:         0         0        11        12         0         0         0         0         0         0         0         2         0         0         0         0 
total dram writes = 211
min_bank_accesses = 0!
chip skew: 26/8 = 3.25
average mf latency per bank:
dram[0]:       1904      2027      1665      1754      1350      1335      1400      1252      4185      4356      2638      2900      2210      1910      2237      2023
dram[1]:       2262      2250      1761      1708      1306      1181      1269      1286      4196      3635      3237      2768      2347      2705      2167      2199
dram[2]:       2252      2335      1987      2049      1422      1172      1204      1282      3811      3471      2497      2723      1932      2230      2048      1797
dram[3]:       2872      2312      1709      1616      1226      1275      1481      1351      3988      3568      2933      2801      2407      2228      2601      2179
dram[4]:       1918      1850      1788      1709      1528      1248     25985      1330      3609      3226      2446      2811      2090      2292      2450      1972
dram[5]:       2094      2389      1777      1699      1329      1567      1269      1193      3098      3945      2910      2946      2389      1915      2162      1850
dram[6]:       2361      2201      1717      1615      1470      1297      1337      1327      3958      3301      2540      2845      2288      2027      2879      2188
dram[7]:       2432      2361      1547      1703      1425      1348      1339      1390      4069      3501      2287      2573      3076      2112      2069      1954
dram[8]:       2275      1830      1846      1802      1294      1444      1469      1451      3874      3263      2512      2369      2054      2039      2157      2277
dram[9]:       1943      2008      2462      2058      1362      1326      1744      1329      4086      4172      2940      3148      2205      2478      2106      2229
dram[10]:       2110      2311      2015      2007      1213      1161      1432      1292      4269      3827      2915      2982      2092      2721      2423      2052
dram[11]:       2023      2154      1851      1597      1273      1300      1415      1347      4971      4224      2581      2239      2318      2217      1994      2160
maximum mf latency per bank:
dram[0]:        475       496       502       489       538       635       492       471       607       495       472       484       487       486       500       467
dram[1]:        499       589       494       596       483       544       479       531       484       485       567       493       460       535       451       485
dram[2]:        480       493       623       474       623       666       481       610       509       628       482       549       473       491       501       530
dram[3]:        478       495       479       544       496       468       475       504       544       488       505       448       506       534       484       485
dram[4]:        719       497       491       522       614       483       516       545       620       614       475       542       477       493       630       735
dram[5]:        471       479       472       514       467       506       493       533       476       554       594       483       450       457       469       474
dram[6]:        476       622       473       450       504       542       477       556       565       534       491       530       477       550       474       495
dram[7]:        459       504       453       456       478       537       450       478       540       492       567       468       463       514       515       479
dram[8]:        507       582       472       498       460       515       478       535       467       484       485       515       573       473       494       500
dram[9]:        463       478       514       552       557       558       520       613       510       518       465       469       493       454       465       514
dram[10]:        486       511       503       479       508       465       484       462       461       500       479       467       475       475       477       472
dram[11]:        511       547       563       465       512       516       507       495       496       492       565       492       495       560       496       473

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3407007 n_act=4117 n_pre=4101 n_ref_event=0 n_req=4612 n_rd=4607 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.005398
n_activity=320738 dram_eff=0.05755
bk0: 238a 3409566i bk1: 234a 3409849i bk2: 258a 3408363i bk3: 239a 3409414i bk4: 324a 3405149i bk5: 311a 3405422i bk6: 376a 3402612i bk7: 395a 3401882i bk8: 326a 3404372i bk9: 318a 3404277i bk10: 310a 3405498i bk11: 319a 3404807i bk12: 247a 3407668i bk13: 236a 3408724i bk14: 244a 3408170i bk15: 232a 3408646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108846
Row_Buffer_Locality_read = 0.108965
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.226589
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.004279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005398 
total_CMD = 3419765 
util_bw = 18460 
Wasted_Col = 88266 
Wasted_Row = 76533 
Idle = 3236506 

BW Util Bottlenecks: 
RCDc_limit = 94458 
RCDWRc_limit = 66 
WTRc_limit = 24 
RTWc_limit = 54 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 24 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 3419765 
n_nop = 3407007 
Read = 4607 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4117 
n_pre = 4101 
n_ref = 0 
n_req = 4612 
total_req = 4615 

Dual Bus Interface Util: 
issued_total_row = 8218 
issued_total_col = 4615 
Row_Bus_Util =  0.002403 
CoL_Bus_Util = 0.001350 
Either_Row_CoL_Bus_Util = 0.003731 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005879 
queue_avg = 0.004050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00404999
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406925 n_act=4152 n_pre=4136 n_ref_event=0 n_req=4621 n_rd=4615 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.005416
n_activity=327749 dram_eff=0.05651
bk0: 216a 3410126i bk1: 212a 3410184i bk2: 256a 3408468i bk3: 275a 3407271i bk4: 312a 3406428i bk5: 346a 3404577i bk6: 380a 3401872i bk7: 366a 3402206i bk8: 333a 3403917i bk9: 341a 3403400i bk10: 306a 3404828i bk11: 311a 3404932i bk12: 246a 3407824i bk13: 255a 3406844i bk14: 219a 3409259i bk15: 241a 3408037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.102575
Row_Buffer_Locality_read = 0.102709
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.224669
Bank_Level_Parallism_Col = 1.080166
Bank_Level_Parallism_Ready = 1.014133
write_to_read_ratio_blp_rw_average = 0.002096
GrpLevelPara = 1.066693 

BW Util details:
bwutil = 0.005416 
total_CMD = 3419765 
util_bw = 18520 
Wasted_Col = 89800 
Wasted_Row = 78757 
Idle = 3232688 

BW Util Bottlenecks: 
RCDc_limit = 95486 
RCDWRc_limit = 78 
WTRc_limit = 0 
RTWc_limit = 80 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 80 

Commands details: 
total_CMD = 3419765 
n_nop = 3406925 
Read = 4615 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 4152 
n_pre = 4136 
n_ref = 0 
n_req = 4621 
total_req = 4630 

Dual Bus Interface Util: 
issued_total_row = 8288 
issued_total_col = 4630 
Row_Bus_Util =  0.002424 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.003755 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.006075 
queue_avg = 0.003934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0039336
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406462 n_act=4291 n_pre=4275 n_ref_event=0 n_req=4786 n_rd=4776 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.005616
n_activity=337269 dram_eff=0.05694
bk0: 223a 3410113i bk1: 183a 3412151i bk2: 283a 3406270i bk3: 283a 3407037i bk4: 347a 3403550i bk5: 362a 3402538i bk6: 374a 3402085i bk7: 402a 3400717i bk8: 330a 3403884i bk9: 341a 3403110i bk10: 326a 3404279i bk11: 305a 3405233i bk12: 264a 3407376i bk13: 261a 3407674i bk14: 257a 3407780i bk15: 235a 3408783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105307
Row_Buffer_Locality_read = 0.105528
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.230863
Bank_Level_Parallism_Col = 1.082328
Bank_Level_Parallism_Ready = 1.022896
write_to_read_ratio_blp_rw_average = 0.003553
GrpLevelPara = 1.065143 

BW Util details:
bwutil = 0.005616 
total_CMD = 3419765 
util_bw = 19204 
Wasted_Col = 92853 
Wasted_Row = 80642 
Idle = 3227066 

BW Util Bottlenecks: 
RCDc_limit = 98713 
RCDWRc_limit = 121 
WTRc_limit = 17 
RTWc_limit = 162 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 17 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3419765 
n_nop = 3406462 
Read = 4776 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 4291 
n_pre = 4275 
n_ref = 0 
n_req = 4786 
total_req = 4801 

Dual Bus Interface Util: 
issued_total_row = 8566 
issued_total_col = 4801 
Row_Bus_Util =  0.002505 
CoL_Bus_Util = 0.001404 
Either_Row_CoL_Bus_Util = 0.003890 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.004811 
queue_avg = 0.006396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00639576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406806 n_act=4191 n_pre=4175 n_ref_event=0 n_req=4670 n_rd=4665 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.005469
n_activity=329460 dram_eff=0.05677
bk0: 194a 3411487i bk1: 216a 3411035i bk2: 269a 3407257i bk3: 261a 3407437i bk4: 341a 3404235i bk5: 357a 3403815i bk6: 387a 3401699i bk7: 363a 3402969i bk8: 348a 3403176i bk9: 344a 3403485i bk10: 294a 3405756i bk11: 277a 3406669i bk12: 262a 3407021i bk13: 273a 3406719i bk14: 253a 3407275i bk15: 226a 3409082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.103854
Row_Buffer_Locality_read = 0.103966
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.223539
Bank_Level_Parallism_Col = 1.081243
Bank_Level_Parallism_Ready = 1.008688
write_to_read_ratio_blp_rw_average = 0.001868
GrpLevelPara = 1.066077 

BW Util details:
bwutil = 0.005469 
total_CMD = 3419765 
util_bw = 18704 
Wasted_Col = 90427 
Wasted_Row = 79130 
Idle = 3231504 

BW Util Bottlenecks: 
RCDc_limit = 96444 
RCDWRc_limit = 60 
WTRc_limit = 7 
RTWc_limit = 90 
CCDLc_limit = 546 
rwq = 0 
CCDLc_limit_alone = 546 
WTRc_limit_alone = 7 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 3419765 
n_nop = 3406806 
Read = 4665 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 4191 
n_pre = 4175 
n_ref = 0 
n_req = 4670 
total_req = 4676 

Dual Bus Interface Util: 
issued_total_row = 8366 
issued_total_col = 4676 
Row_Bus_Util =  0.002446 
CoL_Bus_Util = 0.001367 
Either_Row_CoL_Bus_Util = 0.003789 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.006405 
queue_avg = 0.003608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00360785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406711 n_act=4217 n_pre=4201 n_ref_event=0 n_req=4734 n_rd=4729 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.005555
n_activity=327687 dram_eff=0.05797
bk0: 225a 3410123i bk1: 236a 3409543i bk2: 254a 3407786i bk3: 257a 3407403i bk4: 377a 3401985i bk5: 364a 3402577i bk6: 327a 3404369i bk7: 331a 3404099i bk8: 360a 3402474i bk9: 379a 3400597i bk10: 274a 3406894i bk11: 279a 3406709i bk12: 274a 3406650i bk13: 288a 3406497i bk14: 233a 3408296i bk15: 271a 3405758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111322
Row_Buffer_Locality_read = 0.111440
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.262980
Bank_Level_Parallism_Col = 1.094160
Bank_Level_Parallism_Ready = 1.023745
write_to_read_ratio_blp_rw_average = 0.002442
GrpLevelPara = 1.072303 

BW Util details:
bwutil = 0.005555 
total_CMD = 3419765 
util_bw = 18996 
Wasted_Col = 90129 
Wasted_Row = 79318 
Idle = 3231322 

BW Util Bottlenecks: 
RCDc_limit = 96376 
RCDWRc_limit = 60 
WTRc_limit = 5 
RTWc_limit = 90 
CCDLc_limit = 569 
rwq = 0 
CCDLc_limit_alone = 567 
WTRc_limit_alone = 5 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 3419765 
n_nop = 3406711 
Read = 4729 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 4217 
n_pre = 4201 
n_ref = 0 
n_req = 4734 
total_req = 4749 

Dual Bus Interface Util: 
issued_total_row = 8418 
issued_total_col = 4749 
Row_Bus_Util =  0.002462 
CoL_Bus_Util = 0.001389 
Either_Row_CoL_Bus_Util = 0.003817 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.008656 
queue_avg = 0.007625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00762479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406822 n_act=4164 n_pre=4148 n_ref_event=0 n_req=4692 n_rd=4685 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.005502
n_activity=330850 dram_eff=0.05687
bk0: 211a 3410561i bk1: 199a 3411670i bk2: 264a 3408081i bk3: 246a 3408485i bk4: 378a 3402858i bk5: 393a 3402173i bk6: 334a 3404154i bk7: 340a 3404133i bk8: 350a 3403072i bk9: 334a 3403977i bk10: 289a 3406505i bk11: 272a 3407500i bk12: 275a 3408110i bk13: 289a 3406566i bk14: 249a 3407832i bk15: 262a 3407095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.114237
Row_Buffer_Locality_read = 0.114408
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.206023
Bank_Level_Parallism_Col = 1.080964
Bank_Level_Parallism_Ready = 1.011792
write_to_read_ratio_blp_rw_average = 0.002580
GrpLevelPara = 1.063009 

BW Util details:
bwutil = 0.005502 
total_CMD = 3419765 
util_bw = 18816 
Wasted_Col = 89893 
Wasted_Row = 79313 
Idle = 3231743 

BW Util Bottlenecks: 
RCDc_limit = 95780 
RCDWRc_limit = 86 
WTRc_limit = 0 
RTWc_limit = 97 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 3419765 
n_nop = 3406822 
Read = 4685 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 4164 
n_pre = 4148 
n_ref = 0 
n_req = 4692 
total_req = 4704 

Dual Bus Interface Util: 
issued_total_row = 8312 
issued_total_col = 4704 
Row_Bus_Util =  0.002431 
CoL_Bus_Util = 0.001376 
Either_Row_CoL_Bus_Util = 0.003785 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.005640 
queue_avg = 0.003314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00331397
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406848 n_act=4173 n_pre=4157 n_ref_event=0 n_req=4668 n_rd=4662 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.005474
n_activity=333453 dram_eff=0.05614
bk0: 218a 3410914i bk1: 240a 3409171i bk2: 275a 3407485i bk3: 270a 3407681i bk4: 368a 3403140i bk5: 355a 3403253i bk6: 332a 3404398i bk7: 329a 3404079i bk8: 334a 3403684i bk9: 328a 3403498i bk10: 282a 3406875i bk11: 261a 3407531i bk12: 290a 3406275i bk13: 314a 3404943i bk14: 235a 3408897i bk15: 231a 3408562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107541
Row_Buffer_Locality_read = 0.107679
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.212473
Bank_Level_Parallism_Col = 1.080196
Bank_Level_Parallism_Ready = 1.008921
write_to_read_ratio_blp_rw_average = 0.002229
GrpLevelPara = 1.065597 

BW Util details:
bwutil = 0.005474 
total_CMD = 3419765 
util_bw = 18720 
Wasted_Col = 90278 
Wasted_Row = 79942 
Idle = 3230825 

BW Util Bottlenecks: 
RCDc_limit = 96078 
RCDWRc_limit = 74 
WTRc_limit = 42 
RTWc_limit = 108 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 42 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 3419765 
n_nop = 3406848 
Read = 4662 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 4173 
n_pre = 4157 
n_ref = 0 
n_req = 4668 
total_req = 4680 

Dual Bus Interface Util: 
issued_total_row = 8330 
issued_total_col = 4680 
Row_Bus_Util =  0.002436 
CoL_Bus_Util = 0.001369 
Either_Row_CoL_Bus_Util = 0.003777 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.007200 
queue_avg = 0.005053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00505327
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3407076 n_act=4081 n_pre=4065 n_ref_event=0 n_req=4585 n_rd=4577 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.005384
n_activity=328655 dram_eff=0.05602
bk0: 238a 3409457i bk1: 205a 3411411i bk2: 263a 3408186i bk3: 286a 3406796i bk4: 360a 3403592i bk5: 351a 3403877i bk6: 324a 3405504i bk7: 336a 3404470i bk8: 338a 3403815i bk9: 322a 3404717i bk10: 284a 3406575i bk11: 277a 3407016i bk12: 286a 3406775i bk13: 293a 3405814i bk14: 225a 3409116i bk15: 189a 3411263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111668
Row_Buffer_Locality_read = 0.111864
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.190929
Bank_Level_Parallism_Col = 1.074236
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.003033
GrpLevelPara = 1.060253 

BW Util details:
bwutil = 0.005384 
total_CMD = 3419765 
util_bw = 18412 
Wasted_Col = 88720 
Wasted_Row = 78252 
Idle = 3234381 

BW Util Bottlenecks: 
RCDc_limit = 94015 
RCDWRc_limit = 108 
WTRc_limit = 0 
RTWc_limit = 72 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 70 

Commands details: 
total_CMD = 3419765 
n_nop = 3407076 
Read = 4577 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 4081 
n_pre = 4065 
n_ref = 0 
n_req = 4585 
total_req = 4603 

Dual Bus Interface Util: 
issued_total_row = 8146 
issued_total_col = 4603 
Row_Bus_Util =  0.002382 
CoL_Bus_Util = 0.001346 
Either_Row_CoL_Bus_Util = 0.003710 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.004729 
queue_avg = 0.002491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00249111
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406962 n_act=4104 n_pre=4088 n_ref_event=0 n_req=4666 n_rd=4660 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.005468
n_activity=323290 dram_eff=0.05784
bk0: 199a 3410884i bk1: 222a 3410149i bk2: 260a 3408549i bk3: 248a 3409359i bk4: 363a 3403488i bk5: 362a 3403153i bk6: 342a 3404234i bk7: 353a 3403929i bk8: 319a 3404986i bk9: 347a 3403147i bk10: 304a 3405011i bk11: 326a 3404197i bk12: 302a 3405250i bk13: 280a 3406169i bk14: 211a 3409908i bk15: 222a 3409779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122160
Row_Buffer_Locality_read = 0.122103
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.236946
Bank_Level_Parallism_Col = 1.081256
Bank_Level_Parallism_Ready = 1.007622
write_to_read_ratio_blp_rw_average = 0.001831
GrpLevelPara = 1.066216 

BW Util details:
bwutil = 0.005468 
total_CMD = 3419765 
util_bw = 18700 
Wasted_Col = 88384 
Wasted_Row = 76795 
Idle = 3235886 

BW Util Bottlenecks: 
RCDc_limit = 94164 
RCDWRc_limit = 66 
WTRc_limit = 1 
RTWc_limit = 54 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 1 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 3419765 
n_nop = 3406962 
Read = 4660 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 4104 
n_pre = 4088 
n_ref = 0 
n_req = 4666 
total_req = 4675 

Dual Bus Interface Util: 
issued_total_row = 8192 
issued_total_col = 4675 
Row_Bus_Util =  0.002395 
CoL_Bus_Util = 0.001367 
Either_Row_CoL_Bus_Util = 0.003744 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.004999 
queue_avg = 0.004397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00439679
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406905 n_act=4135 n_pre=4119 n_ref_event=0 n_req=4682 n_rd=4675 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.00549
n_activity=323507 dram_eff=0.05804
bk0: 222a 3410087i bk1: 210a 3410643i bk2: 276a 3407123i bk3: 265a 3407585i bk4: 328a 3405136i bk5: 324a 3405707i bk6: 354a 3403680i bk7: 372a 3402193i bk8: 336a 3404161i bk9: 354a 3403039i bk10: 330a 3404321i bk11: 301a 3405451i bk12: 276a 3406254i bk13: 268a 3406214i bk14: 235a 3408946i bk15: 224a 3409281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118966
Row_Buffer_Locality_read = 0.118930
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.244476
Bank_Level_Parallism_Col = 1.085077
Bank_Level_Parallism_Ready = 1.004637
write_to_read_ratio_blp_rw_average = 0.002463
GrpLevelPara = 1.068444 

BW Util details:
bwutil = 0.005490 
total_CMD = 3419765 
util_bw = 18776 
Wasted_Col = 88539 
Wasted_Row = 77382 
Idle = 3235068 

BW Util Bottlenecks: 
RCDc_limit = 94735 
RCDWRc_limit = 75 
WTRc_limit = 0 
RTWc_limit = 90 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 3419765 
n_nop = 3406905 
Read = 4675 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 4135 
n_pre = 4119 
n_ref = 0 
n_req = 4682 
total_req = 4694 

Dual Bus Interface Util: 
issued_total_row = 8254 
issued_total_col = 4694 
Row_Bus_Util =  0.002414 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.003760 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.006843 
queue_avg = 0.004520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00451961
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3407276 n_act=4005 n_pre=3989 n_ref_event=0 n_req=4543 n_rd=4539 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.005321
n_activity=321299 dram_eff=0.05663
bk0: 214a 3411024i bk1: 197a 3411493i bk2: 271a 3408047i bk3: 284a 3407264i bk4: 333a 3405308i bk5: 314a 3405597i bk6: 359a 3403519i bk7: 361a 3403108i bk8: 328a 3404841i bk9: 294a 3406474i bk10: 307a 3406385i bk11: 325a 3404843i bk12: 258a 3407373i bk13: 249a 3408014i bk14: 218a 3409356i bk15: 227a 3409417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120625
Row_Buffer_Locality_read = 0.120731
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.194506
Bank_Level_Parallism_Col = 1.076102
Bank_Level_Parallism_Ready = 1.012631
write_to_read_ratio_blp_rw_average = 0.001489
GrpLevelPara = 1.062766 

BW Util details:
bwutil = 0.005321 
total_CMD = 3419765 
util_bw = 18196 
Wasted_Col = 87114 
Wasted_Row = 76323 
Idle = 3238132 

BW Util Bottlenecks: 
RCDc_limit = 92340 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 3419765 
n_nop = 3407276 
Read = 4539 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4005 
n_pre = 3989 
n_ref = 0 
n_req = 4543 
total_req = 4549 

Dual Bus Interface Util: 
issued_total_row = 7994 
issued_total_col = 4549 
Row_Bus_Util =  0.002338 
CoL_Bus_Util = 0.001330 
Either_Row_CoL_Bus_Util = 0.003652 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004324 
queue_avg = 0.001870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00187001
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3419765 n_nop=3406978 n_act=4117 n_pre=4101 n_ref_event=0 n_req=4648 n_rd=4639 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.005455
n_activity=323584 dram_eff=0.05765
bk0: 219a 3409767i bk1: 245a 3408761i bk2: 273a 3406955i bk3: 276a 3406823i bk4: 310a 3406231i bk5: 307a 3405905i bk6: 371a 3402371i bk7: 372a 3402511i bk8: 302a 3406261i bk9: 307a 3405489i bk10: 347a 3403081i bk11: 338a 3403673i bk12: 247a 3407663i bk13: 244a 3407655i bk14: 247a 3408131i bk15: 234a 3409099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115749
Row_Buffer_Locality_read = 0.115973
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.245289
Bank_Level_Parallism_Col = 1.089928
Bank_Level_Parallism_Ready = 1.011680
write_to_read_ratio_blp_rw_average = 0.003000
GrpLevelPara = 1.073621 

BW Util details:
bwutil = 0.005455 
total_CMD = 3419765 
util_bw = 18656 
Wasted_Col = 88068 
Wasted_Row = 77346 
Idle = 3235695 

BW Util Bottlenecks: 
RCDc_limit = 94108 
RCDWRc_limit = 121 
WTRc_limit = 24 
RTWc_limit = 90 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 517 
WTRc_limit_alone = 24 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 3419765 
n_nop = 3406978 
Read = 4639 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 4117 
n_pre = 4101 
n_ref = 0 
n_req = 4648 
total_req = 4664 

Dual Bus Interface Util: 
issued_total_row = 8218 
issued_total_col = 4664 
Row_Bus_Util =  0.002403 
CoL_Bus_Util = 0.001364 
Either_Row_CoL_Bus_Util = 0.003739 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.007429 
queue_avg = 0.004321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00432076

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19963, Miss = 2540, Miss_rate = 0.127, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 19555, Miss = 2500, Miss_rate = 0.128, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 20650, Miss = 2484, Miss_rate = 0.120, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 20127, Miss = 2563, Miss_rate = 0.127, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 19993, Miss = 2620, Miss_rate = 0.131, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 19317, Miss = 2588, Miss_rate = 0.134, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[6]: Access = 21714, Miss = 2564, Miss_rate = 0.118, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 19330, Miss = 2530, Miss_rate = 0.131, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 59152, Miss = 2536, Miss_rate = 0.043, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 19427, Miss = 2617, Miss_rate = 0.135, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 19311, Miss = 2562, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 19723, Miss = 2547, Miss_rate = 0.129, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 20911, Miss = 2546, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 18827, Miss = 2540, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 21123, Miss = 2530, Miss_rate = 0.120, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 18549, Miss = 2471, Miss_rate = 0.133, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 19300, Miss = 2516, Miss_rate = 0.130, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[17]: Access = 18950, Miss = 2576, Miss_rate = 0.136, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[18]: Access = 22052, Miss = 2573, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[19]: Access = 21361, Miss = 2534, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 20649, Miss = 2504, Miss_rate = 0.121, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[21]: Access = 19935, Miss = 2467, Miss_rate = 0.124, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[22]: Access = 20844, Miss = 2536, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 19366, Miss = 2543, Miss_rate = 0.131, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 520129
L2_total_cache_misses = 60987
L2_total_cache_miss_rate = 0.1173
L2_total_cache_pending_hits = 178
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 444018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 178
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=520129
icnt_total_pkts_simt_to_mem=520129
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 520129
Req_Network_cycles = 1333521
Req_Network_injected_packets_per_cycle =       0.3900 
Req_Network_conflicts_per_cycle =       0.0155
Req_Network_conflicts_per_cycle_util =       0.0765
Req_Bank_Level_Parallism =       1.9251
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0020
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0163

Reply_Network_injected_packets_num = 520129
Reply_Network_cycles = 1333521
Reply_Network_injected_packets_per_cycle =        0.3900
Reply_Network_conflicts_per_cycle =        0.3368
Reply_Network_conflicts_per_cycle_util =       1.6464
Reply_Bank_Level_Parallism =       1.9067
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0272
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0130
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 29 sec (1709 sec)
gpgpu_simulation_rate = 1406 (inst/sec)
gpgpu_simulation_rate = 780 (cycle/sec)
gpgpu_silicon_slowdown = 1750000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (155,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 2233544
gpu_sim_insn = 38763825
gpu_ipc =      17.3553
gpu_tot_sim_cycle = 3567065
gpu_tot_sim_insn = 41168162
gpu_tot_ipc =      11.5412
gpu_tot_issued_cta = 165
gpu_occupancy = 86.0661% 
gpu_tot_occupancy = 80.9406% 
max_total_param_size = 0
gpu_stall_dramfull = 6970217
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4669
partiton_level_parallism_total  =       3.5690
partiton_level_parallism_util =       7.2937
partiton_level_parallism_util_total  =       6.5477
L2_BW  =     238.7959 GB/Sec
L2_BW_total  =     155.8930 GB/Sec
gpu_total_sim_rate=2335

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 442243, Miss = 361538, Miss_rate = 0.818, Pending_hits = 4554, Reservation_fails = 2276235
	L1D_cache_core[1]: Access = 496657, Miss = 426461, Miss_rate = 0.859, Pending_hits = 5523, Reservation_fails = 2315532
	L1D_cache_core[2]: Access = 465141, Miss = 388010, Miss_rate = 0.834, Pending_hits = 4402, Reservation_fails = 2351014
	L1D_cache_core[3]: Access = 574166, Miss = 436822, Miss_rate = 0.761, Pending_hits = 5047, Reservation_fails = 2384520
	L1D_cache_core[4]: Access = 676564, Miss = 532866, Miss_rate = 0.788, Pending_hits = 6789, Reservation_fails = 2449445
	L1D_cache_core[5]: Access = 591625, Miss = 449964, Miss_rate = 0.761, Pending_hits = 5819, Reservation_fails = 2388895
	L1D_cache_core[6]: Access = 637704, Miss = 521620, Miss_rate = 0.818, Pending_hits = 6877, Reservation_fails = 2496243
	L1D_cache_core[7]: Access = 745326, Miss = 602129, Miss_rate = 0.808, Pending_hits = 8845, Reservation_fails = 2611021
	L1D_cache_core[8]: Access = 564372, Miss = 435909, Miss_rate = 0.772, Pending_hits = 5545, Reservation_fails = 2311093
	L1D_cache_core[9]: Access = 541266, Miss = 445626, Miss_rate = 0.823, Pending_hits = 6242, Reservation_fails = 2405436
	L1D_cache_core[10]: Access = 413053, Miss = 353220, Miss_rate = 0.855, Pending_hits = 4593, Reservation_fails = 2353831
	L1D_cache_core[11]: Access = 395138, Miss = 339541, Miss_rate = 0.859, Pending_hits = 3986, Reservation_fails = 2332929
	L1D_cache_core[12]: Access = 406670, Miss = 354993, Miss_rate = 0.873, Pending_hits = 4083, Reservation_fails = 2404259
	L1D_cache_core[13]: Access = 392420, Miss = 337129, Miss_rate = 0.859, Pending_hits = 4087, Reservation_fails = 2441132
	L1D_cache_core[14]: Access = 471324, Miss = 391402, Miss_rate = 0.830, Pending_hits = 4585, Reservation_fails = 2352830
	L1D_cache_core[15]: Access = 462447, Miss = 385708, Miss_rate = 0.834, Pending_hits = 4487, Reservation_fails = 2277047
	L1D_cache_core[16]: Access = 457462, Miss = 387334, Miss_rate = 0.847, Pending_hits = 4529, Reservation_fails = 2353294
	L1D_cache_core[17]: Access = 457207, Miss = 377291, Miss_rate = 0.825, Pending_hits = 4809, Reservation_fails = 2368407
	L1D_cache_core[18]: Access = 406711, Miss = 346004, Miss_rate = 0.851, Pending_hits = 4156, Reservation_fails = 2438935
	L1D_cache_core[19]: Access = 449459, Miss = 373344, Miss_rate = 0.831, Pending_hits = 4339, Reservation_fails = 2390081
	L1D_cache_core[20]: Access = 521199, Miss = 448837, Miss_rate = 0.861, Pending_hits = 5596, Reservation_fails = 2379514
	L1D_cache_core[21]: Access = 465801, Miss = 391910, Miss_rate = 0.841, Pending_hits = 4659, Reservation_fails = 2276197
	L1D_cache_core[22]: Access = 526979, Miss = 453348, Miss_rate = 0.860, Pending_hits = 5961, Reservation_fails = 2569304
	L1D_cache_core[23]: Access = 484636, Miss = 402011, Miss_rate = 0.830, Pending_hits = 4455, Reservation_fails = 2392049
	L1D_cache_core[24]: Access = 386792, Miss = 331310, Miss_rate = 0.857, Pending_hits = 3813, Reservation_fails = 2288609
	L1D_cache_core[25]: Access = 487727, Miss = 414782, Miss_rate = 0.850, Pending_hits = 5181, Reservation_fails = 2298569
	L1D_cache_core[26]: Access = 519146, Miss = 444924, Miss_rate = 0.857, Pending_hits = 5372, Reservation_fails = 2433599
	L1D_cache_core[27]: Access = 454781, Miss = 375351, Miss_rate = 0.825, Pending_hits = 4426, Reservation_fails = 2227668
	L1D_cache_core[28]: Access = 445063, Miss = 374771, Miss_rate = 0.842, Pending_hits = 4561, Reservation_fails = 2328153
	L1D_cache_core[29]: Access = 506455, Miss = 428244, Miss_rate = 0.846, Pending_hits = 5894, Reservation_fails = 2498763
	L1D_total_cache_accesses = 14845534
	L1D_total_cache_misses = 12312399
	L1D_total_cache_miss_rate = 0.8294
	L1D_total_cache_pending_hits = 153215
	L1D_total_cache_reservation_fails = 71394604
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.180
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2360034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 153215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11489198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71385405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 697762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 153215
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14700209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 145325

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2063672
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2141151
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67180582
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9169
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 165, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3533, 8941, 6331, 4894, 6079, 6014, 4218, 6704, 4187, 4006, 8804, 6180, 3538, 5030, 3661, 3795, 2760, 14430, 5209, 4514, 3770, 4067, 4709, 4779, 7676, 7134, 5544, 8504, 8226, 9133, 9195, 5826, 
gpgpu_n_tot_thrd_icount = 199261280
gpgpu_n_tot_w_icount = 6226915
gpgpu_n_stall_shd_mem = 28607293
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12585451
gpgpu_n_mem_write_global = 145325
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15358453
gpgpu_n_store_insn = 198675
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28086965
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 520328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21170597	W0_Idle:15786476	W0_Scoreboard:227487156	W1:2138748	W2:865178	W3:483273	W4:350232	W5:263693	W6:199746	W7:162766	W8:145294	W9:125437	W10:117019	W11:100153	W12:96430	W13:84042	W14:74494	W15:73748	W16:68451	W17:64586	W18:61869	W19:59564	W20:52667	W21:53378	W22:50692	W23:50134	W24:49990	W25:47872	W26:45849	W27:48640	W28:43673	W29:47707	W30:46979	W31:52478	W32:102133
single_issue_nums: WS0:1545701	WS1:1550304	WS2:1597295	WS3:1533615	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97495680 {8:12186960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5813000 {40:145325,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15939640 {40:398491,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 487478400 {40:12186960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1162600 {8:145325,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15939640 {40:398491,}
maxmflatency = 10325 
max_icnt2mem_latency = 6291 
maxmrqlatency = 5301 
max_icnt2sh_latency = 447 
averagemflatency = 1024 
avg_icnt2mem_latency = 474 
avg_mrq_latency = 224 
avg_icnt2sh_latency = 9 
mrq_lat_table:1016387 	13429 	45827 	100380 	171375 	294092 	499819 	808416 	972049 	484623 	67236 	4906 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3260292 	3687704 	1391072 	2514018 	1430877 	446553 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	194953 	33487 	14322 	10510 	5444640 	1385297 	880402 	983535 	1733807 	1393600 	624945 	31278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8708655 	1820637 	860865 	450077 	390441 	357334 	136851 	5916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1279 	859 	211 	859 	333 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        22        30        26        14        12        12        12        10        20        19        15        13         7         8         6 
dram[1]:        18        28        19        23        31        12        12        15        14        19        10        10         9        10        16        16 
dram[2]:        19        23        21        33        16        13        12        12        12        13         8         7         8         9        14        10 
dram[3]:        25        26        25        15        17        17        13        18         7        17         6         6         7         7        11         7 
dram[4]:        33        31        17        17        12        15        13        12        11        16        12         7         6        21         8         7 
dram[5]:        27        26        25        30        13        14        23        12         7        19         9        11        10         9         7         9 
dram[6]:        20        21        14        15        21        22        12        17         8        19         9         7         6        10         7        14 
dram[7]:        25        14        15        13        12        20        13        12        20        17        14        11         8        12         6         8 
dram[8]:        19        23        25        32        13        27        14        12        17         8        10        13         6        10         6        10 
dram[9]:        27        24        30        29        15        25        16        13        10        15         7         9        18         9         8        10 
dram[10]:        34        27        23        16        13        36        12        12        10        11        10         8         7        15         8         8 
dram[11]:        21        34        27        35        21        14        12        12        15        13         9         9         8         7        15        10 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     79034     70922 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.061644  1.054497  1.049526  1.052878  1.047431  1.057139  1.043374  1.048253  1.044072  1.039353  1.049545  1.044092  1.040900  1.064285  1.046231  1.040043 
dram[1]:  1.063653  1.051958  1.052097  1.066039  1.058862  1.058470  1.053199  1.045756  1.044691  1.065264  1.047674  1.043598  1.054492  1.037089  1.042563  1.055503 
dram[2]:  1.055338  1.056958  1.075073  1.059132  1.045599  1.062828  1.048098  1.044526  1.049705  1.050025  1.054774  1.042660  1.037914  1.051545  1.052547  1.039506 
dram[3]:  1.061515  1.045641  1.053321  1.056714  1.059895  1.063814  1.046386  1.042175  1.051169  1.040680  1.041194  1.043961  1.042163  1.055205  1.048544  1.048890 
dram[4]:  1.047723  1.060611  1.051014  1.058888  1.050801  1.055510  1.049430  1.049544  1.045045  1.048801  1.046551  1.043507  1.052134  1.045239  1.048860  1.039855 
dram[5]:  1.050915  1.066716  1.048392  1.055144  1.044939  1.043511  1.040918  1.034112  1.044303  1.047748  1.052646  1.061874  1.038204  1.053150  1.040118  1.049278 
dram[6]:  1.070353  1.050652  1.045080  1.059953  1.042071  1.046089  1.043653  1.073229  1.047476  1.053767  1.041643  1.037037  1.047929  1.038061  1.047068  1.049762 
dram[7]:  1.054109  1.049098  1.069583  1.061377  1.038132  1.042995  1.063188  1.049360  1.051414  1.052522  1.036391  1.042463  1.041482  1.042142  1.053241  1.059557 
dram[8]:  1.053825  1.071730  1.062067  1.062635  1.059846  1.065151  1.047544  1.039392  1.045597  1.047954  1.039159  1.047615  1.037444  1.050706  1.049111  1.048044 
dram[9]:  1.070413  1.056033  1.064278  1.079843  1.060564  1.048080  1.047878  1.057762  1.050575  1.062084  1.045523  1.051515  1.054244  1.038846  1.048162  1.052005 
dram[10]:  1.060660  1.046743  1.053994  1.053463  1.051014  1.046667  1.054174  1.053697  1.053900  1.041193  1.041791  1.046844  1.041645  1.046220  1.045659  1.063849 
dram[11]:  1.048552  1.049586  1.047720  1.048024  1.055112  1.049452  1.055369  1.059410  1.041491  1.045952  1.039128  1.037870  1.043963  1.051840  1.044142  1.051921 
average row locality = 4478800/4262724 = 1.050690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23219     22680     22339     22897     22842     23196     22961     22701     22588     21770     21696     22099     22701     23859     22007     21571 
dram[1]:     23031     22638     22989     23713     23585     23418     23184     22599     22884     23525     23338     23034     23417     22539     22224     22850 
dram[2]:     22946     23661     23862     23910     23300     24642     22353     22780     23176     23149     23720     23191     21854     22895     22557     21731 
dram[3]:     22951     22229     22643     23254     24018     24541     22396     22638     22330     22203     21933     22234     22321     23124     21680     22470 
dram[4]:     21930     23169     23000     23461     23879     23738     22748     23337     22661     22858     22637     23002     23217     22620     22591     21852 
dram[5]:     22541     23777     22599     22546     22136     22016     21916     21340     22124     23051     22633     23808     21931     22961     21334     22087 
dram[6]:     23581     22445     22378     23385     22199     22531     22621     24197     23292     23196     23046     22665     23214     21752     22209     22285 
dram[7]:     22908     22232     24313     23435     21543     22393     23875     22999     23478     23264     22545     21820     21558     21397     22552     22970 
dram[8]:     22699     23639     23688     24087     23713     24433     22872     22251     22488     22593     22462     22716     21618     23130     22278     22274 
dram[9]:     23883     24055     24686     25388     23774     23767     23074     24483     23052     24036     23188     23969     23446     22718     21934     23336 
dram[10]:     22772     22385     22859     23048     23002     23011     22944     23797     22290     22307     22206     23037     21758     22273     22354     23920 
dram[11]:     22189     22324     22231     22293     23265     23162     23772     23222     22312     22844     22457     21298     22304     22708     22494     21928 
total dram reads = 4387060
bank skew: 25388/21298 = 1.19
chip skew: 378789/358800 = 1.06
number of total write accesses:
dram[0]:       774       760       742       822       729       691       656       667       691       714       709       695       670       774       735       765 
dram[1]:       813       793       770       789       671       722       678       686       731       712       678       702       738       674       687       748 
dram[2]:       781       754       769       793       671       717       678       660       731       655       672       701       699       752       688       746 
dram[3]:       759       710       759       772       705       661       649       643       726       717       711       691       638       706       764       830 
dram[4]:       802       792       756       796       659       730       646       675       712       705       689       733       722       728       800       711 
dram[5]:       738       764       785       779       667       698       707       719       714       710       718       736       692       689       781       793 
dram[6]:       771       781       746       765       680       699       685       660       695       750       688       670       687       730       775       780 
dram[7]:       779       718       781       757       693       711       668       670       674       724       688       692       738       754       774       781 
dram[8]:       749       783       823       782       726       691       669       654       708       770       698       705       735       722       772       800 
dram[9]:       763       750       757       787       727       715       672       691       709       750       725       728       760       711       764       780 
dram[10]:       766       782       760       718       674       672       610       678       739       718       700       682       700       703       722       752 
dram[11]:       774       782       777       763       647       701       715       671       697       694       671       675       708       694       759       792 
total dram writes = 139076
bank skew: 830/610 = 1.36
chip skew: 11789/11376 = 1.04
average mf latency per bank:
dram[0]:       1825      2257      1697      1972      1643      2057      1612      1946      3444      3847      2695      3283      2303      2591      2071      2523
dram[1]:       4379      5142      4520      4670      4292      4425      3967      4389      9414      9714      7340      8089      5281      6425      5398      5500
dram[2]:       2534      2103      2380      1861      2174      1834      2094      1764      4052      3405      3831      2916      2810      2301      2729      2035
dram[3]:       2007      1979      1785      1755      1711      1891      1708      1754      3513      3243      2729      2908      2286      2350      2105      1969
dram[4]:       1755      1908      1745      1667      1761      1726      2082      1730      3036      3354      2670      2769      2235      2239      1929      2094
dram[5]:       1811      1946      1653      1670      1655      1790      1580      1629      2880      3465      2868      2666      2150      2217      1946      1930
dram[6]:       2541      2572      2161      2273      2226      2239      2221      2419      4360      4165      3539      3793      3029      2994      2654      2873
dram[7]:       2155      2123      1917      1936      2005      1923      1973      1782      4050      3272      2861      3017      6292      2366      2260      2095
dram[8]:       2116      2755      1865      2508      2004      2631      1832      2312      3498      4918      2928      3732      2392      3241      2168      2809
dram[9]:       4297      3245      4272      3157      3892      2829      4029      2807      8406      5720      6362      4568      5184      3949      4461      3353
dram[10]:       2342      2016      2210      2048      1965      1832      2079      1897      3969      3455      3047      3112      2649      2635      2362      2211
dram[11]:       1746      1790      1739      1671      1695      1636      1685      1642      3857      3752      2758      2633      2119      2113      1897      1859
maximum mf latency per bank:
dram[0]:       5471      6499      5325      6028      7545      6668      5025      6284      5486      6584      5749      6269      4940      6009      5275      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8049      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       6424      7108      6821      6077      6096      5914      6494      5988      6412      6069      6842      6147      6508      6692      6840      6411
dram[3]:       6868      6003      6896      5635      5828      5677      6217      5427      6343      5368      6314      5615      6063      6440      5713      7641
dram[4]:       6333      8492      6575      6067      6035      6566      5943      5874      6388      6554      6407      5905      6229      5893      6796      6680
dram[5]:       5657      6163      5895      6440      5456      5580      5576      6605      6111      6533      5990      6263      5266      7302      6915      6212
dram[6]:       6381      6454      6348      6215      6264      6155      7035      7825      6266      6554      6017      6391      6386      6288      6534      6604
dram[7]:       5659      6248      5402      6116      5471      5776      5334      5966      5130      6408      5193      6260      5884      6070      5550      6509
dram[8]:       5813      7869      5612      7695      6597      7322      5147      7090      5433      7726      5785      7472      6128     10325      5091      9339
dram[9]:       8191      7252      9391      7431      8966      6438      8627      6692      8724      7479      7625      6359      8459      6461      7899      6378
dram[10]:       5818      5978      5657      5960      5472      6003      6460      5940      5347      5912      5019      5720      6051      6390      5559      6288
dram[11]:       5881      6781      6138      4883      5770      5309      5379      5247      5983      6093      5422      5560      5878      6108      6532      5769

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8252710 n_act=351512 n_pre=351496 n_ref_event=0 n_req=368745 n_rd=361126 n_rd_L2_A=0 n_write=0 n_wr_bk=11594 bw_util=0.163
n_activity=5389278 dram_eff=0.2766
bk0: 23219a 5785003i bk1: 22680a 5844232i bk2: 22339a 5897808i bk3: 22897a 5804722i bk4: 22842a 5804977i bk5: 23196a 5792785i bk6: 22961a 5836778i bk7: 22701a 5886795i bk8: 22588a 5870447i bk9: 21770a 5962150i bk10: 21696a 5954693i bk11: 22099a 5896657i bk12: 22701a 5807121i bk13: 23859a 5684063i bk14: 22007a 5943036i bk15: 21571a 5987911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.046753
Row_Buffer_Locality_read = 0.045054
Row_Buffer_Locality_write = 0.127313
Bank_Level_Parallism = 10.537601
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053290
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.162980 
total_CMD = 9147617 
util_bw = 1490880 
Wasted_Col = 3193125 
Wasted_Row = 367443 
Idle = 4096169 

BW Util Bottlenecks: 
RCDc_limit = 5702586 
RCDWRc_limit = 57709 
WTRc_limit = 382176 
RTWc_limit = 607637 
CCDLc_limit = 292763 
rwq = 0 
CCDLc_limit_alone = 252696 
WTRc_limit_alone = 370530 
RTWc_limit_alone = 579216 

Commands details: 
total_CMD = 9147617 
n_nop = 8252710 
Read = 361126 
Write = 0 
L2_Alloc = 0 
L2_WB = 11594 
n_act = 351512 
n_pre = 351496 
n_ref = 0 
n_req = 368745 
total_req = 372720 

Dual Bus Interface Util: 
issued_total_row = 703008 
issued_total_col = 372720 
Row_Bus_Util =  0.076851 
CoL_Bus_Util = 0.040745 
Either_Row_CoL_Bus_Util = 0.097830 
Issued_on_Two_Bus_Simul_Util = 0.019767 
issued_two_Eff = 0.202056 
queue_avg = 21.791931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.7919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8234770 n_act=357882 n_pre=357866 n_ref_event=0 n_req=376703 n_rd=368968 n_rd_L2_A=0 n_write=0 n_wr_bk=11592 bw_util=0.1664
n_activity=5396803 dram_eff=0.2821
bk0: 23031a 5706894i bk1: 22638a 5742288i bk2: 22989a 5652984i bk3: 23713a 5566895i bk4: 23585a 5585597i bk5: 23418a 5638745i bk6: 23184a 5719736i bk7: 22599a 5771734i bk8: 22884a 5681816i bk9: 23525a 5611916i bk10: 23338a 5623980i bk11: 23034a 5688465i bk12: 23417a 5633199i bk13: 22539a 5755286i bk14: 22224a 5820952i bk15: 22850a 5700776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049976
Row_Buffer_Locality_read = 0.048229
Row_Buffer_Locality_write = 0.133290
Bank_Level_Parallism = 11.078582
Bank_Level_Parallism_Col = 2.144106
Bank_Level_Parallism_Ready = 1.060078
write_to_read_ratio_blp_rw_average = 0.076747
GrpLevelPara = 1.908124 

BW Util details:
bwutil = 0.166408 
total_CMD = 9147617 
util_bw = 1522240 
Wasted_Col = 3202535 
Wasted_Row = 340269 
Idle = 4082573 

BW Util Bottlenecks: 
RCDc_limit = 5774733 
RCDWRc_limit = 58094 
WTRc_limit = 388842 
RTWc_limit = 682413 
CCDLc_limit = 296199 
rwq = 0 
CCDLc_limit_alone = 252493 
WTRc_limit_alone = 376885 
RTWc_limit_alone = 650664 

Commands details: 
total_CMD = 9147617 
n_nop = 8234770 
Read = 368968 
Write = 0 
L2_Alloc = 0 
L2_WB = 11592 
n_act = 357882 
n_pre = 357866 
n_ref = 0 
n_req = 376703 
total_req = 380560 

Dual Bus Interface Util: 
issued_total_row = 715748 
issued_total_col = 380560 
Row_Bus_Util =  0.078244 
CoL_Bus_Util = 0.041602 
Either_Row_CoL_Bus_Util = 0.099791 
Issued_on_Two_Bus_Simul_Util = 0.020056 
issued_two_Eff = 0.200977 
queue_avg = 25.620060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8231474 n_act=358721 n_pre=358705 n_ref_event=0 n_req=377287 n_rd=369727 n_rd_L2_A=0 n_write=0 n_wr_bk=11467 bw_util=0.1667
n_activity=5405316 dram_eff=0.2821
bk0: 22946a 5682490i bk1: 23661a 5591926i bk2: 23862a 5568454i bk3: 23910a 5610537i bk4: 23300a 5685122i bk5: 24642a 5515139i bk6: 22353a 5822117i bk7: 22780a 5774580i bk8: 23176a 5696043i bk9: 23149a 5753874i bk10: 23720a 5626991i bk11: 23191a 5733152i bk12: 21854a 5917333i bk13: 22895a 5738746i bk14: 22557a 5778299i bk15: 21731a 5910319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049233
Row_Buffer_Locality_read = 0.047486
Row_Buffer_Locality_write = 0.134656
Bank_Level_Parallism = 10.942815
Bank_Level_Parallism_Col = 2.119012
Bank_Level_Parallism_Ready = 1.055100
write_to_read_ratio_blp_rw_average = 0.070850
GrpLevelPara = 1.892604 

BW Util details:
bwutil = 0.166686 
total_CMD = 9147617 
util_bw = 1524776 
Wasted_Col = 3215470 
Wasted_Row = 339871 
Idle = 4067500 

BW Util Bottlenecks: 
RCDc_limit = 5797731 
RCDWRc_limit = 56475 
WTRc_limit = 382618 
RTWc_limit = 624454 
CCDLc_limit = 296173 
rwq = 0 
CCDLc_limit_alone = 255517 
WTRc_limit_alone = 371232 
RTWc_limit_alone = 595184 

Commands details: 
total_CMD = 9147617 
n_nop = 8231474 
Read = 369727 
Write = 0 
L2_Alloc = 0 
L2_WB = 11467 
n_act = 358721 
n_pre = 358705 
n_ref = 0 
n_req = 377287 
total_req = 381194 

Dual Bus Interface Util: 
issued_total_row = 717426 
issued_total_col = 381194 
Row_Bus_Util =  0.078428 
CoL_Bus_Util = 0.041671 
Either_Row_CoL_Bus_Util = 0.100151 
Issued_on_Two_Bus_Simul_Util = 0.019948 
issued_two_Eff = 0.199180 
queue_avg = 23.984337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8249963 n_act=352747 n_pre=352731 n_ref_event=0 n_req=370455 n_rd=362965 n_rd_L2_A=0 n_write=0 n_wr_bk=11441 bw_util=0.1637
n_activity=5397233 dram_eff=0.2775
bk0: 22951a 5739840i bk1: 22229a 5863794i bk2: 22643a 5770569i bk3: 23254a 5677019i bk4: 24018a 5620466i bk5: 24541a 5564835i bk6: 22396a 5881370i bk7: 22638a 5846476i bk8: 22330a 5877546i bk9: 22203a 5858844i bk10: 21933a 5930449i bk11: 22234a 5890878i bk12: 22321a 5826757i bk13: 23124a 5727089i bk14: 21680a 5943544i bk15: 22470a 5797775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047817
Row_Buffer_Locality_read = 0.046021
Row_Buffer_Locality_write = 0.134846
Bank_Level_Parallism = 10.691091
Bank_Level_Parallism_Col = 2.108708
Bank_Level_Parallism_Ready = 1.055310
write_to_read_ratio_blp_rw_average = 0.072639
GrpLevelPara = 1.880688 

BW Util details:
bwutil = 0.163717 
total_CMD = 9147617 
util_bw = 1497624 
Wasted_Col = 3203180 
Wasted_Row = 366471 
Idle = 4080342 

BW Util Bottlenecks: 
RCDc_limit = 5724341 
RCDWRc_limit = 56382 
WTRc_limit = 370929 
RTWc_limit = 627385 
CCDLc_limit = 294652 
rwq = 0 
CCDLc_limit_alone = 253212 
WTRc_limit_alone = 359306 
RTWc_limit_alone = 597568 

Commands details: 
total_CMD = 9147617 
n_nop = 8249963 
Read = 362965 
Write = 0 
L2_Alloc = 0 
L2_WB = 11441 
n_act = 352747 
n_pre = 352731 
n_ref = 0 
n_req = 370455 
total_req = 374406 

Dual Bus Interface Util: 
issued_total_row = 705478 
issued_total_col = 374406 
Row_Bus_Util =  0.077122 
CoL_Bus_Util = 0.040929 
Either_Row_CoL_Bus_Util = 0.098130 
Issued_on_Two_Bus_Simul_Util = 0.019921 
issued_two_Eff = 0.203007 
queue_avg = 22.904037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8238587 n_act=356688 n_pre=356672 n_ref_event=0 n_req=374388 n_rd=366700 n_rd_L2_A=0 n_write=0 n_wr_bk=11656 bw_util=0.1654
n_activity=5403297 dram_eff=0.2801
bk0: 21930a 5875974i bk1: 23169a 5711453i bk2: 23000a 5715924i bk3: 23461a 5689862i bk4: 23879a 5614985i bk5: 23738a 5682592i bk6: 22748a 5779906i bk7: 23337a 5688895i bk8: 22661a 5795443i bk9: 22858a 5767720i bk10: 22637a 5791105i bk11: 23002a 5780051i bk12: 23217a 5723073i bk13: 22620a 5840735i bk14: 22591a 5797546i bk15: 21852a 5922323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047304
Row_Buffer_Locality_read = 0.045552
Row_Buffer_Locality_write = 0.130853
Bank_Level_Parallism = 10.785762
Bank_Level_Parallism_Col = 2.107970
Bank_Level_Parallism_Ready = 1.056283
write_to_read_ratio_blp_rw_average = 0.069238
GrpLevelPara = 1.880007 

BW Util details:
bwutil = 0.165445 
total_CMD = 9147617 
util_bw = 1513424 
Wasted_Col = 3216820 
Wasted_Row = 351200 
Idle = 4066173 

BW Util Bottlenecks: 
RCDc_limit = 5775901 
RCDWRc_limit = 58188 
WTRc_limit = 388419 
RTWc_limit = 603251 
CCDLc_limit = 295482 
rwq = 0 
CCDLc_limit_alone = 255549 
WTRc_limit_alone = 376681 
RTWc_limit_alone = 575056 

Commands details: 
total_CMD = 9147617 
n_nop = 8238587 
Read = 366700 
Write = 0 
L2_Alloc = 0 
L2_WB = 11656 
n_act = 356688 
n_pre = 356672 
n_ref = 0 
n_req = 374388 
total_req = 378356 

Dual Bus Interface Util: 
issued_total_row = 713360 
issued_total_col = 378356 
Row_Bus_Util =  0.077983 
CoL_Bus_Util = 0.041361 
Either_Row_CoL_Bus_Util = 0.099373 
Issued_on_Two_Bus_Simul_Util = 0.019971 
issued_two_Eff = 0.200968 
queue_avg = 22.689371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6894
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8249325 n_act=349543 n_pre=349527 n_ref_event=0 n_req=366458 n_rd=358800 n_rd_L2_A=0 n_write=0 n_wr_bk=11690 bw_util=0.162
n_activity=5404514 dram_eff=0.2742
bk0: 22541a 5890332i bk1: 23777a 5747912i bk2: 22599a 5940849i bk3: 22546a 5974807i bk4: 22136a 5993204i bk5: 22016a 6007201i bk6: 21916a 5966316i bk7: 21340a 6051768i bk8: 22124a 5926546i bk9: 23051a 5784318i bk10: 22633a 5872209i bk11: 23808a 5735941i bk12: 21931a 5993209i bk13: 22961a 5850762i bk14: 21334a 6072040i bk15: 22087a 5964581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.046180
Row_Buffer_Locality_read = 0.044476
Row_Buffer_Locality_write = 0.126012
Bank_Level_Parallism = 10.310460
Bank_Level_Parallism_Col = 2.099429
Bank_Level_Parallism_Ready = 1.053826
write_to_read_ratio_blp_rw_average = 0.072729
GrpLevelPara = 1.870931 

BW Util details:
bwutil = 0.162005 
total_CMD = 9147617 
util_bw = 1481960 
Wasted_Col = 3201753 
Wasted_Row = 380000 
Idle = 4083904 

BW Util Bottlenecks: 
RCDc_limit = 5691969 
RCDWRc_limit = 59115 
WTRc_limit = 382360 
RTWc_limit = 628469 
CCDLc_limit = 288915 
rwq = 0 
CCDLc_limit_alone = 247446 
WTRc_limit_alone = 370463 
RTWc_limit_alone = 598897 

Commands details: 
total_CMD = 9147617 
n_nop = 8249325 
Read = 358800 
Write = 0 
L2_Alloc = 0 
L2_WB = 11690 
n_act = 349543 
n_pre = 349527 
n_ref = 0 
n_req = 366458 
total_req = 370490 

Dual Bus Interface Util: 
issued_total_row = 699070 
issued_total_col = 370490 
Row_Bus_Util =  0.076421 
CoL_Bus_Util = 0.040501 
Either_Row_CoL_Bus_Util = 0.098200 
Issued_on_Two_Bus_Simul_Util = 0.018723 
issued_two_Eff = 0.190660 
queue_avg = 21.303316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3033
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8238573 n_act=354982 n_pre=354966 n_ref_event=0 n_req=372627 n_rd=364996 n_rd_L2_A=0 n_write=0 n_wr_bk=11562 bw_util=0.1647
n_activity=5404440 dram_eff=0.2787
bk0: 23581a 5679620i bk1: 22445a 5811513i bk2: 22378a 5869291i bk3: 23385a 5692566i bk4: 22199a 5880706i bk5: 22531a 5853582i bk6: 22621a 5762817i bk7: 24197a 5557293i bk8: 23292a 5696870i bk9: 23196a 5723449i bk10: 23046a 5766206i bk11: 22665a 5815975i bk12: 23214a 5743392i bk13: 21752a 5980577i bk14: 22209a 5881066i bk15: 22285a 5830442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047372
Row_Buffer_Locality_read = 0.045694
Row_Buffer_Locality_write = 0.127637
Bank_Level_Parallism = 10.742869
Bank_Level_Parallism_Col = 2.111179
Bank_Level_Parallism_Ready = 1.053529
write_to_read_ratio_blp_rw_average = 0.070639
GrpLevelPara = 1.887012 

BW Util details:
bwutil = 0.164658 
total_CMD = 9147617 
util_bw = 1506232 
Wasted_Col = 3205846 
Wasted_Row = 356844 
Idle = 4078695 

BW Util Bottlenecks: 
RCDc_limit = 5751908 
RCDWRc_limit = 57856 
WTRc_limit = 382827 
RTWc_limit = 619827 
CCDLc_limit = 288251 
rwq = 0 
CCDLc_limit_alone = 247787 
WTRc_limit_alone = 371538 
RTWc_limit_alone = 590652 

Commands details: 
total_CMD = 9147617 
n_nop = 8238573 
Read = 364996 
Write = 0 
L2_Alloc = 0 
L2_WB = 11562 
n_act = 354982 
n_pre = 354966 
n_ref = 0 
n_req = 372627 
total_req = 376558 

Dual Bus Interface Util: 
issued_total_row = 709948 
issued_total_col = 376558 
Row_Bus_Util =  0.077610 
CoL_Bus_Util = 0.041165 
Either_Row_CoL_Bus_Util = 0.099375 
Issued_on_Two_Bus_Simul_Util = 0.019400 
issued_two_Eff = 0.195218 
queue_avg = 23.493404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4934
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8245527 n_act=353021 n_pre=353005 n_ref_event=0 n_req=370892 n_rd=363282 n_rd_L2_A=0 n_write=0 n_wr_bk=11602 bw_util=0.1639
n_activity=5396608 dram_eff=0.2779
bk0: 22908a 5759833i bk1: 22232a 5863303i bk2: 24313a 5603067i bk3: 23435a 5714460i bk4: 21543a 5994044i bk5: 22393a 5841943i bk6: 23875a 5609087i bk7: 22999a 5746064i bk8: 23478a 5724631i bk9: 23264a 5766121i bk10: 22545a 5871132i bk11: 21820a 5948670i bk12: 21558a 5963998i bk13: 21397a 5997461i bk14: 22552a 5791793i bk15: 22970a 5746316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048205
Row_Buffer_Locality_read = 0.046377
Row_Buffer_Locality_write = 0.135480
Bank_Level_Parallism = 10.688051
Bank_Level_Parallism_Col = 2.114046
Bank_Level_Parallism_Ready = 1.059604
write_to_read_ratio_blp_rw_average = 0.071846
GrpLevelPara = 1.886142 

BW Util details:
bwutil = 0.163926 
total_CMD = 9147617 
util_bw = 1499536 
Wasted_Col = 3195775 
Wasted_Row = 362228 
Idle = 4090078 

BW Util Bottlenecks: 
RCDc_limit = 5722205 
RCDWRc_limit = 57330 
WTRc_limit = 380468 
RTWc_limit = 626435 
CCDLc_limit = 290312 
rwq = 0 
CCDLc_limit_alone = 249644 
WTRc_limit_alone = 369222 
RTWc_limit_alone = 597013 

Commands details: 
total_CMD = 9147617 
n_nop = 8245527 
Read = 363282 
Write = 0 
L2_Alloc = 0 
L2_WB = 11602 
n_act = 353021 
n_pre = 353005 
n_ref = 0 
n_req = 370892 
total_req = 374884 

Dual Bus Interface Util: 
issued_total_row = 706026 
issued_total_col = 374884 
Row_Bus_Util =  0.077181 
CoL_Bus_Util = 0.040982 
Either_Row_CoL_Bus_Util = 0.098615 
Issued_on_Two_Bus_Simul_Util = 0.019548 
issued_two_Eff = 0.198229 
queue_avg = 22.983835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9838
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8236560 n_act=356235 n_pre=356219 n_ref_event=0 n_req=374726 n_rd=366941 n_rd_L2_A=0 n_write=0 n_wr_bk=11787 bw_util=0.1656
n_activity=5400112 dram_eff=0.2805
bk0: 22699a 5734843i bk1: 23639a 5628639i bk2: 23688a 5663843i bk3: 24087a 5593686i bk4: 23713a 5616323i bk5: 24433a 5573657i bk6: 22872a 5799687i bk7: 22251a 5876838i bk8: 22488a 5842929i bk9: 22593a 5822675i bk10: 22462a 5816846i bk11: 22716a 5762868i bk12: 21618a 5951677i bk13: 23130a 5715681i bk14: 22278a 5819750i bk15: 22274a 5794264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049367
Row_Buffer_Locality_read = 0.047656
Row_Buffer_Locality_write = 0.129994
Bank_Level_Parallism = 10.835607
Bank_Level_Parallism_Col = 2.120949
Bank_Level_Parallism_Ready = 1.057730
write_to_read_ratio_blp_rw_average = 0.072739
GrpLevelPara = 1.890615 

BW Util details:
bwutil = 0.165607 
total_CMD = 9147617 
util_bw = 1514912 
Wasted_Col = 3208075 
Wasted_Row = 351881 
Idle = 4072749 

BW Util Bottlenecks: 
RCDc_limit = 5760841 
RCDWRc_limit = 58827 
WTRc_limit = 391323 
RTWc_limit = 636747 
CCDLc_limit = 294455 
rwq = 0 
CCDLc_limit_alone = 252613 
WTRc_limit_alone = 379305 
RTWc_limit_alone = 606923 

Commands details: 
total_CMD = 9147617 
n_nop = 8236560 
Read = 366941 
Write = 0 
L2_Alloc = 0 
L2_WB = 11787 
n_act = 356235 
n_pre = 356219 
n_ref = 0 
n_req = 374726 
total_req = 378728 

Dual Bus Interface Util: 
issued_total_row = 712454 
issued_total_col = 378728 
Row_Bus_Util =  0.077884 
CoL_Bus_Util = 0.041402 
Either_Row_CoL_Bus_Util = 0.099595 
Issued_on_Two_Bus_Simul_Util = 0.019691 
issued_two_Eff = 0.197710 
queue_avg = 23.695181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6952
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8219915 n_act=366289 n_pre=366273 n_ref_event=0 n_req=386665 n_rd=378789 n_rd_L2_A=0 n_write=0 n_wr_bk=11789 bw_util=0.1708
n_activity=5404899 dram_eff=0.2891
bk0: 23883a 5428806i bk1: 24055a 5398843i bk2: 24686a 5344091i bk3: 25388a 5329908i bk4: 23774a 5500972i bk5: 23767a 5521502i bk6: 23074a 5620128i bk7: 24483a 5430226i bk8: 23052a 5646604i bk9: 24036a 5480152i bk10: 23188a 5569314i bk11: 23969a 5510920i bk12: 23446a 5551614i bk13: 22718a 5693062i bk14: 21934a 5781268i bk15: 23336a 5556724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.052723
Row_Buffer_Locality_read = 0.050873
Row_Buffer_Locality_write = 0.141696
Bank_Level_Parallism = 11.524067
Bank_Level_Parallism_Col = 2.170722
Bank_Level_Parallism_Ready = 1.058435
write_to_read_ratio_blp_rw_average = 0.078206
GrpLevelPara = 1.929177 

BW Util details:
bwutil = 0.170789 
total_CMD = 9147617 
util_bw = 1562312 
Wasted_Col = 3214244 
Wasted_Row = 313963 
Idle = 4057098 

BW Util Bottlenecks: 
RCDc_limit = 5864271 
RCDWRc_limit = 57115 
WTRc_limit = 400193 
RTWc_limit = 708245 
CCDLc_limit = 313189 
rwq = 0 
CCDLc_limit_alone = 267323 
WTRc_limit_alone = 388083 
RTWc_limit_alone = 674489 

Commands details: 
total_CMD = 9147617 
n_nop = 8219915 
Read = 378789 
Write = 0 
L2_Alloc = 0 
L2_WB = 11789 
n_act = 366289 
n_pre = 366273 
n_ref = 0 
n_req = 386665 
total_req = 390578 

Dual Bus Interface Util: 
issued_total_row = 732562 
issued_total_col = 390578 
Row_Bus_Util =  0.080082 
CoL_Bus_Util = 0.042697 
Either_Row_CoL_Bus_Util = 0.101415 
Issued_on_Two_Bus_Simul_Util = 0.021365 
issued_two_Eff = 0.210669 
queue_avg = 27.789623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7896
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8243653 n_act=353779 n_pre=353763 n_ref_event=0 n_req=371516 n_rd=363963 n_rd_L2_A=0 n_write=0 n_wr_bk=11376 bw_util=0.1641
n_activity=5394608 dram_eff=0.2783
bk0: 22772a 5753889i bk1: 22385a 5835356i bk2: 22859a 5718206i bk3: 23048a 5744363i bk4: 23002a 5726899i bk5: 23011a 5765210i bk6: 22944a 5743475i bk7: 23797a 5647502i bk8: 22290a 5871948i bk9: 22307a 5849596i bk10: 22206a 5852491i bk11: 23037a 5742788i bk12: 21758a 5940138i bk13: 22273a 5856769i bk14: 22354a 5770743i bk15: 23920a 5586330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047769
Row_Buffer_Locality_read = 0.046139
Row_Buffer_Locality_write = 0.126307
Bank_Level_Parallism = 10.772169
Bank_Level_Parallism_Col = 2.094399
Bank_Level_Parallism_Ready = 1.055653
write_to_read_ratio_blp_rw_average = 0.067955
GrpLevelPara = 1.874724 

BW Util details:
bwutil = 0.164125 
total_CMD = 9147617 
util_bw = 1501356 
Wasted_Col = 3206274 
Wasted_Row = 359826 
Idle = 4080161 

BW Util Bottlenecks: 
RCDc_limit = 5739145 
RCDWRc_limit = 57924 
WTRc_limit = 375805 
RTWc_limit = 583013 
CCDLc_limit = 289117 
rwq = 0 
CCDLc_limit_alone = 250589 
WTRc_limit_alone = 364487 
RTWc_limit_alone = 555803 

Commands details: 
total_CMD = 9147617 
n_nop = 8243653 
Read = 363963 
Write = 0 
L2_Alloc = 0 
L2_WB = 11376 
n_act = 353779 
n_pre = 353763 
n_ref = 0 
n_req = 371516 
total_req = 375339 

Dual Bus Interface Util: 
issued_total_row = 707542 
issued_total_col = 375339 
Row_Bus_Util =  0.077347 
CoL_Bus_Util = 0.041031 
Either_Row_CoL_Bus_Util = 0.098820 
Issued_on_Two_Bus_Simul_Util = 0.019559 
issued_two_Eff = 0.197925 
queue_avg = 23.676470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6765
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9147617 n_nop=8247134 n_act=351420 n_pre=351404 n_ref_event=0 n_req=368338 n_rd=360803 n_rd_L2_A=0 n_write=0 n_wr_bk=11520 bw_util=0.1628
n_activity=5387291 dram_eff=0.2764
bk0: 22189a 5923405i bk1: 22324a 5887748i bk2: 22231a 5915332i bk3: 22293a 5876956i bk4: 23265a 5774695i bk5: 23162a 5772577i bk6: 23772a 5717313i bk7: 23222a 5787301i bk8: 22312a 5919860i bk9: 22844a 5810381i bk10: 22457a 5889222i bk11: 21298a 6068439i bk12: 22304a 5898378i bk13: 22708a 5828759i bk14: 22494a 5871431i bk15: 21928a 5966137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.045950
Row_Buffer_Locality_read = 0.044340
Row_Buffer_Locality_write = 0.123026
Bank_Level_Parallism = 10.495142
Bank_Level_Parallism_Col = 2.102006
Bank_Level_Parallism_Ready = 1.055050
write_to_read_ratio_blp_rw_average = 0.071164
GrpLevelPara = 1.876250 

BW Util details:
bwutil = 0.162807 
total_CMD = 9147617 
util_bw = 1489292 
Wasted_Col = 3198369 
Wasted_Row = 369117 
Idle = 4090839 

BW Util Bottlenecks: 
RCDc_limit = 5712329 
RCDWRc_limit = 57775 
WTRc_limit = 379260 
RTWc_limit = 616714 
CCDLc_limit = 287962 
rwq = 0 
CCDLc_limit_alone = 248081 
WTRc_limit_alone = 368064 
RTWc_limit_alone = 588029 

Commands details: 
total_CMD = 9147617 
n_nop = 8247134 
Read = 360803 
Write = 0 
L2_Alloc = 0 
L2_WB = 11520 
n_act = 351420 
n_pre = 351404 
n_ref = 0 
n_req = 368338 
total_req = 372323 

Dual Bus Interface Util: 
issued_total_row = 702824 
issued_total_col = 372323 
Row_Bus_Util =  0.076831 
CoL_Bus_Util = 0.040702 
Either_Row_CoL_Bus_Util = 0.098439 
Issued_on_Two_Bus_Simul_Util = 0.019094 
issued_two_Eff = 0.193967 
queue_avg = 21.457281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.4573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 539853, Miss = 181390, Miss_rate = 0.336, Pending_hits = 782, Reservation_fails = 0
L2_cache_bank[1]: Access = 504532, Miss = 181809, Miss_rate = 0.360, Pending_hits = 722, Reservation_fails = 810
L2_cache_bank[2]: Access = 526456, Miss = 185688, Miss_rate = 0.353, Pending_hits = 981, Reservation_fails = 1759
L2_cache_bank[3]: Access = 522418, Miss = 185352, Miss_rate = 0.355, Pending_hits = 1058, Reservation_fails = 57
L2_cache_bank[4]: Access = 533675, Miss = 184804, Miss_rate = 0.346, Pending_hits = 741, Reservation_fails = 811
L2_cache_bank[5]: Access = 520409, Miss = 186995, Miss_rate = 0.359, Pending_hits = 692, Reservation_fails = 0
L2_cache_bank[6]: Access = 538083, Miss = 181308, Miss_rate = 0.337, Pending_hits = 731, Reservation_fails = 0
L2_cache_bank[7]: Access = 511599, Miss = 183726, Miss_rate = 0.359, Pending_hits = 692, Reservation_fails = 0
L2_cache_bank[8]: Access = 537260, Miss = 183695, Miss_rate = 0.342, Pending_hits = 750, Reservation_fails = 219
L2_cache_bank[9]: Access = 525328, Miss = 185069, Miss_rate = 0.352, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[10]: Access = 508554, Miss = 178246, Miss_rate = 0.350, Pending_hits = 713, Reservation_fails = 106
L2_cache_bank[11]: Access = 507923, Miss = 182618, Miss_rate = 0.360, Pending_hits = 714, Reservation_fails = 0
L2_cache_bank[12]: Access = 524757, Miss = 183572, Miss_rate = 0.350, Pending_hits = 760, Reservation_fails = 1414
L2_cache_bank[13]: Access = 515955, Miss = 183488, Miss_rate = 0.356, Pending_hits = 818, Reservation_fails = 268
L2_cache_bank[14]: Access = 676957, Miss = 183804, Miss_rate = 0.272, Pending_hits = 682, Reservation_fails = 1107
L2_cache_bank[15]: Access = 509030, Miss = 181542, Miss_rate = 0.357, Pending_hits = 700, Reservation_fails = 0
L2_cache_bank[16]: Access = 512484, Miss = 182854, Miss_rate = 0.357, Pending_hits = 722, Reservation_fails = 0
L2_cache_bank[17]: Access = 497017, Miss = 186159, Miss_rate = 0.375, Pending_hits = 809, Reservation_fails = 614
L2_cache_bank[18]: Access = 518926, Miss = 188073, Miss_rate = 0.362, Pending_hits = 1183, Reservation_fails = 5965
L2_cache_bank[19]: Access = 539199, Miss = 192788, Miss_rate = 0.358, Pending_hits = 1062, Reservation_fails = 318
L2_cache_bank[20]: Access = 540588, Miss = 181219, Miss_rate = 0.335, Pending_hits = 729, Reservation_fails = 0
L2_cache_bank[21]: Access = 545566, Miss = 184810, Miss_rate = 0.339, Pending_hits = 733, Reservation_fails = 0
L2_cache_bank[22]: Access = 542574, Miss = 182064, Miss_rate = 0.336, Pending_hits = 656, Reservation_fails = 0
L2_cache_bank[23]: Access = 531633, Miss = 180819, Miss_rate = 0.340, Pending_hits = 614, Reservation_fails = 0
L2_total_cache_accesses = 12730776
L2_total_cache_misses = 4411892
L2_total_cache_miss_rate = 0.3466
L2_total_cache_pending_hits = 18688
L2_total_cache_reservation_fails = 13448
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8179703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3806958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 580102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18688
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12585451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 145325
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 64
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9919
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3465
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=12730776
icnt_total_pkts_simt_to_mem=12730776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12730776
Req_Network_cycles = 3567065
Req_Network_injected_packets_per_cycle =       3.5690 
Req_Network_conflicts_per_cycle =       7.5883
Req_Network_conflicts_per_cycle_util =      11.8293
Req_Bank_Level_Parallism =       5.5637
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      22.5552
Req_Network_out_buffer_full_per_cycle =       0.2638
Req_Network_out_buffer_avg_util =      23.5873

Reply_Network_injected_packets_num = 12730776
Reply_Network_cycles = 3567065
Reply_Network_injected_packets_per_cycle =        3.5690
Reply_Network_conflicts_per_cycle =        1.7971
Reply_Network_conflicts_per_cycle_util =       2.8198
Reply_Bank_Level_Parallism =       5.5998
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1200
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1190
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 53 min, 48 sec (17628 sec)
gpgpu_simulation_rate = 2335 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 6757425x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (615,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 6: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 3842483
gpu_sim_insn = 85892331
gpu_ipc =      22.3533
gpu_tot_sim_cycle = 7409548
gpu_tot_sim_insn = 127060493
gpu_tot_ipc =      17.1482
gpu_tot_issued_cta = 780
gpu_occupancy = 80.2075% 
gpu_tot_occupancy = 80.4825% 
max_total_param_size = 0
gpu_stall_dramfull = 13565009
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8080
partiton_level_parallism_total  =       5.2487
partiton_level_parallism_util =       8.5891
partiton_level_parallism_util_total  =       7.7937
L2_BW  =     297.3733 GB/Sec
L2_BW_total  =     229.2626 GB/Sec
gpu_total_sim_rate=3037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1396886, Miss = 1182574, Miss_rate = 0.847, Pending_hits = 12324, Reservation_fails = 4768855
	L1D_cache_core[1]: Access = 1501220, Miss = 1290925, Miss_rate = 0.860, Pending_hits = 14839, Reservation_fails = 4912736
	L1D_cache_core[2]: Access = 1460731, Miss = 1231912, Miss_rate = 0.843, Pending_hits = 13651, Reservation_fails = 4651757
	L1D_cache_core[3]: Access = 1605625, Miss = 1330159, Miss_rate = 0.828, Pending_hits = 14405, Reservation_fails = 4451894
	L1D_cache_core[4]: Access = 1695231, Miss = 1407314, Miss_rate = 0.830, Pending_hits = 16657, Reservation_fails = 4990992
	L1D_cache_core[5]: Access = 1536552, Miss = 1265473, Miss_rate = 0.824, Pending_hits = 14154, Reservation_fails = 4890363
	L1D_cache_core[6]: Access = 1658080, Miss = 1402040, Miss_rate = 0.846, Pending_hits = 16291, Reservation_fails = 4991979
	L1D_cache_core[7]: Access = 1801775, Miss = 1503128, Miss_rate = 0.834, Pending_hits = 18842, Reservation_fails = 5172671
	L1D_cache_core[8]: Access = 1549840, Miss = 1286408, Miss_rate = 0.830, Pending_hits = 14455, Reservation_fails = 5435019
	L1D_cache_core[9]: Access = 1596372, Miss = 1366500, Miss_rate = 0.856, Pending_hits = 16028, Reservation_fails = 4604465
	L1D_cache_core[10]: Access = 1432254, Miss = 1242074, Miss_rate = 0.867, Pending_hits = 14033, Reservation_fails = 4533036
	L1D_cache_core[11]: Access = 1372638, Miss = 1177993, Miss_rate = 0.858, Pending_hits = 12539, Reservation_fails = 4708130
	L1D_cache_core[12]: Access = 1499984, Miss = 1308202, Miss_rate = 0.872, Pending_hits = 14736, Reservation_fails = 4952546
	L1D_cache_core[13]: Access = 1429672, Miss = 1241456, Miss_rate = 0.868, Pending_hits = 13838, Reservation_fails = 4953601
	L1D_cache_core[14]: Access = 1455009, Miss = 1248505, Miss_rate = 0.858, Pending_hits = 13241, Reservation_fails = 4766183
	L1D_cache_core[15]: Access = 1467221, Miss = 1237191, Miss_rate = 0.843, Pending_hits = 13598, Reservation_fails = 5003666
	L1D_cache_core[16]: Access = 1451072, Miss = 1245467, Miss_rate = 0.858, Pending_hits = 13142, Reservation_fails = 5031779
	L1D_cache_core[17]: Access = 1426960, Miss = 1199977, Miss_rate = 0.841, Pending_hits = 13170, Reservation_fails = 4703566
	L1D_cache_core[18]: Access = 1394587, Miss = 1194250, Miss_rate = 0.856, Pending_hits = 13094, Reservation_fails = 4769877
	L1D_cache_core[19]: Access = 1389501, Miss = 1167605, Miss_rate = 0.840, Pending_hits = 13060, Reservation_fails = 4554080
	L1D_cache_core[20]: Access = 1524154, Miss = 1303158, Miss_rate = 0.855, Pending_hits = 15268, Reservation_fails = 4377382
	L1D_cache_core[21]: Access = 1483582, Miss = 1262561, Miss_rate = 0.851, Pending_hits = 14781, Reservation_fails = 4476203
	L1D_cache_core[22]: Access = 1540186, Miss = 1337666, Miss_rate = 0.869, Pending_hits = 14780, Reservation_fails = 4703659
	L1D_cache_core[23]: Access = 1426991, Miss = 1198109, Miss_rate = 0.840, Pending_hits = 12067, Reservation_fails = 4672735
	L1D_cache_core[24]: Access = 1372721, Miss = 1176550, Miss_rate = 0.857, Pending_hits = 12682, Reservation_fails = 4681088
	L1D_cache_core[25]: Access = 1470656, Miss = 1269188, Miss_rate = 0.863, Pending_hits = 13897, Reservation_fails = 4480642
	L1D_cache_core[26]: Access = 1615680, Miss = 1396067, Miss_rate = 0.864, Pending_hits = 16275, Reservation_fails = 4668673
	L1D_cache_core[27]: Access = 1467639, Miss = 1246091, Miss_rate = 0.849, Pending_hits = 14117, Reservation_fails = 4660395
	L1D_cache_core[28]: Access = 1472966, Miss = 1264615, Miss_rate = 0.859, Pending_hits = 13869, Reservation_fails = 4569279
	L1D_cache_core[29]: Access = 1458921, Miss = 1235208, Miss_rate = 0.847, Pending_hits = 14772, Reservation_fails = 4825245
	L1D_total_cache_accesses = 44954706
	L1D_total_cache_misses = 38218366
	L1D_total_cache_miss_rate = 0.8502
	L1D_total_cache_pending_hits = 428605
	L1D_total_cache_reservation_fails = 142962496
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.211
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6275041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 428605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36299941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142952603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1695426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 428606
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 153951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 69048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44699013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 255693

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3410054
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9756242
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 129786307
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9863
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 780, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15397, 23547, 17455, 17123, 18978, 17477, 17439, 19048, 12991, 11857, 20583, 16759, 19456, 21202, 11780, 14385, 13945, 27286, 16724, 16950, 16373, 14492, 16403, 22443, 20080, 18416, 14788, 19466, 20287, 21892, 24506, 19427, 
gpgpu_n_tot_thrd_icount = 595079648
gpgpu_n_tot_w_icount = 18596239
gpgpu_n_stall_shd_mem = 60016023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38634695
gpgpu_n_mem_write_global = 255693
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46036211
gpgpu_n_store_insn = 318990
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1795840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 58673147
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1342876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43349310	W0_Idle:21203825	W0_Scoreboard:638430346	W1:6405451	W2:2447696	W3:1414880	W4:1017685	W5:766985	W6:617715	W7:509534	W8:451016	W9:376363	W10:347486	W11:305823	W12:276418	W13:256461	W14:232719	W15:221530	W16:208518	W17:192013	W18:180752	W19:174824	W20:161127	W21:156755	W22:154375	W23:153189	W24:153801	W25:149678	W26:141046	W27:144634	W28:131357	W29:138801	W30:150429	W31:154413	W32:402765
single_issue_nums: WS0:4605760	WS1:4611718	WS2:4685794	WS3:4692967	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 303962928 {8:37995366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10227720 {40:255693,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 25573160 {40:639329,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1519814640 {40:37995366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2045544 {8:255693,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 25573160 {40:639329,}
maxmflatency = 10447 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5301 
max_icnt2sh_latency = 447 
averagemflatency = 814 
avg_icnt2mem_latency = 354 
avg_mrq_latency = 191 
avg_icnt2sh_latency = 13 
mrq_lat_table:3485342 	57926 	162064 	353695 	595335 	884795 	1369676 	2102859 	2419137 	1043236 	152424 	16980 	686 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10260282 	14351647 	4670818 	5866781 	2892298 	847835 	727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	322983 	65232 	27768 	19028 	19964363 	4779433 	2436966 	2706004 	4305710 	2963847 	1233522 	65532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22574194 	5827732 	3368153 	2497107 	2312650 	1740999 	549225 	20328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1323 	2659 	779 	1915 	701 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        22        36        36        57        64        60        60        10        20        19        15        13         8         8        15 
dram[1]:        18        28        36        36        40        64        60        60        14        19        10        10         9        10        16        16 
dram[2]:        19        23        36        36        64        52        60        60        12        13         8        10         8         9        14        10 
dram[3]:        25        26        36        36        64        64        60        58         9        17         9        17         8         7        11         7 
dram[4]:        33        31        36        36        64        60        60        60        11        16        12         8         6        21         8        10 
dram[5]:        27        26        36        36        45        64        60        60        10        19        13        11        19         9        10         9 
dram[6]:        20        21        36        36        64        64        60        60        14        19        11        13         9        10         7        14 
dram[7]:        25        16        36        36        64        43        60        60        20        17        14        11         8        12         8         8 
dram[8]:        19        23        36        36        54        63        57        60        17         8        10        13         8        10        12        10 
dram[9]:        27        24        36        36        35        61        60        60        10        15        12        14        18         9         8        10 
dram[10]:        34        27        36        36        56        53        60        60        10        13        10        10         7        15        13         8 
dram[11]:        21        34        40        40        64        51        56        56        15        13         9         9        10         7        19        10 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.058145  1.052660  1.051509  1.065044  1.050038  1.051674  1.047388  1.051242  1.059690  1.055940  1.062400  1.059590  1.051023  1.060827  1.046844  1.049221 
dram[1]:  1.056815  1.050471  1.049389  1.057397  1.052034  1.049160  1.056605  1.043494  1.046569  1.054359  1.053971  1.051370  1.052428  1.045991  1.046827  1.052963 
dram[2]:  1.051818  1.050203  1.062992  1.052623  1.051235  1.052286  1.045988  1.047659  1.052165  1.044890  1.049576  1.049911  1.047527  1.051633  1.050325  1.043757 
dram[3]:  1.057381  1.052408  1.051619  1.053508  1.053246  1.051039  1.051238  1.047439  1.050423  1.047217  1.048470  1.046777  1.043573  1.048427  1.056087  1.047752 
dram[4]:  1.049605  1.053227  1.046314  1.052915  1.044823  1.049279  1.049273  1.048844  1.047773  1.053734  1.046485  1.055961  1.050653  1.049798  1.049340  1.059676 
dram[5]:  1.051389  1.059149  1.047906  1.054246  1.047010  1.045363  1.045884  1.044935  1.057445  1.054004  1.051496  1.056716  1.045532  1.047694  1.046173  1.046850 
dram[6]:  1.061305  1.053411  1.048839  1.057221  1.048759  1.049000  1.045878  1.055627  1.049849  1.063423  1.044915  1.053967  1.049648  1.049561  1.050196  1.048510 
dram[7]:  1.054514  1.050225  1.056137  1.055919  1.045510  1.048351  1.054529  1.045340  1.050239  1.052537  1.046495  1.048308  1.050419  1.046267  1.050216  1.051719 
dram[8]:  1.047120  1.057041  1.055874  1.055884  1.049349  1.054454  1.046397  1.043572  1.050347  1.045875  1.047654  1.049626  1.042630  1.047775  1.049410  1.049352 
dram[9]:  1.059418  1.055936  1.053659  1.061705  1.053553  1.050014  1.048296  1.049714  1.047902  1.058932  1.051372  1.052901  1.055498  1.052730  1.050035  1.051515 
dram[10]:  1.057804  1.047267  1.054191  1.050371  1.046905  1.046355  1.049330  1.050964  1.059677  1.050472  1.048243  1.052114  1.050650  1.045763  1.046840  1.053343 
dram[11]:  1.048941  1.054271  1.051416  1.048733  1.048737  1.047067  1.048354  1.052042  1.051209  1.049095  1.047214  1.050241  1.046676  1.050241  1.048753  1.049264 
average row locality = 12644155/12029767 = 1.051072
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66808     65286     64938     66935     64817     65775     64205     64979     66786     66693     66772     66861     66453     68440     65118     64800 
dram[1]:     64785     66387     63232     65777     64220     63660     64844     64205     63566     65836     65839     66432     65407     65687     64363     65770 
dram[2]:     63974     63741     66051     65280     63837     64836     62441     63663     65911     63856     64086     65007     63882     64538     64649     63123 
dram[3]:     65814     64549     64293     63677     64648     63411     63471     62680     64450     63848     64754     63085     63310     63819     64740     63804 
dram[4]:     64396     66745     61999     65959     62967     65773     64046     65919     64770     66744     63367     66618     64854     65192     64360     67327 
dram[5]:     65173     67276     64571     64619     63423     63905     64123     63264     65810     65884     64955     67444     64170     65207     64709     65241 
dram[6]:     66920     66907     64975     66601     64216     65158     63444     66235     65914     68059     65041     67078     65588     66541     64691     65008 
dram[7]:     67011     65358     65183     64867     63621     64456     65657     64245     65278     65624     65858     64623     65731     64351     64608     64906 
dram[8]:     63236     63885     64681     65234     61956     63386     63597     62629     63873     63402     63856     64731     62528     63810     63894     63391 
dram[9]:     65318     67246     64461     66333     64070     65353     63841     66156     63696     66864     65227     66466     65829     67520     63993     65391 
dram[10]:     65324     63897     64555     63990     62666     63169     63899     63853     64669     64601     64623     66017     65675     64278     64039     63991 
dram[11]:     64447     67017     64047     64985     62559     64364     63927     64973     65159     65838     65238     65706     63403     65661     63950     64083 
total dram reads = 12453923
bank skew: 68440/61956 = 1.10
chip skew: 1055666/1018089 = 1.04
number of total write accesses:
dram[0]:      1441      1442      1397      1458      1312      1333      1329      1336      1364      1408      1402      1377      1408      1471      1467      1503 
dram[1]:      1452      1477      1468      1471      1279      1378      1263      1321      1384      1353      1379      1456      1457      1402      1450      1487 
dram[2]:      1403      1415      1445      1428      1326      1343      1334      1283      1415      1311      1387      1428      1423      1441      1433      1459 
dram[3]:      1377      1411      1434      1423      1370      1323      1291      1284      1408      1355      1395      1420      1396      1445      1486      1571 
dram[4]:      1487      1412      1400      1440      1360      1379      1305      1348      1333      1402      1424      1393      1440      1398      1508      1470 
dram[5]:      1439      1395      1430      1465      1344      1305      1333      1387      1415      1355      1404      1412      1440      1424      1527      1515 
dram[6]:      1392      1438      1384      1396      1312      1347      1339      1310      1360      1403      1424      1460      1459      1399      1444      1475 
dram[7]:      1405      1443      1461      1397      1275      1324      1337      1281      1361      1367      1426      1399      1432      1493      1472      1517 
dram[8]:      1437      1474      1406      1401      1346      1347      1332      1339      1354      1403      1423      1417      1467      1440      1478      1513 
dram[9]:      1426      1460      1385      1403      1390      1387      1360      1353      1378      1436      1384      1437      1451      1432      1482      1468 
dram[10]:      1426      1459      1389      1371      1322      1319      1248      1307      1362      1408      1451      1385      1416      1423      1460      1487 
dram[11]:      1413      1432      1416      1423      1323      1336      1331      1297      1355      1335      1368      1389      1472      1416      1455      1512 
total dram writes = 269124
bank skew: 1571/1248 = 1.26
chip skew: 22632/22233 = 1.02
average mf latency per bank:
dram[0]:       2847      2385      2690      2349      2620      2247      2495      2217      4839      3271      3625      2977      3544      2754      3156      2598
dram[1]:       2982      3017      2891      2869      2849      2817      2747      2715      5300      5322      4154      4237      3349      3534      3304      3225
dram[2]:       2070      1882      1917      1795      1875      1702      1793      1674      2834      2753      2820      2484      2226      2054      2129      1937
dram[3]:       1904      1951      1800      1812      1695      1809      1862      1759      2900      2715      2530      2678      2136      2179      1994      2036
dram[4]:       1894      2438      1778      2249      1693      2171      2473      2157      2675      3861      2454      3126      2099      2849      2001      2541
dram[5]:       2429      2080      2249      1964      2149      1994      2130      1921      3365      3163      3353      2639      2767      2365      2578      2246
dram[6]:       2079      2734      1969      2585      1947      2507      1922      2606      3076      3678      2763      3740      2429      3059      2313      3064
dram[7]:       1832      1862      1720      1716      1711      1669      1707      1648      2954      2535      2396      2376      3305      2093      1976      1962
dram[8]:       1976      2222      1789      2034      1803      2079      1709      1906      2965      3635      2459      2741      2149      2521      2005      2261
dram[9]:       3052      2555      2987      2492      2864      2349      2848      2283      5433      4181      4123      3365      3609      2879      3250      2708
dram[10]:       2027      1908      1912      1811      1837      1687      1791      1698      3112      2700      2534      2392      2153      2204      2062      2016
dram[11]:       1768      1777      1694      1692      1628      1638      1607      1616      3102      3100      2303      2263      2028      2083      1923      1947
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8049      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      6077      7795      5914      6494      5988      6412      6069      6842      6147      6508      6692      6840      6411
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6214      6440      6422      7641
dram[4]:       6333      8492      6575      6540      6035      7829      5998      8227      6388      8687      6407      8369      6397      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      6928      8388      6889      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7358      7133      7035      7825      6663      7666      6812      8462      6930      7372      6599      9051
dram[7]:       5659      6248      5546      6880      5471      6160      7630      6050      5143      6408      5592      6720      5884      6642      5912      6892
dram[8]:       6068      8578      5612      7695      6597      7322      5387      7090      6323      7726      7672      7472      6890     10325      5091      9339
dram[9]:       8191      8299      9391      7431      8966      6438      8627      8010      8724      7479      7625      6485      8459      6461      7899      7207
dram[10]:       6074      5978      5766      7646      5884      6106      6460      7033      5896      6057      5479      6974      6254      6390      5718      6288
dram[11]:       6185      6781      6138      5114      5994      5489      6115      5247      6055      6093      5801      5560      6385      6108      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16418249 n_act=1016001 n_pre=1015985 n_ref_event=0 n_req=1071493 n_rd=1055666 n_rd_L2_A=0 n_write=0 n_wr_bk=22448 bw_util=0.227
n_activity=14750414 dram_eff=0.2924
bk0: 66808a 9681872i bk1: 65286a 9829971i bk2: 64938a 9858504i bk3: 66935a 9660622i bk4: 64817a 9893555i bk5: 65775a 9790898i bk6: 64205a 9987209i bk7: 64979a 9860833i bk8: 66786a 9610875i bk9: 66693a 9615883i bk10: 66772a 9666631i bk11: 66861a 9641792i bk12: 66453a 9670381i bk13: 68440a 9438344i bk14: 65118a 9848953i bk15: 64800a 9913591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.051796
Row_Buffer_Locality_read = 0.050873
Row_Buffer_Locality_write = 0.113351
Bank_Level_Parallism = 10.529074
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.037023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.226953 
total_CMD = 19001543 
util_bw = 4312456 
Wasted_Col = 9074698 
Wasted_Row = 812447 
Idle = 4801942 

BW Util Bottlenecks: 
RCDc_limit = 16497943 
RCDWRc_limit = 121925 
WTRc_limit = 785122 
RTWc_limit = 1482662 
CCDLc_limit = 865046 
rwq = 0 
CCDLc_limit_alone = 771104 
WTRc_limit_alone = 762354 
RTWc_limit_alone = 1411488 

Commands details: 
total_CMD = 19001543 
n_nop = 16418249 
Read = 1055666 
Write = 0 
L2_Alloc = 0 
L2_WB = 22448 
n_act = 1016001 
n_pre = 1015985 
n_ref = 0 
n_req = 1071493 
total_req = 1078114 

Dual Bus Interface Util: 
issued_total_row = 2031986 
issued_total_col = 1078114 
Row_Bus_Util =  0.106938 
CoL_Bus_Util = 0.056738 
Either_Row_CoL_Bus_Util = 0.135952 
Issued_on_Two_Bus_Simul_Util = 0.027724 
issued_two_Eff = 0.203928 
queue_avg = 29.869122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8691
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16428432 n_act=1004478 n_pre=1004462 n_ref_event=0 n_req=1055952 n_rd=1040010 n_rd_L2_A=0 n_write=0 n_wr_bk=22477 bw_util=0.2237
n_activity=14775054 dram_eff=0.2876
bk0: 64785a 10078169i bk1: 66387a 9936568i bk2: 63232a 10295001i bk3: 65777a 9933240i bk4: 64220a 10070508i bk5: 63660a 10156536i bk6: 64844a 10052880i bk7: 64205a 10151684i bk8: 63566a 10180172i bk9: 65836a 9889986i bk10: 65839a 9927420i bk11: 66432a 9919764i bk12: 65407a 9962204i bk13: 65687a 9947762i bk14: 64363a 10128497i bk15: 65770a 9946918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048751
Row_Buffer_Locality_read = 0.047826
Row_Buffer_Locality_write = 0.109146
Bank_Level_Parallism = 10.184073
Bank_Level_Parallism_Col = 2.040720
Bank_Level_Parallism_Ready = 1.038304
write_to_read_ratio_blp_rw_average = 0.053937
GrpLevelPara = 1.838525 

BW Util details:
bwutil = 0.223663 
total_CMD = 19001543 
util_bw = 4249948 
Wasted_Col = 9114097 
Wasted_Row = 860350 
Idle = 4777148 

BW Util Bottlenecks: 
RCDc_limit = 16429467 
RCDWRc_limit = 124968 
WTRc_limit = 788198 
RTWc_limit = 1323110 
CCDLc_limit = 817361 
rwq = 0 
CCDLc_limit_alone = 732908 
WTRc_limit_alone = 765464 
RTWc_limit_alone = 1261391 

Commands details: 
total_CMD = 19001543 
n_nop = 16428432 
Read = 1040010 
Write = 0 
L2_Alloc = 0 
L2_WB = 22477 
n_act = 1004478 
n_pre = 1004462 
n_ref = 0 
n_req = 1055952 
total_req = 1062487 

Dual Bus Interface Util: 
issued_total_row = 2008940 
issued_total_col = 1062487 
Row_Bus_Util =  0.105725 
CoL_Bus_Util = 0.055916 
Either_Row_CoL_Bus_Util = 0.135416 
Issued_on_Two_Bus_Simul_Util = 0.026225 
issued_two_Eff = 0.193663 
queue_avg = 27.640608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16453904 n_act=994549 n_pre=994533 n_ref_event=0 n_req=1044583 n_rd=1028875 n_rd_L2_A=0 n_write=0 n_wr_bk=22274 bw_util=0.2213
n_activity=14756872 dram_eff=0.2849
bk0: 63974a 10268444i bk1: 63741a 10272875i bk2: 66051a 9948967i bk3: 65280a 10077989i bk4: 63837a 10256031i bk5: 64836a 10142192i bk6: 62441a 10440664i bk7: 63663a 10304807i bk8: 65911a 10049384i bk9: 63856a 10330308i bk10: 64086a 10346059i bk11: 65007a 10192070i bk12: 63882a 10313511i bk13: 64538a 10183556i bk14: 64649a 10188176i bk15: 63123a 10403688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047907
Row_Buffer_Locality_read = 0.046974
Row_Buffer_Locality_write = 0.109053
Bank_Level_Parallism = 9.984696
Bank_Level_Parallism_Col = 2.028661
Bank_Level_Parallism_Ready = 1.036994
write_to_read_ratio_blp_rw_average = 0.053099
GrpLevelPara = 1.827724 

BW Util details:
bwutil = 0.221277 
total_CMD = 19001543 
util_bw = 4204596 
Wasted_Col = 9090946 
Wasted_Row = 896054 
Idle = 4809947 

BW Util Bottlenecks: 
RCDc_limit = 16311429 
RCDWRc_limit = 123210 
WTRc_limit = 778214 
RTWc_limit = 1287320 
CCDLc_limit = 811178 
rwq = 0 
CCDLc_limit_alone = 728653 
WTRc_limit_alone = 756070 
RTWc_limit_alone = 1226939 

Commands details: 
total_CMD = 19001543 
n_nop = 16453904 
Read = 1028875 
Write = 0 
L2_Alloc = 0 
L2_WB = 22274 
n_act = 994549 
n_pre = 994533 
n_ref = 0 
n_req = 1044583 
total_req = 1051149 

Dual Bus Interface Util: 
issued_total_row = 1989082 
issued_total_col = 1051149 
Row_Bus_Util =  0.104680 
CoL_Bus_Util = 0.055319 
Either_Row_CoL_Bus_Util = 0.134075 
Issued_on_Two_Bus_Simul_Util = 0.025924 
issued_two_Eff = 0.193352 
queue_avg = 26.132084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16465351 n_act=990201 n_pre=990185 n_ref_event=0 n_req=1040131 n_rd=1024353 n_rd_L2_A=0 n_write=0 n_wr_bk=22389 bw_util=0.2203
n_activity=14762167 dram_eff=0.2836
bk0: 65814a 10000896i bk1: 64549a 10199650i bk2: 64293a 10183190i bk3: 63677a 10239816i bk4: 64648a 10160206i bk5: 63411a 10299266i bk6: 63471a 10359285i bk7: 62680a 10454544i bk8: 64450a 10245342i bk9: 63848a 10297832i bk10: 64754a 10221995i bk11: 63085a 10447702i bk12: 63310a 10317902i bk13: 63819a 10249984i bk14: 64740a 10180146i bk15: 63804a 10237060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048009
Row_Buffer_Locality_read = 0.047057
Row_Buffer_Locality_write = 0.109836
Bank_Level_Parallism = 9.959461
Bank_Level_Parallism_Col = 2.026485
Bank_Level_Parallism_Ready = 1.036481
write_to_read_ratio_blp_rw_average = 0.053924
GrpLevelPara = 1.825124 

BW Util details:
bwutil = 0.220349 
total_CMD = 19001543 
util_bw = 4186968 
Wasted_Col = 9082645 
Wasted_Row = 921548 
Idle = 4810382 

BW Util Bottlenecks: 
RCDc_limit = 16254835 
RCDWRc_limit = 123582 
WTRc_limit = 773972 
RTWc_limit = 1296790 
CCDLc_limit = 813356 
rwq = 0 
CCDLc_limit_alone = 729045 
WTRc_limit_alone = 751142 
RTWc_limit_alone = 1235309 

Commands details: 
total_CMD = 19001543 
n_nop = 16465351 
Read = 1024353 
Write = 0 
L2_Alloc = 0 
L2_WB = 22389 
n_act = 990201 
n_pre = 990185 
n_ref = 0 
n_req = 1040131 
total_req = 1046742 

Dual Bus Interface Util: 
issued_total_row = 1980386 
issued_total_col = 1046742 
Row_Bus_Util =  0.104222 
CoL_Bus_Util = 0.055087 
Either_Row_CoL_Bus_Util = 0.133473 
Issued_on_Two_Bus_Simul_Util = 0.025837 
issued_two_Eff = 0.193572 
queue_avg = 26.125048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16425185 n_act=1006094 n_pre=1006078 n_ref_event=0 n_req=1056930 n_rd=1041036 n_rd_L2_A=0 n_write=0 n_wr_bk=22499 bw_util=0.2239
n_activity=14791900 dram_eff=0.2876
bk0: 64396a 10175535i bk1: 66745a 9906271i bk2: 61999a 10501068i bk3: 65959a 10003641i bk4: 62967a 10354569i bk5: 65773a 10040810i bk6: 64046a 10159019i bk7: 65919a 9948473i bk8: 64770a 10140766i bk9: 66744a 9867771i bk10: 63367a 10282226i bk11: 66618a 9918435i bk12: 64854a 10095520i bk13: 65192a 10082088i bk14: 64360a 10085544i bk15: 67327a 9845707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048107
Row_Buffer_Locality_read = 0.047164
Row_Buffer_Locality_write = 0.109916
Bank_Level_Parallism = 10.109192
Bank_Level_Parallism_Col = 2.043695
Bank_Level_Parallism_Ready = 1.036877
write_to_read_ratio_blp_rw_average = 0.055211
GrpLevelPara = 1.837177 

BW Util details:
bwutil = 0.223884 
total_CMD = 19001543 
util_bw = 4254140 
Wasted_Col = 9132974 
Wasted_Row = 859332 
Idle = 4755097 

BW Util Bottlenecks: 
RCDc_limit = 16463749 
RCDWRc_limit = 124919 
WTRc_limit = 788972 
RTWc_limit = 1358757 
CCDLc_limit = 830448 
rwq = 0 
CCDLc_limit_alone = 743538 
WTRc_limit_alone = 766310 
RTWc_limit_alone = 1294509 

Commands details: 
total_CMD = 19001543 
n_nop = 16425185 
Read = 1041036 
Write = 0 
L2_Alloc = 0 
L2_WB = 22499 
n_act = 1006094 
n_pre = 1006078 
n_ref = 0 
n_req = 1056930 
total_req = 1063535 

Dual Bus Interface Util: 
issued_total_row = 2012172 
issued_total_col = 1063535 
Row_Bus_Util =  0.105895 
CoL_Bus_Util = 0.055971 
Either_Row_CoL_Bus_Util = 0.135587 
Issued_on_Two_Bus_Simul_Util = 0.026279 
issued_two_Eff = 0.193820 
queue_avg = 27.496803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16433337 n_act=1005256 n_pre=1005240 n_ref_event=0 n_req=1055671 n_rd=1039774 n_rd_L2_A=0 n_write=0 n_wr_bk=22590 bw_util=0.2236
n_activity=14779535 dram_eff=0.2875
bk0: 65173a 10067128i bk1: 67276a 9865142i bk2: 64571a 10193864i bk3: 64619a 10193210i bk4: 63423a 10300543i bk5: 63905a 10276432i bk6: 64123a 10171183i bk7: 63264a 10274242i bk8: 65810a 9950399i bk9: 65884a 9963359i bk10: 64955a 10096290i bk11: 67444a 9796041i bk12: 64170a 10223662i bk13: 65207a 10090584i bk14: 64709a 10139091i bk15: 65241a 10095575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047764
Row_Buffer_Locality_read = 0.046895
Row_Buffer_Locality_write = 0.104611
Bank_Level_Parallism = 10.107191
Bank_Level_Parallism_Col = 2.044309
Bank_Level_Parallism_Ready = 1.036461
write_to_read_ratio_blp_rw_average = 0.055229
GrpLevelPara = 1.838562 

BW Util details:
bwutil = 0.223637 
total_CMD = 19001543 
util_bw = 4249456 
Wasted_Col = 9110772 
Wasted_Row = 861225 
Idle = 4780090 

BW Util Bottlenecks: 
RCDc_limit = 16434962 
RCDWRc_limit = 126198 
WTRc_limit = 785297 
RTWc_limit = 1354342 
CCDLc_limit = 831186 
rwq = 0 
CCDLc_limit_alone = 744275 
WTRc_limit_alone = 762335 
RTWc_limit_alone = 1290393 

Commands details: 
total_CMD = 19001543 
n_nop = 16433337 
Read = 1039774 
Write = 0 
L2_Alloc = 0 
L2_WB = 22590 
n_act = 1005256 
n_pre = 1005240 
n_ref = 0 
n_req = 1055671 
total_req = 1062364 

Dual Bus Interface Util: 
issued_total_row = 2010496 
issued_total_col = 1062364 
Row_Bus_Util =  0.105807 
CoL_Bus_Util = 0.055909 
Either_Row_CoL_Bus_Util = 0.135158 
Issued_on_Two_Bus_Simul_Util = 0.026559 
issued_two_Eff = 0.196501 
queue_avg = 26.477055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4771
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16401971 n_act=1015476 n_pre=1015460 n_ref_event=0 n_req=1068204 n_rd=1052376 n_rd_L2_A=0 n_write=0 n_wr_bk=22342 bw_util=0.2262
n_activity=14811926 dram_eff=0.2902
bk0: 66920a 9842433i bk1: 66907a 9775795i bk2: 64975a 10060225i bk3: 66601a 9855927i bk4: 64216a 10119296i bk5: 65158a 10013957i bk6: 63444a 10166165i bk7: 66235a 9725688i bk8: 65914a 9844467i bk9: 68059a 9666624i bk10: 65041a 9978477i bk11: 67078a 9681166i bk12: 65588a 9953782i bk13: 66541a 9862942i bk14: 64691a 10066495i bk15: 65008a 10019669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.049368
Row_Buffer_Locality_read = 0.048442
Row_Buffer_Locality_write = 0.110943
Bank_Level_Parallism = 10.291116
Bank_Level_Parallism_Col = 2.056317
Bank_Level_Parallism_Ready = 1.036852
write_to_read_ratio_blp_rw_average = 0.055960
GrpLevelPara = 1.849617 

BW Util details:
bwutil = 0.226238 
total_CMD = 19001543 
util_bw = 4298872 
Wasted_Col = 9143269 
Wasted_Row = 824428 
Idle = 4734974 

BW Util Bottlenecks: 
RCDc_limit = 16567407 
RCDWRc_limit = 123025 
WTRc_limit = 785737 
RTWc_limit = 1395964 
CCDLc_limit = 838216 
rwq = 0 
CCDLc_limit_alone = 749459 
WTRc_limit_alone = 763469 
RTWc_limit_alone = 1329475 

Commands details: 
total_CMD = 19001543 
n_nop = 16401971 
Read = 1052376 
Write = 0 
L2_Alloc = 0 
L2_WB = 22342 
n_act = 1015476 
n_pre = 1015460 
n_ref = 0 
n_req = 1068204 
total_req = 1074718 

Dual Bus Interface Util: 
issued_total_row = 2030936 
issued_total_col = 1074718 
Row_Bus_Util =  0.106883 
CoL_Bus_Util = 0.056560 
Either_Row_CoL_Bus_Util = 0.136808 
Issued_on_Two_Bus_Simul_Util = 0.026634 
issued_two_Eff = 0.194679 
queue_avg = 28.692678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6927
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16428356 n_act=1006465 n_pre=1006449 n_ref_event=0 n_req=1057215 n_rd=1041377 n_rd_L2_A=0 n_write=0 n_wr_bk=22390 bw_util=0.2239
n_activity=14762483 dram_eff=0.2882
bk0: 67011a 9822632i bk1: 65358a 10018108i bk2: 65183a 10074284i bk3: 64867a 10128464i bk4: 63621a 10316134i bk5: 64456a 10144902i bk6: 65657a 9924386i bk7: 64245a 10127528i bk8: 65278a 10110980i bk9: 65624a 10037419i bk10: 65858a 10000398i bk11: 64623a 10141067i bk12: 65731a 10010465i bk13: 64351a 10198731i bk14: 64608a 10109296i bk15: 64906a 10040379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048011
Row_Buffer_Locality_read = 0.047034
Row_Buffer_Locality_write = 0.112262
Bank_Level_Parallism = 10.151069
Bank_Level_Parallism_Col = 2.041443
Bank_Level_Parallism_Ready = 1.037978
write_to_read_ratio_blp_rw_average = 0.052767
GrpLevelPara = 1.837947 

BW Util details:
bwutil = 0.223933 
total_CMD = 19001543 
util_bw = 4255068 
Wasted_Col = 9097562 
Wasted_Row = 855198 
Idle = 4793715 

BW Util Bottlenecks: 
RCDc_limit = 16445454 
RCDWRc_limit = 123272 
WTRc_limit = 785821 
RTWc_limit = 1290799 
CCDLc_limit = 828584 
rwq = 0 
CCDLc_limit_alone = 745655 
WTRc_limit_alone = 763700 
RTWc_limit_alone = 1229991 

Commands details: 
total_CMD = 19001543 
n_nop = 16428356 
Read = 1041377 
Write = 0 
L2_Alloc = 0 
L2_WB = 22390 
n_act = 1006465 
n_pre = 1006449 
n_ref = 0 
n_req = 1057215 
total_req = 1063767 

Dual Bus Interface Util: 
issued_total_row = 2012914 
issued_total_col = 1063767 
Row_Bus_Util =  0.105934 
CoL_Bus_Util = 0.055983 
Either_Row_CoL_Bus_Util = 0.135420 
Issued_on_Two_Bus_Simul_Util = 0.026498 
issued_two_Eff = 0.195669 
queue_avg = 25.803539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8035
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16471667 n_act=985277 n_pre=985261 n_ref_event=0 n_req=1034077 n_rd=1018089 n_rd_L2_A=0 n_write=0 n_wr_bk=22577 bw_util=0.2191
n_activity=14726837 dram_eff=0.2827
bk0: 63236a 10386219i bk1: 63885a 10327364i bk2: 64681a 10267844i bk3: 65234a 10189975i bk4: 61956a 10575440i bk5: 63386a 10417263i bk6: 63597a 10376556i bk7: 62629a 10493225i bk8: 63873a 10359666i bk9: 63402a 10389458i bk10: 63856a 10370286i bk11: 64731a 10225705i bk12: 62528a 10524888i bk13: 63810a 10345727i bk14: 63894a 10347763i bk15: 63391a 10384515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047200
Row_Buffer_Locality_read = 0.046231
Row_Buffer_Locality_write = 0.108894
Bank_Level_Parallism = 9.852174
Bank_Level_Parallism_Col = 2.023307
Bank_Level_Parallism_Ready = 1.036990
write_to_read_ratio_blp_rw_average = 0.053695
GrpLevelPara = 1.822552 

BW Util details:
bwutil = 0.219070 
total_CMD = 19001543 
util_bw = 4162664 
Wasted_Col = 9057221 
Wasted_Row = 933133 
Idle = 4848525 

BW Util Bottlenecks: 
RCDc_limit = 16189684 
RCDWRc_limit = 125509 
WTRc_limit = 782262 
RTWc_limit = 1284109 
CCDLc_limit = 800966 
rwq = 0 
CCDLc_limit_alone = 717914 
WTRc_limit_alone = 759671 
RTWc_limit_alone = 1223648 

Commands details: 
total_CMD = 19001543 
n_nop = 16471667 
Read = 1018089 
Write = 0 
L2_Alloc = 0 
L2_WB = 22577 
n_act = 985277 
n_pre = 985261 
n_ref = 0 
n_req = 1034077 
total_req = 1040666 

Dual Bus Interface Util: 
issued_total_row = 1970538 
issued_total_col = 1040666 
Row_Bus_Util =  0.103704 
CoL_Bus_Util = 0.054767 
Either_Row_CoL_Bus_Util = 0.133141 
Issued_on_Two_Bus_Simul_Util = 0.025331 
issued_two_Eff = 0.190258 
queue_avg = 25.237930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2379
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16425708 n_act=1009998 n_pre=1009982 n_ref_event=0 n_req=1063867 n_rd=1047764 n_rd_L2_A=0 n_write=0 n_wr_bk=22632 bw_util=0.2253
n_activity=14789314 dram_eff=0.2895
bk0: 65318a 9853165i bk1: 67246a 9584792i bk2: 64461a 9954794i bk3: 66333a 9784384i bk4: 64070a 9972891i bk5: 65353a 9867939i bk6: 63841a 10027026i bk7: 66156a 9764524i bk8: 63696a 10115038i bk9: 66864a 9728472i bk10: 65227a 9816402i bk11: 66466a 9742126i bk12: 65829a 9727255i bk13: 67520a 9610344i bk14: 63993a 10010640i bk15: 65391a 9848176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.050644
Row_Buffer_Locality_read = 0.049635
Row_Buffer_Locality_write = 0.116314
Bank_Level_Parallism = 10.403911
Bank_Level_Parallism_Col = 2.062138
Bank_Level_Parallism_Ready = 1.038505
write_to_read_ratio_blp_rw_average = 0.058155
GrpLevelPara = 1.853526 

BW Util details:
bwutil = 0.225328 
total_CMD = 19001543 
util_bw = 4281584 
Wasted_Col = 9101195 
Wasted_Row = 849994 
Idle = 4768770 

BW Util Bottlenecks: 
RCDc_limit = 16460996 
RCDWRc_limit = 123979 
WTRc_limit = 795777 
RTWc_limit = 1440912 
CCDLc_limit = 841812 
rwq = 0 
CCDLc_limit_alone = 750183 
WTRc_limit_alone = 772910 
RTWc_limit_alone = 1372150 

Commands details: 
total_CMD = 19001543 
n_nop = 16425708 
Read = 1047764 
Write = 0 
L2_Alloc = 0 
L2_WB = 22632 
n_act = 1009998 
n_pre = 1009982 
n_ref = 0 
n_req = 1063867 
total_req = 1070396 

Dual Bus Interface Util: 
issued_total_row = 2019980 
issued_total_col = 1070396 
Row_Bus_Util =  0.106306 
CoL_Bus_Util = 0.056332 
Either_Row_CoL_Bus_Util = 0.135559 
Issued_on_Two_Bus_Simul_Util = 0.027079 
issued_two_Eff = 0.199757 
queue_avg = 29.857639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16457094 n_act=994585 n_pre=994569 n_ref_event=0 n_req=1044954 n_rd=1029246 n_rd_L2_A=0 n_write=0 n_wr_bk=22233 bw_util=0.2213
n_activity=14757323 dram_eff=0.285
bk0: 65324a 10030215i bk1: 63897a 10245798i bk2: 64555a 10097710i bk3: 63990a 10228816i bk4: 62666a 10367765i bk5: 63169a 10356857i bk6: 63899a 10164058i bk7: 63853a 10226176i bk8: 64669a 10191897i bk9: 64601a 10130417i bk10: 64623a 10115265i bk11: 66017a 9965410i bk12: 65675a 10080451i bk13: 64278a 10239478i bk14: 64039a 10172450i bk15: 63991a 10158548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.048212
Row_Buffer_Locality_read = 0.047282
Row_Buffer_Locality_write = 0.109116
Bank_Level_Parallism = 10.046496
Bank_Level_Parallism_Col = 2.026441
Bank_Level_Parallism_Ready = 1.037317
write_to_read_ratio_blp_rw_average = 0.052570
GrpLevelPara = 1.825706 

BW Util details:
bwutil = 0.221346 
total_CMD = 19001543 
util_bw = 4205916 
Wasted_Col = 9088530 
Wasted_Row = 905020 
Idle = 4802077 

BW Util Bottlenecks: 
RCDc_limit = 16307656 
RCDWRc_limit = 123752 
WTRc_limit = 768319 
RTWc_limit = 1263498 
CCDLc_limit = 815401 
rwq = 0 
CCDLc_limit_alone = 733845 
WTRc_limit_alone = 746317 
RTWc_limit_alone = 1203944 

Commands details: 
total_CMD = 19001543 
n_nop = 16457094 
Read = 1029246 
Write = 0 
L2_Alloc = 0 
L2_WB = 22233 
n_act = 994585 
n_pre = 994569 
n_ref = 0 
n_req = 1044954 
total_req = 1051479 

Dual Bus Interface Util: 
issued_total_row = 1989154 
issued_total_col = 1051479 
Row_Bus_Util =  0.104684 
CoL_Bus_Util = 0.055337 
Either_Row_CoL_Bus_Util = 0.133907 
Issued_on_Two_Bus_Simul_Util = 0.026113 
issued_two_Eff = 0.195006 
queue_avg = 26.614206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6142
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19001543 n_nop=16436292 n_act=1001482 n_pre=1001466 n_ref_event=0 n_req=1051078 n_rd=1035357 n_rd_L2_A=0 n_write=0 n_wr_bk=22273 bw_util=0.2226
n_activity=14770740 dram_eff=0.2864
bk0: 64447a 10176209i bk1: 67017a 9936602i bk2: 64047a 10289177i bk3: 64985a 10165438i bk4: 62559a 10472195i bk5: 64364a 10232069i bk6: 63927a 10255714i bk7: 64973a 10160933i bk8: 65159a 10087937i bk9: 65838a 10032368i bk10: 65238a 10098600i bk11: 65706a 10119573i bk12: 63403a 10331387i bk13: 65661a 10032952i bk14: 63950a 10214155i bk15: 64083a 10236051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.047193
Row_Buffer_Locality_read = 0.046299
Row_Buffer_Locality_write = 0.106037
Bank_Level_Parallism = 10.026923
Bank_Level_Parallism_Col = 2.027781
Bank_Level_Parallism_Ready = 1.036192
write_to_read_ratio_blp_rw_average = 0.051497
GrpLevelPara = 1.828173 

BW Util details:
bwutil = 0.222641 
total_CMD = 19001543 
util_bw = 4230520 
Wasted_Col = 9114425 
Wasted_Row = 874479 
Idle = 4782119 

BW Util Bottlenecks: 
RCDc_limit = 16410945 
RCDWRc_limit = 123986 
WTRc_limit = 781852 
RTWc_limit = 1247918 
CCDLc_limit = 817907 
rwq = 0 
CCDLc_limit_alone = 737038 
WTRc_limit_alone = 759741 
RTWc_limit_alone = 1189160 

Commands details: 
total_CMD = 19001543 
n_nop = 16436292 
Read = 1035357 
Write = 0 
L2_Alloc = 0 
L2_WB = 22273 
n_act = 1001482 
n_pre = 1001466 
n_ref = 0 
n_req = 1051078 
total_req = 1057630 

Dual Bus Interface Util: 
issued_total_row = 2002948 
issued_total_col = 1057630 
Row_Bus_Util =  0.105410 
CoL_Bus_Util = 0.055660 
Either_Row_CoL_Bus_Util = 0.135002 
Issued_on_Two_Bus_Simul_Util = 0.026068 
issued_two_Eff = 0.193091 
queue_avg = 25.846014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1625256, Miss = 527562, Miss_rate = 0.325, Pending_hits = 2840, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1563686, Miss = 531433, Miss_rate = 0.340, Pending_hits = 2884, Reservation_fails = 1849
L2_cache_bank[2]: Access = 1579475, Miss = 517920, Miss_rate = 0.328, Pending_hits = 2461, Reservation_fails = 1801
L2_cache_bank[3]: Access = 1597793, Miss = 525418, Miss_rate = 0.329, Pending_hits = 2569, Reservation_fails = 57
L2_cache_bank[4]: Access = 1581032, Miss = 516495, Miss_rate = 0.327, Pending_hits = 2249, Reservation_fails = 859
L2_cache_bank[5]: Access = 1587754, Miss = 515708, Miss_rate = 0.325, Pending_hits = 2117, Reservation_fails = 242
L2_cache_bank[6]: Access = 1662701, Miss = 517144, Miss_rate = 0.311, Pending_hits = 2192, Reservation_fails = 128
L2_cache_bank[7]: Access = 1598236, Miss = 510534, Miss_rate = 0.319, Pending_hits = 2072, Reservation_fails = 0
L2_cache_bank[8]: Access = 1752843, Miss = 512415, Miss_rate = 0.292, Pending_hits = 2252, Reservation_fails = 219
L2_cache_bank[9]: Access = 1649346, Miss = 531933, Miss_rate = 0.323, Pending_hits = 2552, Reservation_fails = 95
L2_cache_bank[10]: Access = 1608440, Miss = 518590, Miss_rate = 0.322, Pending_hits = 2394, Reservation_fails = 9716
L2_cache_bank[11]: Access = 1578585, Miss = 524496, Miss_rate = 0.332, Pending_hits = 2381, Reservation_fails = 434
L2_cache_bank[12]: Access = 1591884, Miss = 522445, Miss_rate = 0.328, Pending_hits = 2556, Reservation_fails = 2695
L2_cache_bank[13]: Access = 1570945, Miss = 533243, Miss_rate = 0.339, Pending_hits = 2901, Reservation_fails = 11838
L2_cache_bank[14]: Access = 1774484, Miss = 524603, Miss_rate = 0.296, Pending_hits = 1976, Reservation_fails = 1107
L2_cache_bank[15]: Access = 1583844, Miss = 520086, Miss_rate = 0.328, Pending_hits = 1997, Reservation_fails = 0
L2_cache_bank[16]: Access = 1619829, Miss = 509285, Miss_rate = 0.314, Pending_hits = 2033, Reservation_fails = 845
L2_cache_bank[17]: Access = 1587091, Miss = 512132, Miss_rate = 0.323, Pending_hits = 2169, Reservation_fails = 614
L2_cache_bank[18]: Access = 1623810, Miss = 518099, Miss_rate = 0.319, Pending_hits = 2812, Reservation_fails = 6282
L2_cache_bank[19]: Access = 1657361, Miss = 532993, Miss_rate = 0.322, Pending_hits = 2825, Reservation_fails = 318
L2_cache_bank[20]: Access = 1611268, Miss = 517112, Miss_rate = 0.321, Pending_hits = 2325, Reservation_fails = 714
L2_cache_bank[21]: Access = 1603151, Miss = 515456, Miss_rate = 0.322, Pending_hits = 2128, Reservation_fails = 122
L2_cache_bank[22]: Access = 1651042, Miss = 514398, Miss_rate = 0.312, Pending_hits = 2065, Reservation_fails = 0
L2_cache_bank[23]: Access = 1630532, Miss = 524295, Miss_rate = 0.322, Pending_hits = 2094, Reservation_fails = 0
L2_total_cache_accesses = 38890388
L2_total_cache_misses = 12493795
L2_total_cache_miss_rate = 0.3213
L2_total_cache_pending_hits = 56844
L2_total_cache_reservation_fails = 41767
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26123928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10272095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2181828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56844
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 215821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 29902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38634695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 255693
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34731
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6149
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=38890388
icnt_total_pkts_simt_to_mem=38890388
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38890388
Req_Network_cycles = 7409548
Req_Network_injected_packets_per_cycle =       5.2487 
Req_Network_conflicts_per_cycle =       9.0567
Req_Network_conflicts_per_cycle_util =      11.1824
Req_Bank_Level_Parallism =       6.4806
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.2467
Req_Network_out_buffer_full_per_cycle =       0.2927
Req_Network_out_buffer_avg_util =      22.5689

Reply_Network_injected_packets_num = 38890388
Reply_Network_cycles = 7409548
Reply_Network_injected_packets_per_cycle =        5.2487
Reply_Network_conflicts_per_cycle =        3.3074
Reply_Network_conflicts_per_cycle_util =       4.1208
Reply_Bank_Level_Parallism =       6.5394
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5199
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1750
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 37 min, 10 sec (41830 sec)
gpgpu_simulation_rate = 3037 (inst/sec)
gpgpu_simulation_rate = 177 (cycle/sec)
gpgpu_silicon_slowdown = 7711864x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (470,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 7: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 1643605
gpu_sim_insn = 33733403
gpu_ipc =      20.5240
gpu_tot_sim_cycle = 9053153
gpu_tot_sim_insn = 160793896
gpu_tot_ipc =      17.7611
gpu_tot_issued_cta = 1250
gpu_occupancy = 81.8632% 
gpu_tot_occupancy = 80.7736% 
max_total_param_size = 0
gpu_stall_dramfull = 19547248
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5665
partiton_level_parallism_total  =       5.3064
partiton_level_parallism_util =       6.4418
partiton_level_parallism_util_total  =       7.4941
L2_BW  =     243.1433 GB/Sec
L2_BW_total  =     231.7826 GB/Sec
gpu_total_sim_rate=3145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1780712, Miss = 1508740, Miss_rate = 0.847, Pending_hits = 18123, Reservation_fails = 6023088
	L1D_cache_core[1]: Access = 1847223, Miss = 1579451, Miss_rate = 0.855, Pending_hits = 19954, Reservation_fails = 6064106
	L1D_cache_core[2]: Access = 1843588, Miss = 1557885, Miss_rate = 0.845, Pending_hits = 19557, Reservation_fails = 5953826
	L1D_cache_core[3]: Access = 1950833, Miss = 1620758, Miss_rate = 0.831, Pending_hits = 19860, Reservation_fails = 5773071
	L1D_cache_core[4]: Access = 2052010, Miss = 1710239, Miss_rate = 0.833, Pending_hits = 22167, Reservation_fails = 6386925
	L1D_cache_core[5]: Access = 1908629, Miss = 1582063, Miss_rate = 0.829, Pending_hits = 19991, Reservation_fails = 5960119
	L1D_cache_core[6]: Access = 1998849, Miss = 1692243, Miss_rate = 0.847, Pending_hits = 21285, Reservation_fails = 6001291
	L1D_cache_core[7]: Access = 2167506, Miss = 1815218, Miss_rate = 0.837, Pending_hits = 24401, Reservation_fails = 6353650
	L1D_cache_core[8]: Access = 1907863, Miss = 1592229, Miss_rate = 0.835, Pending_hits = 19883, Reservation_fails = 6695758
	L1D_cache_core[9]: Access = 1930262, Miss = 1648328, Miss_rate = 0.854, Pending_hits = 21138, Reservation_fails = 5601646
	L1D_cache_core[10]: Access = 1781430, Miss = 1532834, Miss_rate = 0.860, Pending_hits = 19328, Reservation_fails = 5531193
	L1D_cache_core[11]: Access = 1735904, Miss = 1491710, Miss_rate = 0.859, Pending_hits = 17995, Reservation_fails = 5847700
	L1D_cache_core[12]: Access = 1853978, Miss = 1610683, Miss_rate = 0.869, Pending_hits = 20118, Reservation_fails = 5991458
	L1D_cache_core[13]: Access = 1801747, Miss = 1561164, Miss_rate = 0.866, Pending_hits = 19300, Reservation_fails = 6420694
	L1D_cache_core[14]: Access = 1805992, Miss = 1550680, Miss_rate = 0.859, Pending_hits = 18729, Reservation_fails = 5867541
	L1D_cache_core[15]: Access = 1806264, Miss = 1525382, Miss_rate = 0.844, Pending_hits = 18321, Reservation_fails = 6274452
	L1D_cache_core[16]: Access = 1807929, Miss = 1551680, Miss_rate = 0.858, Pending_hits = 18604, Reservation_fails = 6171461
	L1D_cache_core[17]: Access = 1781498, Miss = 1506492, Miss_rate = 0.846, Pending_hits = 18575, Reservation_fails = 5979008
	L1D_cache_core[18]: Access = 1733070, Miss = 1478447, Miss_rate = 0.853, Pending_hits = 18150, Reservation_fails = 5754866
	L1D_cache_core[19]: Access = 1752403, Miss = 1474610, Miss_rate = 0.841, Pending_hits = 18447, Reservation_fails = 5880169
	L1D_cache_core[20]: Access = 1879134, Miss = 1605959, Miss_rate = 0.855, Pending_hits = 20296, Reservation_fails = 5664280
	L1D_cache_core[21]: Access = 1848339, Miss = 1577794, Miss_rate = 0.854, Pending_hits = 20324, Reservation_fails = 5787379
	L1D_cache_core[22]: Access = 1891552, Miss = 1636529, Miss_rate = 0.865, Pending_hits = 20161, Reservation_fails = 6113292
	L1D_cache_core[23]: Access = 1782925, Miss = 1499491, Miss_rate = 0.841, Pending_hits = 17268, Reservation_fails = 5698831
	L1D_cache_core[24]: Access = 1726322, Miss = 1474963, Miss_rate = 0.854, Pending_hits = 17935, Reservation_fails = 6086243
	L1D_cache_core[25]: Access = 1812594, Miss = 1560446, Miss_rate = 0.861, Pending_hits = 18523, Reservation_fails = 5479055
	L1D_cache_core[26]: Access = 1953494, Miss = 1684324, Miss_rate = 0.862, Pending_hits = 21428, Reservation_fails = 5689191
	L1D_cache_core[27]: Access = 1824368, Miss = 1547330, Miss_rate = 0.848, Pending_hits = 19548, Reservation_fails = 6027801
	L1D_cache_core[28]: Access = 1836432, Miss = 1577298, Miss_rate = 0.859, Pending_hits = 19373, Reservation_fails = 6186952
	L1D_cache_core[29]: Access = 1819846, Miss = 1541040, Miss_rate = 0.847, Pending_hits = 20268, Reservation_fails = 5969418
	L1D_total_cache_accesses = 55622696
	L1D_total_cache_misses = 47296010
	L1D_total_cache_miss_rate = 0.8503
	L1D_total_cache_pending_hits = 589050
	L1D_total_cache_reservation_fails = 179234464
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7701616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 589050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44997426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179222983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 589052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 55336595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286101

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11894729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 161513020
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1250, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20447, 26894, 22307, 21720, 23690, 20472, 20458, 23797, 19658, 16710, 26062, 22933, 23898, 26343, 16172, 20015, 18779, 31831, 22023, 21426, 21696, 19397, 21575, 28719, 27300, 24354, 21075, 25457, 25066, 26517, 30209, 24916, 
gpgpu_n_tot_thrd_icount = 736675584
gpgpu_n_tot_w_icount = 23021112
gpgpu_n_stall_shd_mem = 75144145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47753359
gpgpu_n_mem_write_global = 286101
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 57018849
gpgpu_n_store_insn = 352996
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2878720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 73514416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1629729
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59104097	W0_Idle:23682577	W0_Scoreboard:808541570	W1:7891306	W2:2997792	W3:1723553	W4:1236082	W5:946621	W6:756368	W7:627099	W8:553691	W9:465229	W10:428069	W11:374672	W12:340659	W13:315301	W14:287812	W15:275399	W16:260335	W17:238021	W18:226804	W19:218309	W20:201432	W21:195845	W22:194043	W23:196818	W24:196583	W25:193721	W26:180827	W27:187988	W28:172386	W29:183860	W30:188242	W31:178651	W32:587594
single_issue_nums: WS0:5722536	WS1:5704772	WS2:5799415	WS3:5794389	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 376367416 {8:47045927,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11444040 {40:286101,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28297280 {40:707432,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1881837080 {40:47045927,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2288808 {8:286101,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28297280 {40:707432,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5556 
max_icnt2sh_latency = 447 
averagemflatency = 835 
avg_icnt2mem_latency = 349 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 12 
mrq_lat_table:4389859 	74427 	211754 	461004 	781465 	1184663 	1841240 	2799365 	3164084 	1362159 	207065 	32210 	1259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12743087 	17150650 	5924074 	7305142 	3820694 	1094783 	1030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	363920 	73315 	30413 	20394 	25136689 	5715266 	2992927 	3377472 	5171051 	3565318 	1513176 	79519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28759674 	6888275 	4007932 	2998050 	2731627 	2019867 	613382 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1332 	3177 	1132 	2356 	1019 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        57        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        40        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        52        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        58         9        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        60        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        45        64        60        60        10        19        13        11        20        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        43        60        60        20        17        14        11        24        24        64        64 
dram[8]:        64        64        36        36        54        63        57        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        35        61        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        56        53        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        51        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.062817  1.062353  1.055882  1.069662  1.054160  1.054165  1.052144  1.055066  1.063684  1.065586  1.067205  1.066674  1.057627  1.065836  1.051413  1.054494 
dram[1]:  1.065189  1.057958  1.056750  1.063570  1.056592  1.057788  1.058982  1.053563  1.055379  1.059792  1.059207  1.063350  1.057983  1.054731  1.051030  1.060540 
dram[2]:  1.057653  1.056328  1.063157  1.059536  1.054295  1.055367  1.052740  1.049369  1.059695  1.050497  1.058365  1.058485  1.055050  1.056851  1.052842  1.048410 
dram[3]:  1.061019  1.058997  1.056700  1.059739  1.055869  1.057736  1.054425  1.052659  1.058045  1.052829  1.054257  1.057621  1.054163  1.057497  1.059013  1.053646 
dram[4]:  1.055015  1.058839  1.053494  1.056721  1.051989  1.053531  1.054558  1.050696  1.052487  1.057771  1.052803  1.060200  1.058018  1.054221  1.054861  1.062117 
dram[5]:  1.056872  1.061124  1.054164  1.060151  1.054631  1.049399  1.049410  1.053471  1.065741  1.063945  1.055855  1.064083  1.056929  1.058127  1.053004  1.054521 
dram[6]:  1.062111  1.058277  1.054737  1.061892  1.054575  1.054423  1.051634  1.059112  1.057379  1.067786  1.054712  1.060209  1.056245  1.055970  1.056072  1.056134 
dram[7]:  1.056607  1.054817  1.062136  1.059264  1.051243  1.052133  1.058129  1.051189  1.056420  1.057652  1.058418  1.057864  1.055631  1.056097  1.057416  1.058284 
dram[8]:  1.052948  1.064146  1.061495  1.061821  1.053209  1.060905  1.050278  1.051111  1.058365  1.059495  1.059461  1.060688  1.048545  1.056753  1.056975  1.057306 
dram[9]:  1.067960  1.061786  1.060954  1.064406  1.057600  1.056753  1.052646  1.054390  1.058186  1.063204  1.062498  1.061011  1.060981  1.055048  1.056477  1.055914 
dram[10]:  1.063122  1.056919  1.063384  1.056760  1.051429  1.051660  1.053765  1.054745  1.065612  1.057814  1.056506  1.060919  1.054373  1.052380  1.053936  1.062133 
dram[11]:  1.054955  1.058684  1.058740  1.055063  1.054633  1.052185  1.049910  1.054302  1.055010  1.053280  1.056882  1.058952  1.054773  1.054825  1.053639  1.053420 
average row locality = 16510554/15618021 = 1.057148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     86580     86133     83671     87480     83982     84761     83197     83744     87199     87844     87042     87299     85853     88523     84607     84532 
dram[1]:     85258     87201     83260     86567     83866     84444     83708     85159     84157     86873     85915     88412     85579     86883     83161     86473 
dram[2]:     84039     84212     84990     85449     82884     84060     82573     82309     86918     83711     84607     85747     84603     84987     83616     82450 
dram[3]:     85273     85279     84067     83865     83944     83242     82814     82438     84173     84184     84709     84136     83707     85077     84189     83927 
dram[4]:     84605     86750     82482     85473     83135     84880     83334     84250     84460     86031     83624     86405     85462     84798     83838     86408 
dram[5]:     84842     86862     84329     84815     83291     82802     83171     83003     86282     86619     84614     88172     84692     85992     84308     85555 
dram[6]:     86139     86903     84987     86643     83117     84142     82916     85262     86417     88565     85410     87578     85288     86537     84703     85277 
dram[7]:     86251     84641     85235     84337     82927     83900     84647     83237     85861     86326     87006     85584     85420     84339     84621     85429 
dram[8]:     82320     84698     84177     85740     80954     83397     82536     82569     84364     85435     84871     86674     82217     84602     83897     84604 
dram[9]:     86210     87710     85095     86038     83719     85143     83046     85063     84853     87116     86927     87199     86076     86686     84725     85197 
dram[10]:     85650     83835     84897     84255     81835     82900     83487     83529     85211     85736     85330     87073     85154     83990     83886     84827 
dram[11]:     83834     86050     83653     84481     82519     83176     82904     83664     85114     85502     85693     85984     83616     85189     83167     84012 
total dram reads = 16290482
bank skew: 88565/80954 = 1.09
chip skew: 1372447/1343055 = 1.02
number of total write accesses:
dram[0]:      1630      1621      1605      1644      1549      1560      1542      1562      1535      1601      1573      1564      1580      1643      1639      1659 
dram[1]:      1629      1652      1649      1655      1482      1599      1498      1562      1547      1556      1544      1631      1600      1567      1621      1665 
dram[2]:      1567      1581      1641      1607      1547      1588      1566      1523      1595      1510      1557      1604      1594      1617      1608      1619 
dram[3]:      1562      1549      1630      1620      1585      1545      1514      1516      1575      1530      1590      1602      1569      1610      1640      1720 
dram[4]:      1664      1571      1592      1634      1596      1607      1546      1585      1499      1555      1615      1556      1595      1567      1673      1631 
dram[5]:      1608      1559      1619      1670      1584      1520      1544      1624      1607      1541      1574      1582      1621      1596      1700      1672 
dram[6]:      1574      1592      1559      1589      1535      1581      1582      1524      1546      1597      1605      1625      1631      1572      1602      1634 
dram[7]:      1563      1635      1649      1595      1529      1557      1587      1526      1567      1566      1622      1587      1590      1665      1641      1667 
dram[8]:      1610      1630      1605      1565      1581      1586      1525      1577      1519      1560      1595      1577      1598      1614      1660      1682 
dram[9]:      1611      1632      1570      1607      1611      1614      1590      1569      1563      1590      1553      1604      1619      1579      1629      1616 
dram[10]:      1608      1632      1575      1572      1572      1542      1460      1514      1538      1566      1615      1576      1579      1593      1628      1648 
dram[11]:      1593      1603      1607      1623      1548      1542      1552      1514      1504      1526      1533      1558      1635      1593      1620      1674 
total dram writes = 305130
bank skew: 1720/1460 = 1.18
chip skew: 25621/25218 = 1.02
average mf latency per bank:
dram[0]:       2534      2215      2433      2199      2369      2120      2299      2078      4180      2953      3147      2701      3112      2530      2793      2362
dram[1]:       2856      2926      2768      2843      2720      2763      2615      2676      4703      4901      3755      3872      3105      3337      3062      3130
dram[2]:       1971      1917      1849      1920      1805      1794      1739      1785      2598      2778      2584      2416      2085      2043      2018      2008
dram[3]:       1792      1900      1732      1804      1640      1787      1750      1749      2660      2539      2377      2611      1996      2082      1878      1985
dram[4]:       1828      2212      1725      2077      1649      2008      2238      1986      2513      3499      2310      2793      1967      2572      1905      2296
dram[5]:       2314      2177      2230      2127      2114      2062      2100      2031      3169      3135      3104      2616      2645      2444      2458      2284
dram[6]:       1985      2426      1902      2333      1865      2272      1834      2334      2832      3217      2524      3260      2298      2684      2207      2687
dram[7]:       1821      1849      1759      1715      1741      1674      1723      1681      2827      2442      2374      2275      3122      2064      1954      1949
dram[8]:       2049      2537      1866      2296      1862      2340      1804      2189      2989      3932      2440      2894      2176      2725      2039      2522
dram[9]:       3124      2701      3069      2616      2929      2542      2953      2472      5245      4290      4064      3357      3572      2942      3396      2825
dram[10]:       2009      1941      1970      1820      1876      1711      1833      1708      2976      2546      2450      2273      2121      2136      2081      1997
dram[11]:       1859      1863      1785      1807      1715      1718      1664      1722      3060      3086      2253      2272      2115      2177      2002      2019
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      6412      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6333      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       5659      6248      5546      7244      5947      6160      7630      8252      5758      6408      6660      7522      6528      6642      5912      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       6074      7525      6315      7646      7017      7164      6460      7033      7333      6057      6606      6974      6256      6390      5718      6288
dram[11]:       6734      6781      6138      8531      5994      7419      6115      6220      6055      6100      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19885796 n_act=1312093 n_pre=1312077 n_ref_event=0 n_req=1390803 n_rd=1372447 n_rd_L2_A=0 n_write=0 n_wr_bk=25507 bw_util=0.2409
n_activity=18767891 dram_eff=0.2979
bk0: 86580a 11153680i bk1: 86133a 11172264i bk2: 83671a 11424152i bk3: 87480a 11027165i bk4: 83982a 11399284i bk5: 84761a 11327459i bk6: 83197a 11489275i bk7: 83744a 11412055i bk8: 87199a 10970495i bk9: 87844a 10897638i bk10: 87042a 11073914i bk11: 87299a 11039825i bk12: 85853a 11198517i bk13: 88523a 10858077i bk14: 84607a 11316789i bk15: 84532a 11394714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056598
Row_Buffer_Locality_read = 0.055836
Row_Buffer_Locality_write = 0.113587
Bank_Level_Parallism = 10.693946
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240855 
total_CMD = 23216515 
util_bw = 5591816 
Wasted_Col = 11606925 
Wasted_Row = 953929 
Idle = 5063845 

BW Util Bottlenecks: 
RCDc_limit = 21241429 
RCDWRc_limit = 140793 
WTRc_limit = 914331 
RTWc_limit = 1881979 
CCDLc_limit = 1135824 
rwq = 0 
CCDLc_limit_alone = 1017722 
WTRc_limit_alone = 888118 
RTWc_limit_alone = 1790090 

Commands details: 
total_CMD = 23216515 
n_nop = 19885796 
Read = 1372447 
Write = 0 
L2_Alloc = 0 
L2_WB = 25507 
n_act = 1312093 
n_pre = 1312077 
n_ref = 0 
n_req = 1390803 
total_req = 1397954 

Dual Bus Interface Util: 
issued_total_row = 2624170 
issued_total_col = 1397954 
Row_Bus_Util =  0.113030 
CoL_Bus_Util = 0.060214 
Either_Row_CoL_Bus_Util = 0.143463 
Issued_on_Two_Bus_Simul_Util = 0.029781 
issued_two_Eff = 0.207584 
queue_avg = 31.574543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19876330 n_act=1309040 n_pre=1309024 n_ref_event=0 n_req=1385347 n_rd=1366916 n_rd_L2_A=0 n_write=0 n_wr_bk=25457 bw_util=0.2399
n_activity=18805656 dram_eff=0.2962
bk0: 85258a 11368845i bk1: 87201a 11223264i bk2: 83260a 11643750i bk3: 86567a 11195530i bk4: 83866a 11458890i bk5: 84444a 11454679i bk6: 83708a 11537558i bk7: 85159a 11353418i bk8: 84157a 11466142i bk9: 86873a 11096608i bk10: 85915a 11274085i bk11: 88412a 11076223i bk12: 85579a 11321194i bk13: 86883a 11188782i bk14: 83161a 11693049i bk15: 86473a 11223897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055085
Row_Buffer_Locality_read = 0.054333
Row_Buffer_Locality_write = 0.110900
Bank_Level_Parallism = 10.531101
Bank_Level_Parallism_Col = 2.074040
Bank_Level_Parallism_Ready = 1.035551
write_to_read_ratio_blp_rw_average = 0.057904
GrpLevelPara = 1.863419 

BW Util details:
bwutil = 0.239894 
total_CMD = 23216515 
util_bw = 5569492 
Wasted_Col = 11661704 
Wasted_Row = 969958 
Idle = 5015361 

BW Util Bottlenecks: 
RCDc_limit = 21269605 
RCDWRc_limit = 143235 
WTRc_limit = 916371 
RTWc_limit = 1876772 
CCDLc_limit = 1106444 
rwq = 0 
CCDLc_limit_alone = 989938 
WTRc_limit_alone = 890070 
RTWc_limit_alone = 1786567 

Commands details: 
total_CMD = 23216515 
n_nop = 19876330 
Read = 1366916 
Write = 0 
L2_Alloc = 0 
L2_WB = 25457 
n_act = 1309040 
n_pre = 1309024 
n_ref = 0 
n_req = 1385347 
total_req = 1392373 

Dual Bus Interface Util: 
issued_total_row = 2618064 
issued_total_col = 1392373 
Row_Bus_Util =  0.112767 
CoL_Bus_Util = 0.059973 
Either_Row_CoL_Bus_Util = 0.143871 
Issued_on_Two_Bus_Simul_Util = 0.028870 
issued_two_Eff = 0.200663 
queue_avg = 30.914677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19912777 n_act=1293512 n_pre=1293496 n_ref_event=0 n_req=1365386 n_rd=1347155 n_rd_L2_A=0 n_write=0 n_wr_bk=25324 bw_util=0.2365
n_activity=18789777 dram_eff=0.2922
bk0: 84039a 11710719i bk1: 84212a 11675494i bk2: 84990a 11540066i bk3: 85449a 11514296i bk4: 82884a 11852103i bk5: 84060a 11687497i bk6: 82573a 11845138i bk7: 82309a 11864515i bk8: 86918a 11358414i bk9: 83711a 11765577i bk10: 84607a 11729346i bk11: 85747a 11558214i bk12: 84603a 11695464i bk13: 84987a 11593986i bk14: 83616a 11804698i bk15: 82450a 11943621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.052647
Row_Buffer_Locality_read = 0.051868
Row_Buffer_Locality_write = 0.110197
Bank_Level_Parallism = 10.243863
Bank_Level_Parallism_Col = 2.046730
Bank_Level_Parallism_Ready = 1.033882
write_to_read_ratio_blp_rw_average = 0.053802
GrpLevelPara = 1.842832 

BW Util details:
bwutil = 0.236466 
total_CMD = 23216515 
util_bw = 5489916 
Wasted_Col = 11646815 
Wasted_Row = 1027891 
Idle = 5051893 

BW Util Bottlenecks: 
RCDc_limit = 21112847 
RCDWRc_limit = 142106 
WTRc_limit = 903907 
RTWc_limit = 1705997 
CCDLc_limit = 1082222 
rwq = 0 
CCDLc_limit_alone = 974618 
WTRc_limit_alone = 878326 
RTWc_limit_alone = 1623974 

Commands details: 
total_CMD = 23216515 
n_nop = 19912777 
Read = 1347155 
Write = 0 
L2_Alloc = 0 
L2_WB = 25324 
n_act = 1293512 
n_pre = 1293496 
n_ref = 0 
n_req = 1365386 
total_req = 1372479 

Dual Bus Interface Util: 
issued_total_row = 2587008 
issued_total_col = 1372479 
Row_Bus_Util =  0.111430 
CoL_Bus_Util = 0.059116 
Either_Row_CoL_Bus_Util = 0.142301 
Issued_on_Two_Bus_Simul_Util = 0.028245 
issued_two_Eff = 0.198487 
queue_avg = 28.432261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4323
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19924375 n_act=1290348 n_pre=1290332 n_ref_event=0 n_req=1363272 n_rd=1345024 n_rd_L2_A=0 n_write=0 n_wr_bk=25357 bw_util=0.2361
n_activity=18787884 dram_eff=0.2918
bk0: 85273a 11465902i bk1: 85279a 11540862i bk2: 84067a 11632536i bk3: 83865a 11640300i bk4: 83944a 11650469i bk5: 83242a 11766523i bk6: 82814a 11888684i bk7: 82438a 11858390i bk8: 84173a 11690770i bk9: 84184a 11669428i bk10: 84709a 11643094i bk11: 84136a 11752987i bk12: 83707a 11702374i bk13: 85077a 11554488i bk14: 84189a 11691974i bk15: 83927a 11659603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.053496
Row_Buffer_Locality_read = 0.052716
Row_Buffer_Locality_write = 0.111026
Bank_Level_Parallism = 10.265365
Bank_Level_Parallism_Col = 2.054016
Bank_Level_Parallism_Ready = 1.033559
write_to_read_ratio_blp_rw_average = 0.056576
GrpLevelPara = 1.846261 

BW Util details:
bwutil = 0.236105 
total_CMD = 23216515 
util_bw = 5481524 
Wasted_Col = 11632680 
Wasted_Row = 1046445 
Idle = 5055866 

BW Util Bottlenecks: 
RCDc_limit = 21057378 
RCDWRc_limit = 142002 
WTRc_limit = 901938 
RTWc_limit = 1795022 
CCDLc_limit = 1094141 
rwq = 0 
CCDLc_limit_alone = 980552 
WTRc_limit_alone = 875613 
RTWc_limit_alone = 1707758 

Commands details: 
total_CMD = 23216515 
n_nop = 19924375 
Read = 1345024 
Write = 0 
L2_Alloc = 0 
L2_WB = 25357 
n_act = 1290348 
n_pre = 1290332 
n_ref = 0 
n_req = 1363272 
total_req = 1370381 

Dual Bus Interface Util: 
issued_total_row = 2580680 
issued_total_col = 1370381 
Row_Bus_Util =  0.111157 
CoL_Bus_Util = 0.059026 
Either_Row_CoL_Bus_Util = 0.141802 
Issued_on_Two_Bus_Simul_Util = 0.028382 
issued_two_Eff = 0.200150 
queue_avg = 28.632772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19887870 n_act=1302075 n_pre=1302059 n_ref_event=0 n_req=1374309 n_rd=1355935 n_rd_L2_A=0 n_write=0 n_wr_bk=25486 bw_util=0.238
n_activity=18819182 dram_eff=0.2936
bk0: 84605a 11644092i bk1: 86750a 11415360i bk2: 82482a 11959794i bk3: 85473a 11556106i bk4: 83135a 11847190i bk5: 84880a 11659592i bk6: 83334a 11753370i bk7: 84250a 11655977i bk8: 84460a 11678276i bk9: 86031a 11476555i bk10: 83624a 11762570i bk11: 86405a 11465035i bk12: 85462a 11543542i bk13: 84798a 11629344i bk14: 83838a 11677016i bk15: 86408a 11480026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.052568
Row_Buffer_Locality_read = 0.051806
Row_Buffer_Locality_write = 0.108741
Bank_Level_Parallism = 10.268991
Bank_Level_Parallism_Col = 2.054534
Bank_Level_Parallism_Ready = 1.033680
write_to_read_ratio_blp_rw_average = 0.054817
GrpLevelPara = 1.847004 

BW Util details:
bwutil = 0.238007 
total_CMD = 23216515 
util_bw = 5525684 
Wasted_Col = 11682391 
Wasted_Row = 1003137 
Idle = 5005303 

BW Util Bottlenecks: 
RCDc_limit = 21232167 
RCDWRc_limit = 143991 
WTRc_limit = 915795 
RTWc_limit = 1754070 
CCDLc_limit = 1096928 
rwq = 0 
CCDLc_limit_alone = 986255 
WTRc_limit_alone = 889881 
RTWc_limit_alone = 1669311 

Commands details: 
total_CMD = 23216515 
n_nop = 19887870 
Read = 1355935 
Write = 0 
L2_Alloc = 0 
L2_WB = 25486 
n_act = 1302075 
n_pre = 1302059 
n_ref = 0 
n_req = 1374309 
total_req = 1381421 

Dual Bus Interface Util: 
issued_total_row = 2604134 
issued_total_col = 1381421 
Row_Bus_Util =  0.112167 
CoL_Bus_Util = 0.059502 
Either_Row_CoL_Bus_Util = 0.143374 
Issued_on_Two_Bus_Simul_Util = 0.028295 
issued_two_Eff = 0.197351 
queue_avg = 28.907194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19898925 n_act=1303428 n_pre=1303412 n_ref_event=0 n_req=1377734 n_rd=1359349 n_rd_L2_A=0 n_write=0 n_wr_bk=25621 bw_util=0.2386
n_activity=18799451 dram_eff=0.2947
bk0: 84842a 11502613i bk1: 86862a 11282692i bk2: 84329a 11612484i bk3: 84815a 11561738i bk4: 83291a 11697059i bk5: 82802a 11833209i bk6: 83171a 11658445i bk7: 83003a 11644776i bk8: 86282a 11229769i bk9: 86619a 11237754i bk10: 84614a 11530897i bk11: 88172a 11115404i bk12: 84692a 11497600i bk13: 85992a 11400147i bk14: 84308a 11577635i bk15: 85555a 11464354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.053939
Row_Buffer_Locality_read = 0.053233
Row_Buffer_Locality_write = 0.106174
Bank_Level_Parallism = 10.419511
Bank_Level_Parallism_Col = 2.061403
Bank_Level_Parallism_Ready = 1.033852
write_to_read_ratio_blp_rw_average = 0.055521
GrpLevelPara = 1.853371 

BW Util details:
bwutil = 0.238618 
total_CMD = 23216515 
util_bw = 5539880 
Wasted_Col = 11641698 
Wasted_Row = 995874 
Idle = 5039063 

BW Util Bottlenecks: 
RCDc_limit = 21196080 
RCDWRc_limit = 144952 
WTRc_limit = 911784 
RTWc_limit = 1777504 
CCDLc_limit = 1106346 
rwq = 0 
CCDLc_limit_alone = 994285 
WTRc_limit_alone = 885500 
RTWc_limit_alone = 1691727 

Commands details: 
total_CMD = 23216515 
n_nop = 19898925 
Read = 1359349 
Write = 0 
L2_Alloc = 0 
L2_WB = 25621 
n_act = 1303428 
n_pre = 1303412 
n_ref = 0 
n_req = 1377734 
total_req = 1384970 

Dual Bus Interface Util: 
issued_total_row = 2606840 
issued_total_col = 1384970 
Row_Bus_Util =  0.112284 
CoL_Bus_Util = 0.059655 
Either_Row_CoL_Bus_Util = 0.142898 
Issued_on_Two_Bus_Simul_Util = 0.029041 
issued_two_Eff = 0.203226 
queue_avg = 29.285505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2855
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19863613 n_act=1312578 n_pre=1312562 n_ref_event=0 n_req=1388200 n_rd=1369884 n_rd_L2_A=0 n_write=0 n_wr_bk=25348 bw_util=0.2404
n_activity=18831212 dram_eff=0.2964
bk0: 86139a 11383325i bk1: 86903a 11221122i bk2: 84987a 11497966i bk3: 86643a 11302421i bk4: 83117a 11682744i bk5: 84142a 11553931i bk6: 82916a 11668996i bk7: 85262a 11274904i bk8: 86417a 11215643i bk9: 88565a 11030195i bk10: 85410a 11386476i bk11: 87578a 11076504i bk12: 85288a 11446188i bk13: 86537a 11305683i bk14: 84703a 11517297i bk15: 85277a 11431187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.054480
Row_Buffer_Locality_read = 0.053721
Row_Buffer_Locality_write = 0.111269
Bank_Level_Parallism = 10.496117
Bank_Level_Parallism_Col = 2.068923
Bank_Level_Parallism_Ready = 1.033864
write_to_read_ratio_blp_rw_average = 0.056034
GrpLevelPara = 1.859806 

BW Util details:
bwutil = 0.240386 
total_CMD = 23216515 
util_bw = 5580928 
Wasted_Col = 11679278 
Wasted_Row = 961486 
Idle = 4994823 

BW Util Bottlenecks: 
RCDc_limit = 21330272 
RCDWRc_limit = 141955 
WTRc_limit = 912941 
RTWc_limit = 1815446 
CCDLc_limit = 1110357 
rwq = 0 
CCDLc_limit_alone = 996590 
WTRc_limit_alone = 887299 
RTWc_limit_alone = 1727321 

Commands details: 
total_CMD = 23216515 
n_nop = 19863613 
Read = 1369884 
Write = 0 
L2_Alloc = 0 
L2_WB = 25348 
n_act = 1312578 
n_pre = 1312562 
n_ref = 0 
n_req = 1388200 
total_req = 1395232 

Dual Bus Interface Util: 
issued_total_row = 2625140 
issued_total_col = 1395232 
Row_Bus_Util =  0.113072 
CoL_Bus_Util = 0.060097 
Either_Row_CoL_Bus_Util = 0.144419 
Issued_on_Two_Bus_Simul_Util = 0.028750 
issued_two_Eff = 0.199072 
queue_avg = 30.449274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19889236 n_act=1304554 n_pre=1304538 n_ref_event=0 n_req=1378216 n_rd=1359761 n_rd_L2_A=0 n_write=0 n_wr_bk=25546 bw_util=0.2387
n_activity=18788658 dram_eff=0.2949
bk0: 86251a 11397090i bk1: 84641a 11592184i bk2: 85235a 11535046i bk3: 84337a 11640172i bk4: 82927a 11818591i bk5: 83900a 11653760i bk6: 84647a 11490211i bk7: 83237a 11677249i bk8: 85861a 11448978i bk9: 86326a 11373505i bk10: 87006a 11316180i bk11: 85584a 11479321i bk12: 85420a 11529185i bk13: 84339a 11705015i bk14: 84621a 11585133i bk15: 85429a 11450089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.053453
Row_Buffer_Locality_read = 0.052659
Row_Buffer_Locality_write = 0.112002
Bank_Level_Parallism = 10.375133
Bank_Level_Parallism_Col = 2.058233
Bank_Level_Parallism_Ready = 1.034951
write_to_read_ratio_blp_rw_average = 0.053934
GrpLevelPara = 1.851090 

BW Util details:
bwutil = 0.238676 
total_CMD = 23216515 
util_bw = 5541228 
Wasted_Col = 11642425 
Wasted_Row = 988519 
Idle = 5044343 

BW Util Bottlenecks: 
RCDc_limit = 21221180 
RCDWRc_limit = 143152 
WTRc_limit = 918089 
RTWc_limit = 1721298 
CCDLc_limit = 1102566 
rwq = 0 
CCDLc_limit_alone = 994328 
WTRc_limit_alone = 892467 
RTWc_limit_alone = 1638682 

Commands details: 
total_CMD = 23216515 
n_nop = 19889236 
Read = 1359761 
Write = 0 
L2_Alloc = 0 
L2_WB = 25546 
n_act = 1304554 
n_pre = 1304538 
n_ref = 0 
n_req = 1378216 
total_req = 1385307 

Dual Bus Interface Util: 
issued_total_row = 2609092 
issued_total_col = 1385307 
Row_Bus_Util =  0.112381 
CoL_Bus_Util = 0.059669 
Either_Row_CoL_Bus_Util = 0.143315 
Issued_on_Two_Bus_Simul_Util = 0.028735 
issued_two_Eff = 0.200500 
queue_avg = 28.212591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19922173 n_act=1287897 n_pre=1287881 n_ref_event=0 n_req=1361471 n_rd=1343055 n_rd_L2_A=0 n_write=0 n_wr_bk=25484 bw_util=0.2358
n_activity=18754173 dram_eff=0.2919
bk0: 82320a 11866794i bk1: 84698a 11603440i bk2: 84177a 11690992i bk3: 85740a 11502520i bk4: 80954a 12018572i bk5: 83397a 11735806i bk6: 82536a 11832463i bk7: 82569a 11843599i bk8: 84364a 11581679i bk9: 85435a 11493721i bk10: 84871a 11587565i bk11: 86674a 11345444i bk12: 82217a 11948011i bk13: 84602a 11645694i bk14: 83897a 11680214i bk15: 84604a 11590932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.054046
Row_Buffer_Locality_read = 0.053259
Row_Buffer_Locality_write = 0.111425
Bank_Level_Parallism = 10.276287
Bank_Level_Parallism_Col = 2.051079
Bank_Level_Parallism_Ready = 1.033784
write_to_read_ratio_blp_rw_average = 0.055552
GrpLevelPara = 1.845592 

BW Util details:
bwutil = 0.235787 
total_CMD = 23216515 
util_bw = 5474156 
Wasted_Col = 11603597 
Wasted_Row = 1048233 
Idle = 5090529 

BW Util Bottlenecks: 
RCDc_limit = 21011097 
RCDWRc_limit = 143399 
WTRc_limit = 904811 
RTWc_limit = 1751121 
CCDLc_limit = 1080118 
rwq = 0 
CCDLc_limit_alone = 969428 
WTRc_limit_alone = 878961 
RTWc_limit_alone = 1666281 

Commands details: 
total_CMD = 23216515 
n_nop = 19922173 
Read = 1343055 
Write = 0 
L2_Alloc = 0 
L2_WB = 25484 
n_act = 1287897 
n_pre = 1287881 
n_ref = 0 
n_req = 1361471 
total_req = 1368539 

Dual Bus Interface Util: 
issued_total_row = 2575778 
issued_total_col = 1368539 
Row_Bus_Util =  0.110946 
CoL_Bus_Util = 0.058947 
Either_Row_CoL_Bus_Util = 0.141896 
Issued_on_Two_Bus_Simul_Util = 0.027996 
issued_two_Eff = 0.197300 
queue_avg = 28.863993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19877348 n_act=1311482 n_pre=1311466 n_ref_event=0 n_req=1389353 n_rd=1370803 n_rd_L2_A=0 n_write=0 n_wr_bk=25557 bw_util=0.2406
n_activity=18814968 dram_eff=0.2969
bk0: 86210a 11173898i bk1: 87710a 10988735i bk2: 85095a 11317076i bk3: 86038a 11250771i bk4: 83719a 11430664i bk5: 85143a 11281386i bk6: 83046a 11552074i bk7: 85063a 11304076i bk8: 84853a 11365318i bk9: 87116a 11128904i bk10: 86927a 11016394i bk11: 87199a 11092081i bk12: 86076a 11143836i bk13: 86686a 11161129i bk14: 84725a 11316105i bk15: 85197a 11296644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056056
Row_Buffer_Locality_read = 0.055225
Row_Buffer_Locality_write = 0.117412
Bank_Level_Parallism = 10.628385
Bank_Level_Parallism_Col = 2.080971
Bank_Level_Parallism_Ready = 1.035278
write_to_read_ratio_blp_rw_average = 0.059210
GrpLevelPara = 1.868419 

BW Util details:
bwutil = 0.240580 
total_CMD = 23216515 
util_bw = 5585440 
Wasted_Col = 11647686 
Wasted_Row = 969782 
Idle = 5013607 

BW Util Bottlenecks: 
RCDc_limit = 21274802 
RCDWRc_limit = 142068 
WTRc_limit = 920178 
RTWc_limit = 1920225 
CCDLc_limit = 1121268 
rwq = 0 
CCDLc_limit_alone = 1001643 
WTRc_limit_alone = 894008 
RTWc_limit_alone = 1826770 

Commands details: 
total_CMD = 23216515 
n_nop = 19877348 
Read = 1370803 
Write = 0 
L2_Alloc = 0 
L2_WB = 25557 
n_act = 1311482 
n_pre = 1311466 
n_ref = 0 
n_req = 1389353 
total_req = 1396360 

Dual Bus Interface Util: 
issued_total_row = 2622948 
issued_total_col = 1396360 
Row_Bus_Util =  0.112978 
CoL_Bus_Util = 0.060145 
Either_Row_CoL_Bus_Util = 0.143827 
Issued_on_Two_Bus_Simul_Util = 0.029296 
issued_two_Eff = 0.203686 
queue_avg = 32.132122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1321
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19913659 n_act=1295597 n_pre=1295581 n_ref_event=0 n_req=1369749 n_rd=1351595 n_rd_L2_A=0 n_write=0 n_wr_bk=25218 bw_util=0.2372
n_activity=18781207 dram_eff=0.2932
bk0: 85650a 11398828i bk1: 83835a 11638715i bk2: 84897a 11455412i bk3: 84255a 11597342i bk4: 81835a 11863219i bk5: 82900a 11770168i bk6: 83487a 11590185i bk7: 83529a 11640931i bk8: 85211a 11493545i bk9: 85736a 11399832i bk10: 85330a 11469809i bk11: 87073a 11262510i bk12: 85154a 11559855i bk13: 83990a 11711109i bk14: 83886a 11581454i bk15: 84827a 11439576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.054143
Row_Buffer_Locality_read = 0.053395
Row_Buffer_Locality_write = 0.109783
Bank_Level_Parallism = 10.368172
Bank_Level_Parallism_Col = 2.056026
Bank_Level_Parallism_Ready = 1.034196
write_to_read_ratio_blp_rw_average = 0.055811
GrpLevelPara = 1.848388 

BW Util details:
bwutil = 0.237213 
total_CMD = 23216515 
util_bw = 5507252 
Wasted_Col = 11634350 
Wasted_Row = 1025783 
Idle = 5049130 

BW Util Bottlenecks: 
RCDc_limit = 21113136 
RCDWRc_limit = 142136 
WTRc_limit = 892874 
RTWc_limit = 1772499 
CCDLc_limit = 1097157 
rwq = 0 
CCDLc_limit_alone = 986352 
WTRc_limit_alone = 867661 
RTWc_limit_alone = 1686907 

Commands details: 
total_CMD = 23216515 
n_nop = 19913659 
Read = 1351595 
Write = 0 
L2_Alloc = 0 
L2_WB = 25218 
n_act = 1295597 
n_pre = 1295581 
n_ref = 0 
n_req = 1369749 
total_req = 1376813 

Dual Bus Interface Util: 
issued_total_row = 2591178 
issued_total_col = 1376813 
Row_Bus_Util =  0.111609 
CoL_Bus_Util = 0.059303 
Either_Row_CoL_Bus_Util = 0.142263 
Issued_on_Two_Bus_Simul_Util = 0.028649 
issued_two_Eff = 0.201382 
queue_avg = 29.496111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4961
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23216515 n_nop=19905530 n_act=1295512 n_pre=1295496 n_ref_event=0 n_req=1366714 n_rd=1348558 n_rd_L2_A=0 n_write=0 n_wr_bk=25225 bw_util=0.2367
n_activity=18785428 dram_eff=0.2925
bk0: 83834a 11759386i bk1: 86050a 11557361i bk2: 83653a 11845976i bk3: 84481a 11725338i bk4: 82519a 12007686i bk5: 83176a 11901845i bk6: 82904a 11885342i bk7: 83664a 11802875i bk8: 85114a 11586147i bk9: 85502a 11564370i bk10: 85693a 11549313i bk11: 85984a 11578032i bk12: 83616a 11795771i bk13: 85189a 11589600i bk14: 83167a 11799535i bk15: 84012a 11722636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.052102
Row_Buffer_Locality_read = 0.051381
Row_Buffer_Locality_write = 0.105695
Bank_Level_Parallism = 10.212979
Bank_Level_Parallism_Col = 2.043325
Bank_Level_Parallism_Ready = 1.033156
write_to_read_ratio_blp_rw_average = 0.052383
GrpLevelPara = 1.840745 

BW Util details:
bwutil = 0.236691 
total_CMD = 23216515 
util_bw = 5495132 
Wasted_Col = 11649697 
Wasted_Row = 1022303 
Idle = 5049383 

BW Util Bottlenecks: 
RCDc_limit = 21146000 
RCDWRc_limit = 142756 
WTRc_limit = 904969 
RTWc_limit = 1658684 
CCDLc_limit = 1084287 
rwq = 0 
CCDLc_limit_alone = 978931 
WTRc_limit_alone = 879562 
RTWc_limit_alone = 1578735 

Commands details: 
total_CMD = 23216515 
n_nop = 19905530 
Read = 1348558 
Write = 0 
L2_Alloc = 0 
L2_WB = 25225 
n_act = 1295512 
n_pre = 1295496 
n_ref = 0 
n_req = 1366714 
total_req = 1373783 

Dual Bus Interface Util: 
issued_total_row = 2591008 
issued_total_col = 1373783 
Row_Bus_Util =  0.111602 
CoL_Bus_Util = 0.059173 
Either_Row_CoL_Bus_Util = 0.142613 
Issued_on_Two_Bus_Simul_Util = 0.028161 
issued_two_Eff = 0.197466 
queue_avg = 27.769188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1997985, Miss = 683976, Miss_rate = 0.342, Pending_hits = 3809, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1931738, Miss = 692160, Miss_rate = 0.358, Pending_hits = 4044, Reservation_fails = 1849
L2_cache_bank[2]: Access = 1946141, Miss = 676748, Miss_rate = 0.348, Pending_hits = 3912, Reservation_fails = 2045
L2_cache_bank[3]: Access = 1977636, Miss = 693856, Miss_rate = 0.351, Pending_hits = 4203, Reservation_fails = 183
L2_cache_bank[4]: Access = 1949843, Miss = 676073, Miss_rate = 0.347, Pending_hits = 3312, Reservation_fails = 1024
L2_cache_bank[5]: Access = 1975702, Miss = 674765, Miss_rate = 0.342, Pending_hits = 3318, Reservation_fails = 819
L2_cache_bank[6]: Access = 2042930, Miss = 674716, Miss_rate = 0.330, Pending_hits = 3253, Reservation_fails = 128
L2_cache_bank[7]: Access = 1981832, Miss = 673985, Miss_rate = 0.340, Pending_hits = 3269, Reservation_fails = 10
L2_cache_bank[8]: Access = 2143929, Miss = 672772, Miss_rate = 0.314, Pending_hits = 3276, Reservation_fails = 219
L2_cache_bank[9]: Access = 2045188, Miss = 686827, Miss_rate = 0.336, Pending_hits = 3549, Reservation_fails = 163
L2_cache_bank[10]: Access = 1982837, Miss = 677361, Miss_rate = 0.342, Pending_hits = 3739, Reservation_fails = 15334
L2_cache_bank[11]: Access = 1949834, Miss = 685652, Miss_rate = 0.352, Pending_hits = 3856, Reservation_fails = 6774
L2_cache_bank[12]: Access = 1977604, Miss = 680809, Miss_rate = 0.344, Pending_hits = 3644, Reservation_fails = 3909
L2_cache_bank[13]: Access = 1932097, Miss = 692739, Miss_rate = 0.359, Pending_hits = 3959, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2186659, Miss = 683800, Miss_rate = 0.313, Pending_hits = 3178, Reservation_fails = 1107
L2_cache_bank[15]: Access = 1962371, Miss = 679625, Miss_rate = 0.346, Pending_hits = 3164, Reservation_fails = 0
L2_cache_bank[16]: Access = 2008236, Miss = 667176, Miss_rate = 0.332, Pending_hits = 3354, Reservation_fails = 845
L2_cache_bank[17]: Access = 1978067, Miss = 679559, Miss_rate = 0.344, Pending_hits = 3776, Reservation_fails = 2149
L2_cache_bank[18]: Access = 2008278, Miss = 682491, Miss_rate = 0.340, Pending_hits = 4675, Reservation_fails = 135441
L2_cache_bank[19]: Access = 2046172, Miss = 691992, Miss_rate = 0.338, Pending_hits = 4446, Reservation_fails = 125804
L2_cache_bank[20]: Access = 1984196, Miss = 677288, Miss_rate = 0.341, Pending_hits = 3668, Reservation_fails = 714
L2_cache_bank[21]: Access = 1977114, Miss = 677981, Miss_rate = 0.343, Pending_hits = 3550, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2045491, Miss = 672348, Miss_rate = 0.329, Pending_hits = 3316, Reservation_fails = 3057
L2_cache_bank[23]: Access = 2007580, Miss = 679906, Miss_rate = 0.339, Pending_hits = 3170, Reservation_fails = 0
L2_total_cache_accesses = 48039460
L2_total_cache_misses = 16334605
L2_total_cache_miss_rate = 0.3400
L2_total_cache_pending_hits = 87440
L2_total_cache_reservation_fails = 322084
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31375437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13381371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2909111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 87440
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47753359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286101
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 309754
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11443
L2_cache_data_port_util = 0.146
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=48039460
icnt_total_pkts_simt_to_mem=48039460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 48039460
Req_Network_cycles = 9053153
Req_Network_injected_packets_per_cycle =       5.3064 
Req_Network_conflicts_per_cycle =       8.8131
Req_Network_conflicts_per_cycle_util =      10.5317
Req_Bank_Level_Parallism =       6.3412
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.2675
Req_Network_out_buffer_full_per_cycle =       0.2910
Req_Network_out_buffer_avg_util =      24.3660

Reply_Network_injected_packets_num = 48039460
Reply_Network_cycles = 9053153
Reply_Network_injected_packets_per_cycle =        5.3064
Reply_Network_conflicts_per_cycle =        3.2537
Reply_Network_conflicts_per_cycle_util =       3.9213
Reply_Bank_Level_Parallism =       6.3950
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3939
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1769
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 11 min, 59 sec (51119 sec)
gpgpu_simulation_rate = 3145 (inst/sec)
gpgpu_simulation_rate = 177 (cycle/sec)
gpgpu_silicon_slowdown = 7711864x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (133,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 338700
gpu_sim_insn = 5948723
gpu_ipc =      17.5634
gpu_tot_sim_cycle = 9391853
gpu_tot_sim_insn = 166742619
gpu_tot_ipc =      17.7540
gpu_tot_issued_cta = 1383
gpu_occupancy = 87.5219% 
gpu_tot_occupancy = 81.0274% 
max_total_param_size = 0
gpu_stall_dramfull = 21493749
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0142
partiton_level_parallism_total  =       5.2598
partiton_level_parallism_util =       5.3543
partiton_level_parallism_util_total  =       7.4126
L2_BW  =     175.3404 GB/Sec
L2_BW_total  =     229.7472 GB/Sec
gpu_total_sim_rate=3150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1828386, Miss = 1548320, Miss_rate = 0.847, Pending_hits = 19254, Reservation_fails = 6402048
	L1D_cache_core[1]: Access = 1894760, Miss = 1618562, Miss_rate = 0.854, Pending_hits = 20933, Reservation_fails = 6442005
	L1D_cache_core[2]: Access = 1911527, Miss = 1613378, Miss_rate = 0.844, Pending_hits = 21342, Reservation_fails = 6353279
	L1D_cache_core[3]: Access = 2000882, Miss = 1662693, Miss_rate = 0.831, Pending_hits = 20936, Reservation_fails = 6179567
	L1D_cache_core[4]: Access = 2110627, Miss = 1757528, Miss_rate = 0.833, Pending_hits = 23495, Reservation_fails = 6778290
	L1D_cache_core[5]: Access = 1974497, Miss = 1636792, Miss_rate = 0.829, Pending_hits = 21639, Reservation_fails = 6363050
	L1D_cache_core[6]: Access = 2054046, Miss = 1736208, Miss_rate = 0.845, Pending_hits = 22594, Reservation_fails = 6371279
	L1D_cache_core[7]: Access = 2234565, Miss = 1870964, Miss_rate = 0.837, Pending_hits = 25949, Reservation_fails = 6754088
	L1D_cache_core[8]: Access = 1961896, Miss = 1635334, Miss_rate = 0.834, Pending_hits = 21247, Reservation_fails = 7079762
	L1D_cache_core[9]: Access = 1977134, Miss = 1687548, Miss_rate = 0.854, Pending_hits = 22238, Reservation_fails = 5985095
	L1D_cache_core[10]: Access = 1830360, Miss = 1573691, Miss_rate = 0.860, Pending_hits = 20253, Reservation_fails = 5912047
	L1D_cache_core[11]: Access = 1794707, Miss = 1539656, Miss_rate = 0.858, Pending_hits = 19376, Reservation_fails = 6241606
	L1D_cache_core[12]: Access = 1903163, Miss = 1651564, Miss_rate = 0.868, Pending_hits = 21135, Reservation_fails = 6385430
	L1D_cache_core[13]: Access = 1852692, Miss = 1604850, Miss_rate = 0.866, Pending_hits = 20259, Reservation_fails = 6834719
	L1D_cache_core[14]: Access = 1854952, Miss = 1591527, Miss_rate = 0.858, Pending_hits = 19883, Reservation_fails = 6253594
	L1D_cache_core[15]: Access = 1856768, Miss = 1567420, Miss_rate = 0.844, Pending_hits = 19329, Reservation_fails = 6676238
	L1D_cache_core[16]: Access = 1858564, Miss = 1593940, Miss_rate = 0.858, Pending_hits = 19612, Reservation_fails = 6586761
	L1D_cache_core[17]: Access = 1856150, Miss = 1568020, Miss_rate = 0.845, Pending_hits = 20394, Reservation_fails = 6392717
	L1D_cache_core[18]: Access = 1786053, Miss = 1521645, Miss_rate = 0.852, Pending_hits = 19292, Reservation_fails = 6161680
	L1D_cache_core[19]: Access = 1803158, Miss = 1516553, Miss_rate = 0.841, Pending_hits = 19425, Reservation_fails = 6280368
	L1D_cache_core[20]: Access = 1934096, Miss = 1652138, Miss_rate = 0.854, Pending_hits = 21434, Reservation_fails = 6090189
	L1D_cache_core[21]: Access = 1900956, Miss = 1621485, Miss_rate = 0.853, Pending_hits = 21361, Reservation_fails = 6172736
	L1D_cache_core[22]: Access = 1942473, Miss = 1679205, Miss_rate = 0.864, Pending_hits = 21353, Reservation_fails = 6514934
	L1D_cache_core[23]: Access = 1835869, Miss = 1544230, Miss_rate = 0.841, Pending_hits = 18480, Reservation_fails = 6113204
	L1D_cache_core[24]: Access = 1779124, Miss = 1519572, Miss_rate = 0.854, Pending_hits = 19047, Reservation_fails = 6464587
	L1D_cache_core[25]: Access = 1875818, Miss = 1611964, Miss_rate = 0.859, Pending_hits = 19869, Reservation_fails = 5886784
	L1D_cache_core[26]: Access = 2003472, Miss = 1726040, Miss_rate = 0.862, Pending_hits = 22645, Reservation_fails = 6068618
	L1D_cache_core[27]: Access = 1875980, Miss = 1590525, Miss_rate = 0.848, Pending_hits = 20533, Reservation_fails = 6444383
	L1D_cache_core[28]: Access = 1887650, Miss = 1619920, Miss_rate = 0.858, Pending_hits = 20532, Reservation_fails = 6573379
	L1D_cache_core[29]: Access = 1868157, Miss = 1581192, Miss_rate = 0.846, Pending_hits = 21371, Reservation_fails = 6350123
	L1D_total_cache_accesses = 57248482
	L1D_total_cache_misses = 48642464
	L1D_total_cache_miss_rate = 0.8497
	L1D_total_cache_pending_hits = 625210
	L1D_total_cache_reservation_fails = 191112560
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.204
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7944120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 625210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46281160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191101079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2106599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 625212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 176462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56957089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291393

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12028125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173257720
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1383, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21174, 27508, 22850, 22774, 24294, 21138, 21114, 24369, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 758658368
gpgpu_n_tot_w_icount = 23708074
gpgpu_n_stall_shd_mem = 79899364
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49107678
gpgpu_n_mem_write_global = 291393
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 58725272
gpgpu_n_store_insn = 359216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3185152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78227697
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1671667
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66175401	W0_Idle:25247931	W0_Scoreboard:834951182	W1:8108742	W2:3076150	W3:1767640	W4:1265772	W5:971642	W6:777805	W7:645062	W8:570102	W9:478776	W10:439256	W11:385043	W12:350389	W13:324824	W14:297131	W15:284098	W16:269128	W17:246561	W18:235180	W19:225182	W20:207029	W21:201219	W22:201034	W23:204966	W24:206690	W25:204422	W26:191613	W27:198859	W28:179158	W29:187832	W30:190062	W31:179061	W32:637646
single_issue_nums: WS0:5896952	WS1:5880819	WS2:5964182	WS3:5966121	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 387102056 {8:48387757,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11655720 {40:291393,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28796840 {40:719921,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1935510280 {40:48387757,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2331144 {8:291393,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28796840 {40:719921,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 851 
avg_icnt2mem_latency = 354 
avg_mrq_latency = 196 
avg_icnt2sh_latency = 12 
mrq_lat_table:4518115 	76676 	219510 	477634 	811307 	1239006 	1934294 	2945168 	3324987 	1430782 	216789 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13038965 	17357378 	6066509 	7647988 	4141596 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	369902 	74375 	30724 	20651 	25659778 	5820050 	3094563 	3520797 	5417866 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29916236 	7002880 	4058320 	3020284 	2742952 	2024106 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1343 	3276 	1156 	2431 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60         9        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        20        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.064771  1.064149  1.058485  1.070990  1.057602  1.057443  1.054723  1.057704  1.065590  1.068771  1.069395  1.068983  1.061463  1.067489  1.053360  1.057565 
dram[1]:  1.066260  1.059150  1.058820  1.064984  1.058987  1.060780  1.062235  1.056720  1.058336  1.062426  1.061182  1.065526  1.060777  1.056931  1.054123  1.062276 
dram[2]:  1.059528  1.058649  1.064488  1.061665  1.056342  1.058510  1.056287  1.053220  1.062500  1.054079  1.061780  1.060294  1.057092  1.059883  1.055582  1.051395 
dram[3]:  1.063303  1.061042  1.058967  1.062608  1.058110  1.060984  1.057695  1.056920  1.061790  1.054736  1.057334  1.061152  1.055893  1.060027  1.062124  1.056118 
dram[4]:  1.057913  1.060729  1.055747  1.058759  1.055109  1.057151  1.058628  1.054162  1.054193  1.060181  1.056426  1.063234  1.060449  1.058620  1.058070  1.067428 
dram[5]:  1.059464  1.062083  1.057159  1.061606  1.057241  1.052220  1.051454  1.056594  1.069285  1.068502  1.060719  1.066395  1.059503  1.060236  1.054737  1.056266 
dram[6]:  1.066171  1.059353  1.057933  1.063593  1.057079  1.057626  1.054847  1.061630  1.060079  1.069547  1.058953  1.062291  1.058825  1.058163  1.058367  1.057980 
dram[7]:  1.058218  1.057026  1.064121  1.061321  1.054868  1.054898  1.060701  1.054036  1.059572  1.059410  1.061209  1.062721  1.059664  1.059456  1.060310  1.060626 
dram[8]:  1.055902  1.066054  1.063274  1.063648  1.055419  1.063196  1.052974  1.054345  1.062023  1.062392  1.061315  1.063289  1.051428  1.060001  1.060895  1.060310 
dram[9]:  1.069088  1.063207  1.063228  1.065685  1.060143  1.059095  1.055183  1.057039  1.061858  1.068915  1.065337  1.066036  1.062845  1.059033  1.060034  1.057552 
dram[10]:  1.064558  1.058731  1.065591  1.059104  1.055165  1.053919  1.057259  1.057962  1.070360  1.061299  1.060038  1.063727  1.057553  1.054968  1.056157  1.064088 
dram[11]:  1.058775  1.062699  1.060788  1.059208  1.057957  1.054803  1.051880  1.056384  1.057452  1.059134  1.059792  1.062049  1.057790  1.057293  1.056823  1.055645 
average row locality = 17230600/16257260 = 1.059871
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90437     89739     87552     90821     87646     88517     86725     87351     90610     91755     90769     91051     89930     92206     88200     88230 
dram[1]:     88780     90685     86694     89786     87427     87917     87430     88832     87994     90483     89578     92025     89438     90445     87171     90241 
dram[2]:     87775     87752     88576     88900     86279     87588     86449     86075     90738     87618     88479     89204     88390     88866     87372     86193 
dram[3]:     89059     88927     87643     87628     87302     86909     86361     86298     87952     87611     88389     87954     87384     88705     87982     87661 
dram[4]:     88460     90502     86029     89057     86658     88522     87249     88107     87912     89678     87498     90330     89216     88886     87756     90651 
dram[5]:     88747     90277     88175     88186     86909     86316     86659     86554     90170     90713     88788     91965     88436     89596     88073     89118 
dram[6]:     90190     90338     88826     90150     86831     87732     86634     88568     90221     92053     89472     91223     89176     90140     88369     88978 
dram[7]:     89999     88211     88865     87903     86885     87301     88332     86761     89770     89965     90848     89535     89561     87962     88667     88952 
dram[8]:     86091     88599     87771     89285     84252     86806     86087     86186     88160     89219     88624     90398     85927     88396     87983     88515 
dram[9]:     89817     91364     88810     89761     87303     88872     86500     88618     88838     91260     90690     91551     89865     90786     88604     88861 
dram[10]:     89427     87514     88619     87943     85773     86369     87127     87161     89422     89765     89328     90804     88998     87735     87761     88429 
dram[11]:     87626     90248     87380     88531     86287     86674     86292     87024     88880     89469     89482     89801     87482     89006     87050     87731 
total dram reads = 17005032
bank skew: 92206/84252 = 1.09
chip skew: 1431539/1402299 = 1.02
number of total write accesses:
dram[0]:      1662      1655      1625      1670      1585      1592      1566      1598      1570      1631      1607      1594      1649      1691      1672      1694 
dram[1]:      1656      1681      1669      1675      1518      1631      1528      1585      1592      1600      1583      1666      1654      1631      1657      1706 
dram[2]:      1597      1613      1664      1640      1581      1613      1596      1545      1636      1546      1600      1633      1645      1687      1636      1657 
dram[3]:      1594      1588      1651      1648      1622      1589      1545      1543      1610      1571      1621      1636      1616      1668      1676      1752 
dram[4]:      1685      1598      1618      1662      1620      1639      1569      1618      1548      1591      1652      1592      1638      1622      1707      1670 
dram[5]:      1640      1586      1644      1692      1617      1556      1570      1660      1645      1573      1615      1614      1685      1662      1729      1701 
dram[6]:      1605      1615      1584      1611      1561      1609      1604      1557      1581      1629      1646      1663      1676      1627      1638      1661 
dram[7]:      1582      1666      1675      1624      1559      1584      1615      1565      1598      1600      1647      1626      1639      1720      1675      1710 
dram[8]:      1640      1662      1636      1588      1613      1616      1556      1603      1564      1603      1640      1611      1652      1685      1703      1711 
dram[9]:      1637      1665      1612      1630      1633      1642      1613      1600      1608      1629      1593      1642      1671      1640      1657      1653 
dram[10]:      1641      1654      1605      1600      1611      1570      1499      1555      1581      1602      1651      1612      1635      1642      1657      1674 
dram[11]:      1627      1626      1624      1646      1578      1571      1576      1538      1543      1570      1569      1597      1702      1656      1642      1702 
total dram writes = 311846
bank skew: 1752/1499 = 1.17
chip skew: 26189/25767 = 1.02
average mf latency per bank:
dram[0]:       2517      2221      2423      2202      2364      2128      2292      2090      4126      2943      3107      2692      3077      2528      2772      2365
dram[1]:       2806      2876      2723      2797      2670      2714      2573      2629      4585      4792      3672      3783      3046      3268      3001      3071
dram[2]:       1979      1932      1862      1944      1817      1816      1756      1818      2594      2797      2577      2414      2091      2061      2028      2037
dram[3]:       1829      1924      1761      1835      1675      1816      1788      1788      2685      2545      2415      2648      2018      2102      1905      2009
dram[4]:       1868      2256      1767      2123      1687      2054      2292      2035      2537      3552      2344      2829      1997      2627      1940      2347
dram[5]:       2298      2162      2218      2119      2103      2051      2094      2017      3140      3090      3062      2583      2618      2423      2436      2260
dram[6]:       1983      2392      1895      2306      1855      2248      1828      2300      2799      3170      2496      3199      2274      2639      2205      2641
dram[7]:       1923      1889      1860      1752      1858      1709      1826      1730      2963      2475      2479      2301      3180      2097      2061      1980
dram[8]:       2056      2514      1858      2276      1855      2321      1798      2176      2959      3878      2411      2856      2163      2694      2033      2496
dram[9]:       3110      2710      3053      2624      2923      2555      2945      2490      5178      4283      4029      3348      3537      2948      3387      2838
dram[10]:       2152      1975      2127      1844      2037      1736      1980      1737      3166      2552      2605      2284      2268      2160      2244      2018
dram[11]:       1897      1910      1812      1850      1745      1753      1692      1755      3061      3107      2259      2296      2147      2214      2040      2057
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20620869 n_act=1365079 n_pre=1365063 n_ref_event=0 n_req=1450347 n_rd=1431539 n_rd_L2_A=0 n_write=0 n_wr_bk=26061 bw_util=0.2421
n_activity=19491466 dram_eff=0.2991
bk0: 90437a 11481911i bk1: 89739a 11527465i bk2: 87552a 11762243i bk3: 90821a 11434329i bk4: 87646a 11759175i bk5: 88517a 11674081i bk6: 86725a 11858412i bk7: 87351a 11768295i bk8: 90610a 11340060i bk9: 91755a 11215170i bk10: 90769a 11404575i bk11: 91051a 11375900i bk12: 89930a 11498226i bk13: 92206a 11195859i bk14: 88200a 11679950i bk15: 88230a 11736915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058796
Row_Buffer_Locality_read = 0.058060
Row_Buffer_Locality_write = 0.114845
Bank_Level_Parallism = 10.741683
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034610
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.242075 
total_CMD = 24085099 
util_bw = 5830400 
Wasted_Col = 12045060 
Wasted_Row = 980039 
Idle = 5229600 

BW Util Bottlenecks: 
RCDc_limit = 22067529 
RCDWRc_limit = 143791 
WTRc_limit = 936160 
RTWc_limit = 1965961 
CCDLc_limit = 1190456 
rwq = 0 
CCDLc_limit_alone = 1067074 
WTRc_limit_alone = 909353 
RTWc_limit_alone = 1869386 

Commands details: 
total_CMD = 24085099 
n_nop = 20620869 
Read = 1431539 
Write = 0 
L2_Alloc = 0 
L2_WB = 26061 
n_act = 1365079 
n_pre = 1365063 
n_ref = 0 
n_req = 1450347 
total_req = 1457600 

Dual Bus Interface Util: 
issued_total_row = 2730142 
issued_total_col = 1457600 
Row_Bus_Util =  0.113354 
CoL_Bus_Util = 0.060519 
Either_Row_CoL_Bus_Util = 0.143833 
Issued_on_Two_Bus_Simul_Util = 0.030040 
issued_two_Eff = 0.208852 
queue_avg = 31.841759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20611146 n_act=1361327 n_pre=1361311 n_ref_event=0 n_req=1443829 n_rd=1424926 n_rd_L2_A=0 n_write=0 n_wr_bk=26032 bw_util=0.241
n_activity=19527320 dram_eff=0.2972
bk0: 88780a 11751007i bk1: 90685a 11600675i bk2: 86694a 12028230i bk3: 89786a 11622790i bk4: 87427a 11835357i bk5: 87917a 11841890i bk6: 87430a 11885615i bk7: 88832a 11714358i bk8: 87994a 11803286i bk9: 90483a 11460156i bk10: 89578a 11618432i bk11: 92025a 11443762i bk12: 89438a 11656198i bk13: 90445a 11558801i bk14: 87171a 12011464i bk15: 90241a 11572653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057145
Row_Buffer_Locality_read = 0.056431
Row_Buffer_Locality_write = 0.110935
Bank_Level_Parallism = 10.571710
Bank_Level_Parallism_Col = 2.077579
Bank_Level_Parallism_Ready = 1.035847
write_to_read_ratio_blp_rw_average = 0.057958
GrpLevelPara = 1.865815 

BW Util details:
bwutil = 0.240972 
total_CMD = 24085099 
util_bw = 5803832 
Wasted_Col = 12099149 
Wasted_Row = 998548 
Idle = 5183570 

BW Util Bottlenecks: 
RCDc_limit = 22089664 
RCDWRc_limit = 146509 
WTRc_limit = 938941 
RTWc_limit = 1952340 
CCDLc_limit = 1157713 
rwq = 0 
CCDLc_limit_alone = 1036421 
WTRc_limit_alone = 912062 
RTWc_limit_alone = 1857927 

Commands details: 
total_CMD = 24085099 
n_nop = 20611146 
Read = 1424926 
Write = 0 
L2_Alloc = 0 
L2_WB = 26032 
n_act = 1361327 
n_pre = 1361311 
n_ref = 0 
n_req = 1443829 
total_req = 1450958 

Dual Bus Interface Util: 
issued_total_row = 2722638 
issued_total_col = 1450958 
Row_Bus_Util =  0.113042 
CoL_Bus_Util = 0.060243 
Either_Row_CoL_Bus_Util = 0.144237 
Issued_on_Two_Bus_Simul_Util = 0.029049 
issued_two_Eff = 0.201397 
queue_avg = 31.053633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20646778 n_act=1346545 n_pre=1346529 n_ref_event=0 n_req=1424949 n_rd=1406254 n_rd_L2_A=0 n_write=0 n_wr_bk=25889 bw_util=0.2378
n_activity=19511978 dram_eff=0.2936
bk0: 87775a 12060676i bk1: 87752a 12044884i bk2: 88576a 11909939i bk3: 88900a 11901467i bk4: 86279a 12251804i bk5: 87588a 12057481i bk6: 86449a 12169883i bk7: 86075a 12207406i bk8: 90738a 11683948i bk9: 87618a 12091099i bk10: 88479a 12062502i bk11: 89204a 11949185i bk12: 88390a 12025208i bk13: 88866a 11916637i bk14: 87372a 12144508i bk15: 86193a 12279682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055029
Row_Buffer_Locality_read = 0.054283
Row_Buffer_Locality_write = 0.111153
Bank_Level_Parallism = 10.305917
Bank_Level_Parallism_Col = 2.055302
Bank_Level_Parallism_Ready = 1.034353
write_to_read_ratio_blp_rw_average = 0.054994
GrpLevelPara = 1.848510 

BW Util details:
bwutil = 0.237847 
total_CMD = 24085099 
util_bw = 5728572 
Wasted_Col = 12084149 
Wasted_Row = 1053415 
Idle = 5218963 

BW Util Bottlenecks: 
RCDc_limit = 21939455 
RCDWRc_limit = 145218 
WTRc_limit = 925850 
RTWc_limit = 1822320 
CCDLc_limit = 1138302 
rwq = 0 
CCDLc_limit_alone = 1023950 
WTRc_limit_alone = 899664 
RTWc_limit_alone = 1734154 

Commands details: 
total_CMD = 24085099 
n_nop = 20646778 
Read = 1406254 
Write = 0 
L2_Alloc = 0 
L2_WB = 25889 
n_act = 1346545 
n_pre = 1346529 
n_ref = 0 
n_req = 1424949 
total_req = 1432143 

Dual Bus Interface Util: 
issued_total_row = 2693074 
issued_total_col = 1432143 
Row_Bus_Util =  0.111815 
CoL_Bus_Util = 0.059462 
Either_Row_CoL_Bus_Util = 0.142757 
Issued_on_Two_Bus_Simul_Util = 0.028520 
issued_two_Eff = 0.199777 
queue_avg = 28.819813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20657515 n_act=1342851 n_pre=1342835 n_ref_event=0 n_req=1422482 n_rd=1403765 n_rd_L2_A=0 n_write=0 n_wr_bk=25930 bw_util=0.2374
n_activity=19512602 dram_eff=0.2931
bk0: 89059a 11799456i bk1: 88927a 11893098i bk2: 87643a 12005896i bk3: 87628a 11991675i bk4: 87302a 12036645i bk5: 86909a 12119458i bk6: 86361a 12252375i bk7: 86298a 12189034i bk8: 87952a 12018375i bk9: 87611a 12047974i bk10: 88389a 11988593i bk11: 87954a 12082041i bk12: 87384a 12043966i bk13: 88705a 11900873i bk14: 87982a 12027495i bk15: 87661a 12000174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055985
Row_Buffer_Locality_read = 0.055248
Row_Buffer_Locality_write = 0.111236
Bank_Level_Parallism = 10.327452
Bank_Level_Parallism_Col = 2.058434
Bank_Level_Parallism_Ready = 1.034041
write_to_read_ratio_blp_rw_average = 0.056590
GrpLevelPara = 1.849649 

BW Util details:
bwutil = 0.237441 
total_CMD = 24085099 
util_bw = 5718780 
Wasted_Col = 12070535 
Wasted_Row = 1074204 
Idle = 5221580 

BW Util Bottlenecks: 
RCDc_limit = 21878646 
RCDWRc_limit = 145181 
WTRc_limit = 923256 
RTWc_limit = 1870707 
CCDLc_limit = 1146196 
rwq = 0 
CCDLc_limit_alone = 1027518 
WTRc_limit_alone = 896371 
RTWc_limit_alone = 1778914 

Commands details: 
total_CMD = 24085099 
n_nop = 20657515 
Read = 1403765 
Write = 0 
L2_Alloc = 0 
L2_WB = 25930 
n_act = 1342851 
n_pre = 1342835 
n_ref = 0 
n_req = 1422482 
total_req = 1429695 

Dual Bus Interface Util: 
issued_total_row = 2685686 
issued_total_col = 1429695 
Row_Bus_Util =  0.111508 
CoL_Bus_Util = 0.059360 
Either_Row_CoL_Bus_Util = 0.142311 
Issued_on_Two_Bus_Simul_Util = 0.028557 
issued_two_Eff = 0.200665 
queue_avg = 28.996283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20621756 n_act=1355912 n_pre=1355896 n_ref_event=0 n_req=1435328 n_rd=1416511 n_rd_L2_A=0 n_write=0 n_wr_bk=26029 bw_util=0.2396
n_activity=19543052 dram_eff=0.2953
bk0: 88460a 11960121i bk1: 90502a 11749314i bk2: 86029a 12307751i bk3: 89057a 11918609i bk4: 86658a 12212719i bk5: 88522a 12001022i bk6: 87249a 12052981i bk7: 88107a 11974273i bk8: 87912a 12053732i bk9: 89678a 11800974i bk10: 87498a 12067175i bk11: 90330a 11763865i bk12: 89216a 11859094i bk13: 88886a 11912990i bk14: 87756a 11974794i bk15: 90651a 11755398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055336
Row_Buffer_Locality_read = 0.054619
Row_Buffer_Locality_write = 0.109369
Bank_Level_Parallism = 10.353153
Bank_Level_Parallism_Col = 2.062643
Bank_Level_Parallism_Ready = 1.034461
write_to_read_ratio_blp_rw_average = 0.055640
GrpLevelPara = 1.852584 

BW Util details:
bwutil = 0.239574 
total_CMD = 24085099 
util_bw = 5770160 
Wasted_Col = 12118885 
Wasted_Row = 1025711 
Idle = 5170343 

BW Util Bottlenecks: 
RCDc_limit = 22062291 
RCDWRc_limit = 147002 
WTRc_limit = 935702 
RTWc_limit = 1859674 
CCDLc_limit = 1155246 
rwq = 0 
CCDLc_limit_alone = 1038220 
WTRc_limit_alone = 909229 
RTWc_limit_alone = 1769121 

Commands details: 
total_CMD = 24085099 
n_nop = 20621756 
Read = 1416511 
Write = 0 
L2_Alloc = 0 
L2_WB = 26029 
n_act = 1355912 
n_pre = 1355896 
n_ref = 0 
n_req = 1435328 
total_req = 1442540 

Dual Bus Interface Util: 
issued_total_row = 2711808 
issued_total_col = 1442540 
Row_Bus_Util =  0.112593 
CoL_Bus_Util = 0.059893 
Either_Row_CoL_Bus_Util = 0.143796 
Issued_on_Two_Bus_Simul_Util = 0.028690 
issued_two_Eff = 0.199520 
queue_avg = 29.437294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4373
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20631091 n_act=1356632 n_pre=1356616 n_ref_event=0 n_req=1437535 n_rd=1418682 n_rd_L2_A=0 n_write=0 n_wr_bk=26189 bw_util=0.24
n_activity=19526596 dram_eff=0.296
bk0: 88747a 11823661i bk1: 90277a 11670067i bk2: 88175a 11953854i bk3: 88186a 11962506i bk4: 86909a 12070122i bk5: 86316a 12204457i bk6: 86659a 12032509i bk7: 86554a 12013223i bk8: 90170a 11546844i bk9: 90713a 11537518i bk10: 88788a 11830280i bk11: 91965a 11449849i bk12: 88436a 11839539i bk13: 89596a 11753142i bk14: 88073a 11910920i bk15: 89118a 11830117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056285
Row_Buffer_Locality_read = 0.055611
Row_Buffer_Locality_write = 0.106933
Bank_Level_Parallism = 10.473919
Bank_Level_Parallism_Col = 2.065385
Bank_Level_Parallism_Ready = 1.034229
write_to_read_ratio_blp_rw_average = 0.055504
GrpLevelPara = 1.856350 

BW Util details:
bwutil = 0.239961 
total_CMD = 24085099 
util_bw = 5779484 
Wasted_Col = 12082560 
Wasted_Row = 1022199 
Idle = 5200856 

BW Util Bottlenecks: 
RCDc_limit = 22027028 
RCDWRc_limit = 148172 
WTRc_limit = 933274 
RTWc_limit = 1852290 
CCDLc_limit = 1159031 
rwq = 0 
CCDLc_limit_alone = 1042188 
WTRc_limit_alone = 906406 
RTWc_limit_alone = 1762315 

Commands details: 
total_CMD = 24085099 
n_nop = 20631091 
Read = 1418682 
Write = 0 
L2_Alloc = 0 
L2_WB = 26189 
n_act = 1356632 
n_pre = 1356616 
n_ref = 0 
n_req = 1437535 
total_req = 1444871 

Dual Bus Interface Util: 
issued_total_row = 2713248 
issued_total_col = 1444871 
Row_Bus_Util =  0.112653 
CoL_Bus_Util = 0.059990 
Either_Row_CoL_Bus_Util = 0.143408 
Issued_on_Two_Bus_Simul_Util = 0.029234 
issued_two_Eff = 0.203853 
queue_avg = 29.623053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.6231
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20598215 n_act=1365473 n_pre=1365457 n_ref_event=0 n_req=1447646 n_rd=1428901 n_rd_L2_A=0 n_write=0 n_wr_bk=25867 bw_util=0.2416
n_activity=19554925 dram_eff=0.2976
bk0: 90190a 11687145i bk1: 90338a 11601625i bk2: 88826a 11832561i bk3: 90150a 11680620i bk4: 86831a 12029299i bk5: 87732a 11916723i bk6: 86634a 12017593i bk7: 88568a 11684491i bk8: 90221a 11558097i bk9: 92053a 11397797i bk10: 89472a 11685884i bk11: 91223a 11430813i bk12: 89176a 11771808i bk13: 90140a 11654849i bk14: 88369a 11870636i bk15: 88978a 11774565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056768
Row_Buffer_Locality_read = 0.056043
Row_Buffer_Locality_write = 0.112030
Bank_Level_Parallism = 10.548597
Bank_Level_Parallism_Col = 2.075094
Bank_Level_Parallism_Ready = 1.034239
write_to_read_ratio_blp_rw_average = 0.056727
GrpLevelPara = 1.863651 

BW Util details:
bwutil = 0.241605 
total_CMD = 24085099 
util_bw = 5819072 
Wasted_Col = 12117453 
Wasted_Row = 988308 
Idle = 5160266 

BW Util Bottlenecks: 
RCDc_limit = 22155914 
RCDWRc_limit = 144783 
WTRc_limit = 933514 
RTWc_limit = 1916062 
CCDLc_limit = 1166101 
rwq = 0 
CCDLc_limit_alone = 1046167 
WTRc_limit_alone = 907305 
RTWc_limit_alone = 1822337 

Commands details: 
total_CMD = 24085099 
n_nop = 20598215 
Read = 1428901 
Write = 0 
L2_Alloc = 0 
L2_WB = 25867 
n_act = 1365473 
n_pre = 1365457 
n_ref = 0 
n_req = 1447646 
total_req = 1454768 

Dual Bus Interface Util: 
issued_total_row = 2730930 
issued_total_col = 1454768 
Row_Bus_Util =  0.113387 
CoL_Bus_Util = 0.060401 
Either_Row_CoL_Bus_Util = 0.144773 
Issued_on_Two_Bus_Simul_Util = 0.029014 
issued_two_Eff = 0.200412 
queue_avg = 30.752211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20621623 n_act=1357926 n_pre=1357910 n_ref_event=0 n_req=1438408 n_rd=1419517 n_rd_L2_A=0 n_write=0 n_wr_bk=26085 bw_util=0.2401
n_activity=19512956 dram_eff=0.2963
bk0: 89999a 11728248i bk1: 88211a 11948000i bk2: 88865a 11894161i bk3: 87903a 11987737i bk4: 86885a 12133684i bk5: 87301a 12028901i bk6: 88332a 11837368i bk7: 86761a 12036292i bk8: 89770a 11758860i bk9: 89965a 11719314i bk10: 90848a 11642681i bk11: 89535a 11783047i bk12: 89561a 11831690i bk13: 87962a 12056151i bk14: 88667a 11889013i bk15: 88952a 11814615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055958
Row_Buffer_Locality_read = 0.055198
Row_Buffer_Locality_write = 0.113070
Bank_Level_Parallism = 10.443061
Bank_Level_Parallism_Col = 2.067330
Bank_Level_Parallism_Ready = 1.035276
write_to_read_ratio_blp_rw_average = 0.055447
GrpLevelPara = 1.857525 

BW Util details:
bwutil = 0.240082 
total_CMD = 24085099 
util_bw = 5782408 
Wasted_Col = 12080153 
Wasted_Row = 1012813 
Idle = 5209725 

BW Util Bottlenecks: 
RCDc_limit = 22051056 
RCDWRc_limit = 146061 
WTRc_limit = 937225 
RTWc_limit = 1847230 
CCDLc_limit = 1159209 
rwq = 0 
CCDLc_limit_alone = 1043599 
WTRc_limit_alone = 911108 
RTWc_limit_alone = 1757737 

Commands details: 
total_CMD = 24085099 
n_nop = 20621623 
Read = 1419517 
Write = 0 
L2_Alloc = 0 
L2_WB = 26085 
n_act = 1357926 
n_pre = 1357910 
n_ref = 0 
n_req = 1438408 
total_req = 1445602 

Dual Bus Interface Util: 
issued_total_row = 2715836 
issued_total_col = 1445602 
Row_Bus_Util =  0.112760 
CoL_Bus_Util = 0.060021 
Either_Row_CoL_Bus_Util = 0.143802 
Issued_on_Two_Bus_Simul_Util = 0.028979 
issued_two_Eff = 0.201521 
queue_avg = 28.721237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7212
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20656304 n_act=1341003 n_pre=1340987 n_ref_event=0 n_req=1421213 n_rd=1402299 n_rd_L2_A=0 n_write=0 n_wr_bk=26083 bw_util=0.2372
n_activity=19477586 dram_eff=0.2933
bk0: 86091a 12196987i bk1: 88599a 11919904i bk2: 87771a 12059852i bk3: 89285a 11870580i bk4: 84252a 12426998i bk5: 86806a 12121431i bk6: 86087a 12186308i bk7: 86186a 12200526i bk8: 88160a 11901813i bk9: 89219a 11822790i bk10: 88624a 11920197i bk11: 90398a 11675634i bk12: 85927a 12277563i bk13: 88396a 11974317i bk14: 87983a 11979067i bk15: 88515a 11908508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056443
Row_Buffer_Locality_read = 0.055692
Row_Buffer_Locality_write = 0.112139
Bank_Level_Parallism = 10.343758
Bank_Level_Parallism_Col = 2.057173
Bank_Level_Parallism_Ready = 1.034126
write_to_read_ratio_blp_rw_average = 0.055909
GrpLevelPara = 1.849697 

BW Util details:
bwutil = 0.237223 
total_CMD = 24085099 
util_bw = 5713528 
Wasted_Col = 12041643 
Wasted_Row = 1074262 
Idle = 5255666 

BW Util Bottlenecks: 
RCDc_limit = 21837217 
RCDWRc_limit = 146783 
WTRc_limit = 928850 
RTWc_limit = 1840700 
CCDLc_limit = 1135697 
rwq = 0 
CCDLc_limit_alone = 1019327 
WTRc_limit_alone = 902406 
RTWc_limit_alone = 1750774 

Commands details: 
total_CMD = 24085099 
n_nop = 20656304 
Read = 1402299 
Write = 0 
L2_Alloc = 0 
L2_WB = 26083 
n_act = 1341003 
n_pre = 1340987 
n_ref = 0 
n_req = 1421213 
total_req = 1428382 

Dual Bus Interface Util: 
issued_total_row = 2681990 
issued_total_col = 1428382 
Row_Bus_Util =  0.111355 
CoL_Bus_Util = 0.059306 
Either_Row_CoL_Bus_Util = 0.142362 
Issued_on_Two_Bus_Simul_Util = 0.028299 
issued_two_Eff = 0.198780 
queue_avg = 29.216614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20609128 n_act=1365626 n_pre=1365610 n_ref_event=0 n_req=1450516 n_rd=1431500 n_rd_L2_A=0 n_write=0 n_wr_bk=26125 bw_util=0.2421
n_activity=19537866 dram_eff=0.2984
bk0: 89817a 11524361i bk1: 91364a 11324577i bk2: 88810a 11645503i bk3: 89761a 11588164i bk4: 87303a 11774839i bk5: 88872a 11616126i bk6: 86500a 11913892i bk7: 88618a 11641012i bk8: 88838a 11647540i bk9: 91260a 11396129i bk10: 90690a 11317004i bk11: 91551a 11350986i bk12: 89865a 11463215i bk13: 90786a 11447184i bk14: 88604a 11612395i bk15: 88861a 11634392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058531
Row_Buffer_Locality_read = 0.057738
Row_Buffer_Locality_write = 0.118216
Bank_Level_Parallism = 10.703454
Bank_Level_Parallism_Col = 2.088902
Bank_Level_Parallism_Ready = 1.035649
write_to_read_ratio_blp_rw_average = 0.060149
GrpLevelPara = 1.873786 

BW Util details:
bwutil = 0.242079 
total_CMD = 24085099 
util_bw = 5830500 
Wasted_Col = 12085241 
Wasted_Row = 990949 
Idle = 5178409 

BW Util Bottlenecks: 
RCDc_limit = 22110739 
RCDWRc_limit = 145068 
WTRc_limit = 941510 
RTWc_limit = 2035011 
CCDLc_limit = 1179390 
rwq = 0 
CCDLc_limit_alone = 1052693 
WTRc_limit_alone = 914751 
RTWc_limit_alone = 1935073 

Commands details: 
total_CMD = 24085099 
n_nop = 20609128 
Read = 1431500 
Write = 0 
L2_Alloc = 0 
L2_WB = 26125 
n_act = 1365626 
n_pre = 1365610 
n_ref = 0 
n_req = 1450516 
total_req = 1457625 

Dual Bus Interface Util: 
issued_total_row = 2731236 
issued_total_col = 1457625 
Row_Bus_Util =  0.113399 
CoL_Bus_Util = 0.060520 
Either_Row_CoL_Bus_Util = 0.144320 
Issued_on_Two_Bus_Simul_Util = 0.029599 
issued_two_Eff = 0.205091 
queue_avg = 32.595524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20644804 n_act=1349731 n_pre=1349715 n_ref_event=0 n_req=1430781 n_rd=1412175 n_rd_L2_A=0 n_write=0 n_wr_bk=25789 bw_util=0.2388
n_activity=19508612 dram_eff=0.2948
bk0: 89427a 11720197i bk1: 87514a 11974032i bk2: 88619a 11784802i bk3: 87943a 11933530i bk4: 85773a 12173739i bk5: 86369a 12147970i bk6: 87127a 11922392i bk7: 87161a 11974868i bk8: 89422a 11759243i bk9: 89765a 11687731i bk10: 89328a 11764159i bk11: 90804a 11590630i bk12: 88998a 11864412i bk13: 87735a 12029124i bk14: 87761a 11889846i bk15: 88429a 11775005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056654
Row_Buffer_Locality_read = 0.055943
Row_Buffer_Locality_write = 0.110609
Bank_Level_Parallism = 10.448991
Bank_Level_Parallism_Col = 2.065764
Bank_Level_Parallism_Ready = 1.034780
write_to_read_ratio_blp_rw_average = 0.057131
GrpLevelPara = 1.855189 

BW Util details:
bwutil = 0.238814 
total_CMD = 24085099 
util_bw = 5751856 
Wasted_Col = 12074537 
Wasted_Row = 1048226 
Idle = 5210480 

BW Util Bottlenecks: 
RCDc_limit = 21951924 
RCDWRc_limit = 145141 
WTRc_limit = 913929 
RTWc_limit = 1898864 
CCDLc_limit = 1154527 
rwq = 0 
CCDLc_limit_alone = 1036308 
WTRc_limit_alone = 888075 
RTWc_limit_alone = 1806499 

Commands details: 
total_CMD = 24085099 
n_nop = 20644804 
Read = 1412175 
Write = 0 
L2_Alloc = 0 
L2_WB = 25789 
n_act = 1349731 
n_pre = 1349715 
n_ref = 0 
n_req = 1430781 
total_req = 1437964 

Dual Bus Interface Util: 
issued_total_row = 2699446 
issued_total_col = 1437964 
Row_Bus_Util =  0.112080 
CoL_Bus_Util = 0.059703 
Either_Row_CoL_Bus_Util = 0.142839 
Issued_on_Two_Bus_Simul_Util = 0.028944 
issued_two_Eff = 0.202632 
queue_avg = 30.052990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.053
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24085099 n_nop=20637137 n_act=1349250 n_pre=1349234 n_ref_event=0 n_req=1427566 n_rd=1408963 n_rd_L2_A=0 n_write=0 n_wr_bk=25767 bw_util=0.2383
n_activity=19506914 dram_eff=0.2942
bk0: 87626a 12075332i bk1: 90248a 11834340i bk2: 87380a 12185484i bk3: 88531a 12013440i bk4: 86287a 12340469i bk5: 86674a 12267428i bk6: 86292a 12277035i bk7: 87024a 12183973i bk8: 88880a 11891064i bk9: 89469a 11845509i bk10: 89482a 11862689i bk11: 89801a 11879157i bk12: 87482a 12097830i bk13: 89006a 11887600i bk14: 87050a 12108187i bk15: 87731a 12047698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.054865
Row_Buffer_Locality_read = 0.054170
Row_Buffer_Locality_write = 0.107510
Bank_Level_Parallism = 10.302575
Bank_Level_Parallism_Col = 2.054737
Bank_Level_Parallism_Ready = 1.033703
write_to_read_ratio_blp_rw_average = 0.053964
GrpLevelPara = 1.848222 

BW Util details:
bwutil = 0.238277 
total_CMD = 24085099 
util_bw = 5738920 
Wasted_Col = 12085159 
Wasted_Row = 1044316 
Idle = 5216704 

BW Util Bottlenecks: 
RCDc_limit = 21976951 
RCDWRc_limit = 145531 
WTRc_limit = 925239 
RTWc_limit = 1794485 
CCDLc_limit = 1142284 
rwq = 0 
CCDLc_limit_alone = 1028682 
WTRc_limit_alone = 899261 
RTWc_limit_alone = 1706861 

Commands details: 
total_CMD = 24085099 
n_nop = 20637137 
Read = 1408963 
Write = 0 
L2_Alloc = 0 
L2_WB = 25767 
n_act = 1349250 
n_pre = 1349234 
n_ref = 0 
n_req = 1427566 
total_req = 1434730 

Dual Bus Interface Util: 
issued_total_row = 2698484 
issued_total_col = 1434730 
Row_Bus_Util =  0.112040 
CoL_Bus_Util = 0.059569 
Either_Row_CoL_Bus_Util = 0.143157 
Issued_on_Two_Bus_Simul_Util = 0.028451 
issued_two_Eff = 0.198741 
queue_avg = 28.369787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.3698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2054981, Miss = 713746, Miss_rate = 0.347, Pending_hits = 4211, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1985177, Miss = 721546, Miss_rate = 0.363, Pending_hits = 4462, Reservation_fails = 1849
L2_cache_bank[2]: Access = 1999493, Miss = 706388, Miss_rate = 0.353, Pending_hits = 4231, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2033112, Miss = 722290, Miss_rate = 0.355, Pending_hits = 4501, Reservation_fails = 183
L2_cache_bank[4]: Access = 2005702, Miss = 705933, Miss_rate = 0.352, Pending_hits = 3708, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2034535, Miss = 704068, Miss_rate = 0.346, Pending_hits = 3746, Reservation_fails = 819
L2_cache_bank[6]: Access = 2099423, Miss = 703944, Miss_rate = 0.335, Pending_hits = 3634, Reservation_fails = 2223
L2_cache_bank[7]: Access = 2036469, Miss = 703562, Miss_rate = 0.345, Pending_hits = 3622, Reservation_fails = 10
L2_cache_bank[8]: Access = 2208341, Miss = 702642, Miss_rate = 0.318, Pending_hits = 3877, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2104500, Miss = 717597, Miss_rate = 0.341, Pending_hits = 4138, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2039298, Miss = 707821, Miss_rate = 0.347, Pending_hits = 4164, Reservation_fails = 15371
L2_cache_bank[11]: Access = 2003919, Miss = 714589, Miss_rate = 0.357, Pending_hits = 4179, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2034851, Miss = 711583, Miss_rate = 0.350, Pending_hits = 4038, Reservation_fails = 4280
L2_cache_bank[13]: Access = 1985227, Miss = 721046, Miss_rate = 0.363, Pending_hits = 4236, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2244558, Miss = 714791, Miss_rate = 0.318, Pending_hits = 3751, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2018167, Miss = 708454, Miss_rate = 0.351, Pending_hits = 3645, Reservation_fails = 850
L2_cache_bank[16]: Access = 2066345, Miss = 696771, Miss_rate = 0.337, Pending_hits = 3721, Reservation_fails = 1172
L2_cache_bank[17]: Access = 2034032, Miss = 709280, Miss_rate = 0.349, Pending_hits = 4122, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2066005, Miss = 712301, Miss_rate = 0.345, Pending_hits = 5134, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2103762, Miss = 722945, Miss_rate = 0.344, Pending_hits = 4941, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2040487, Miss = 708325, Miss_rate = 0.347, Pending_hits = 4192, Reservation_fails = 1260
L2_cache_bank[21]: Access = 2031215, Miss = 707588, Miss_rate = 0.348, Pending_hits = 4014, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2106194, Miss = 702359, Miss_rate = 0.333, Pending_hits = 3816, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2063278, Miss = 710364, Miss_rate = 0.344, Pending_hits = 3674, Reservation_fails = 243
L2_total_cache_accesses = 49399071
L2_total_cache_misses = 17049933
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 97757
L2_total_cache_reservation_fails = 429779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32004889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13943529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 429779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3061503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 97757
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 246492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49107678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291393
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17948
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=49399071
icnt_total_pkts_simt_to_mem=49399071
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49399071
Req_Network_cycles = 9391853
Req_Network_injected_packets_per_cycle =       5.2598 
Req_Network_conflicts_per_cycle =       8.7621
Req_Network_conflicts_per_cycle_util =      10.4660
Req_Bank_Level_Parallism =       6.2826
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.0341
Req_Network_out_buffer_full_per_cycle =       0.2894
Req_Network_out_buffer_avg_util =      24.6820

Reply_Network_injected_packets_num = 49399071
Reply_Network_cycles = 9391853
Reply_Network_injected_packets_per_cycle =        5.2598
Reply_Network_conflicts_per_cycle =        3.1872
Reply_Network_conflicts_per_cycle_util =       3.8388
Reply_Bank_Level_Parallism =       6.3352
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3173
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1753
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 42 min, 2 sec (52922 sec)
gpgpu_simulation_rate = 3150 (inst/sec)
gpgpu_simulation_rate = 177 (cycle/sec)
gpgpu_silicon_slowdown = 7711864x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (25,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 9: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 72887
gpu_sim_insn = 905540
gpu_ipc =      12.4239
gpu_tot_sim_cycle = 9464740
gpu_tot_sim_insn = 167648159
gpu_tot_ipc =      17.7129
gpu_tot_issued_cta = 1408
gpu_occupancy = 18.1052% 
gpu_tot_occupancy = 80.7219% 
max_total_param_size = 0
gpu_stall_dramfull = 21501374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6585
partiton_level_parallism_total  =       5.2320
partiton_level_parallism_util =       4.2674
partiton_level_parallism_util_total  =       7.3993
L2_BW  =      72.4432 GB/Sec
L2_BW_total  =     228.5358 GB/Sec
gpu_total_sim_rate=3157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1837707, Miss = 1552631, Miss_rate = 0.845, Pending_hits = 19532, Reservation_fails = 6403268
	L1D_cache_core[1]: Access = 1904792, Miss = 1623965, Miss_rate = 0.853, Pending_hits = 21198, Reservation_fails = 6444419
	L1D_cache_core[2]: Access = 1915131, Miss = 1614463, Miss_rate = 0.843, Pending_hits = 21411, Reservation_fails = 6353376
	L1D_cache_core[3]: Access = 2000882, Miss = 1662693, Miss_rate = 0.831, Pending_hits = 20936, Reservation_fails = 6179567
	L1D_cache_core[4]: Access = 2110627, Miss = 1757528, Miss_rate = 0.833, Pending_hits = 23495, Reservation_fails = 6778290
	L1D_cache_core[5]: Access = 1974497, Miss = 1636792, Miss_rate = 0.829, Pending_hits = 21639, Reservation_fails = 6363050
	L1D_cache_core[6]: Access = 2054046, Miss = 1736208, Miss_rate = 0.845, Pending_hits = 22594, Reservation_fails = 6371279
	L1D_cache_core[7]: Access = 2234565, Miss = 1870964, Miss_rate = 0.837, Pending_hits = 25949, Reservation_fails = 6754088
	L1D_cache_core[8]: Access = 1968671, Miss = 1638517, Miss_rate = 0.832, Pending_hits = 21463, Reservation_fails = 7082190
	L1D_cache_core[9]: Access = 1983747, Miss = 1690915, Miss_rate = 0.852, Pending_hits = 22452, Reservation_fails = 5987873
	L1D_cache_core[10]: Access = 1838937, Miss = 1578080, Miss_rate = 0.858, Pending_hits = 20486, Reservation_fails = 5914952
	L1D_cache_core[11]: Access = 1803227, Miss = 1544560, Miss_rate = 0.857, Pending_hits = 19613, Reservation_fails = 6246404
	L1D_cache_core[12]: Access = 1911424, Miss = 1656249, Miss_rate = 0.867, Pending_hits = 21385, Reservation_fails = 6389261
	L1D_cache_core[13]: Access = 1861171, Miss = 1609553, Miss_rate = 0.865, Pending_hits = 20501, Reservation_fails = 6838215
	L1D_cache_core[14]: Access = 1863176, Miss = 1596091, Miss_rate = 0.857, Pending_hits = 20100, Reservation_fails = 6257336
	L1D_cache_core[15]: Access = 1865157, Miss = 1572210, Miss_rate = 0.843, Pending_hits = 19550, Reservation_fails = 6680395
	L1D_cache_core[16]: Access = 1866930, Miss = 1598248, Miss_rate = 0.856, Pending_hits = 19828, Reservation_fails = 6589727
	L1D_cache_core[17]: Access = 1866335, Miss = 1573286, Miss_rate = 0.843, Pending_hits = 20652, Reservation_fails = 6395576
	L1D_cache_core[18]: Access = 1794710, Miss = 1526557, Miss_rate = 0.851, Pending_hits = 19516, Reservation_fails = 6164872
	L1D_cache_core[19]: Access = 1812785, Miss = 1521667, Miss_rate = 0.839, Pending_hits = 19660, Reservation_fails = 6284489
	L1D_cache_core[20]: Access = 1942381, Miss = 1656484, Miss_rate = 0.853, Pending_hits = 21677, Reservation_fails = 6093258
	L1D_cache_core[21]: Access = 1909571, Miss = 1626636, Miss_rate = 0.852, Pending_hits = 21631, Reservation_fails = 6178081
	L1D_cache_core[22]: Access = 1952544, Miss = 1684719, Miss_rate = 0.863, Pending_hits = 21617, Reservation_fails = 6517640
	L1D_cache_core[23]: Access = 1846832, Miss = 1549804, Miss_rate = 0.839, Pending_hits = 18744, Reservation_fails = 6116334
	L1D_cache_core[24]: Access = 1788586, Miss = 1524649, Miss_rate = 0.852, Pending_hits = 19283, Reservation_fails = 6469118
	L1D_cache_core[25]: Access = 1886549, Miss = 1617672, Miss_rate = 0.857, Pending_hits = 20134, Reservation_fails = 5891071
	L1D_cache_core[26]: Access = 2012758, Miss = 1730956, Miss_rate = 0.860, Pending_hits = 22905, Reservation_fails = 6070401
	L1D_cache_core[27]: Access = 1887542, Miss = 1596233, Miss_rate = 0.846, Pending_hits = 20800, Reservation_fails = 6446065
	L1D_cache_core[28]: Access = 1899086, Miss = 1625850, Miss_rate = 0.856, Pending_hits = 20808, Reservation_fails = 6576163
	L1D_cache_core[29]: Access = 1879567, Miss = 1586934, Miss_rate = 0.844, Pending_hits = 21650, Reservation_fails = 6353491
	L1D_total_cache_accesses = 57473933
	L1D_total_cache_misses = 48761114
	L1D_total_cache_miss_rate = 0.8484
	L1D_total_cache_pending_hits = 631209
	L1D_total_cache_reservation_fails = 191190249
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8044834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 631209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46386676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191178768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2118948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 631211
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57181667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292266

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12068305
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173295229
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21727, 27928, 23618, 23481, 24744, 21629, 21708, 24798, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 761823520
gpgpu_n_tot_w_icount = 23806985
gpgpu_n_stall_shd_mem = 79988451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49227688
gpgpu_n_mem_write_global = 292266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 58965318
gpgpu_n_store_insn = 360285
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3242752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78310143
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1678308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66181435	W0_Idle:26103978	W0_Scoreboard:838625582	W1:8137271	W2:3087376	W3:1774736	W4:1270212	W5:974965	W6:780640	W7:647961	W8:572438	W9:480826	W10:440669	W11:386909	W12:351730	W13:326197	W14:298382	W15:285252	W16:270606	W17:247751	W18:236161	W19:226104	W20:208040	W21:202669	W22:202378	W23:206331	W24:208332	W25:206372	W26:192887	W27:199773	W28:179787	W29:188100	W30:190146	W31:179082	W32:646902
single_issue_nums: WS0:5921455	WS1:5908584	WS2:5987957	WS3:5988989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388044976 {8:48505622,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11690640 {40:292266,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28882640 {40:722066,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1940224880 {40:48505622,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2338128 {8:292266,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28882640 {40:722066,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 850 
avg_icnt2mem_latency = 353 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 12 
mrq_lat_table:4536988 	76959 	220035 	478793 	813301 	1241542 	1937581 	2949633 	3329639 	1432138 	216865 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13096819 	17401776 	6074750 	7658047 	4141927 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	371794 	74576 	30765 	20660 	25761717 	5831869 	3098429 	3521728 	5418051 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29993195 	7020772 	4071555 	3029824 	2746038 	2024277 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1347 	3334 	1160 	2433 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60        11        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        24        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.065013  1.064503  1.058685  1.071176  1.058102  1.057691  1.054990  1.057801  1.065762  1.069021  1.069568  1.069468  1.061956  1.068135  1.053761  1.058032 
dram[1]:  1.066417  1.059404  1.058968  1.065180  1.059343  1.061003  1.062570  1.056968  1.058476  1.062773  1.061333  1.065973  1.061270  1.057346  1.054440  1.062598 
dram[2]:  1.059676  1.058930  1.064617  1.061993  1.056592  1.058669  1.056430  1.053455  1.062782  1.054633  1.062020  1.060375  1.057781  1.060508  1.055763  1.051697 
dram[3]:  1.063535  1.061245  1.059357  1.062964  1.058434  1.061280  1.058078  1.057165  1.062187  1.055086  1.057669  1.061427  1.056236  1.060605  1.062338  1.056321 
dram[4]:  1.058263  1.060852  1.056013  1.058985  1.055342  1.057364  1.058780  1.054246  1.054507  1.060544  1.056888  1.063371  1.061244  1.059183  1.058282  1.067584 
dram[5]:  1.059623  1.062183  1.057426  1.061870  1.057499  1.052377  1.051862  1.056998  1.069451  1.068675  1.061043  1.066674  1.060185  1.060725  1.055037  1.056601 
dram[6]:  1.066594  1.059465  1.058129  1.063766  1.057360  1.057874  1.055131  1.061878  1.060395  1.069732  1.059302  1.062630  1.059158  1.058685  1.058618  1.058379 
dram[7]:  1.058297  1.057210  1.064332  1.061574  1.055215  1.055120  1.060808  1.054258  1.059971  1.059650  1.061531  1.063084  1.060131  1.060250  1.060634  1.060888 
dram[8]:  1.056252  1.066389  1.063500  1.063951  1.055799  1.063442  1.053302  1.054462  1.062158  1.062672  1.061551  1.063630  1.051997  1.060619  1.061200  1.060487 
dram[9]:  1.069323  1.063521  1.063506  1.065980  1.060472  1.059312  1.055434  1.057325  1.062080  1.069036  1.065582  1.066212  1.063366  1.059551  1.060522  1.058026 
dram[10]:  1.065033  1.059191  1.065649  1.059220  1.055487  1.054170  1.057657  1.058258  1.070568  1.061506  1.060391  1.064091  1.058070  1.055561  1.056393  1.064393 
dram[11]:  1.058973  1.062892  1.061061  1.059409  1.058209  1.055231  1.052142  1.056677  1.057746  1.059295  1.060110  1.062547  1.058453  1.057948  1.057169  1.055662 
average row locality = 17269806/16289570 = 1.060176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90620     89961     87733     90998     87830     88701     86913     87519     90805     91962     90966     91261     90154     92437     88444     88438 
dram[1]:     88932     90897     86861     89949     87637     88111     87641     88994     88205     90697     89781     92233     89666     90664     87371     90457 
dram[2]:     87956     87943     88720     89100     86452     87790     86610     86262     90959     87816     88682     89370     88620     89108     87552     86375 
dram[3]:     89250     89111     87855     87813     87487     87110     86561     86494     88181     87820     88572     88163     87601     88942     88182     87845 
dram[4]:     88672     90707     86239     89285     86840     88684     87480     88302     88140     89895     87739     90511     89439     89130     87955     90831 
dram[5]:     88928     90424     88349     88374     87083     86508     86852     86739     90380     90900     88998     92139     88707     89793     88241     89318 
dram[6]:     90408     90530     89010     90316     87030     87899     86833     88759     90435     92246     89665     91409     89392     90382     88580     89207 
dram[7]:     90171     88416     89065     88105     87080     87473     88511     86982     90008     90162     91064     89780     89793     88220     88891     89208 
dram[8]:     86307     88780     87923     89478     84432     86988     86306     86371     88351     89412     88849     90602     86151     88636     88201     88718 
dram[9]:     90018     91600     89008     89943     87495     89059     86692     88836     89028     91447     90887     91738     90100     91022     88811     89070 
dram[10]:     89633     87718     88787     88152     85979     86546     87335     87349     89638     89957     89545     91024     89201     87954     87987     88602 
dram[11]:     87792     90423     87595     88705     86473     86885     86453     87204     89103     89643     89714     90033     87742     89260     87242     87931 
total dram reads = 17043616
bank skew: 92437/84432 = 1.09
chip skew: 1434754/1405505 = 1.02
number of total write accesses:
dram[0]:      1666      1657      1629      1677      1590      1594      1569      1600      1572      1636      1613      1599      1651      1696      1680      1703 
dram[1]:      1657      1686      1671      1683      1521      1636      1534      1590      1596      1604      1584      1673      1657      1633      1674      1712 
dram[2]:      1600      1615      1665      1643      1584      1617      1599      1546      1636      1556      1601      1634      1650      1688      1638      1663 
dram[3]:      1596      1590      1657      1650      1627      1594      1547      1548      1616      1575      1624      1638      1622      1672      1685      1753 
dram[4]:      1691      1602      1619      1665      1621      1642      1573      1621      1550      1597      1659      1594      1645      1625      1713      1672 
dram[5]:      1641      1590      1650      1694      1622      1558      1573      1667      1646      1574      1615      1619      1688      1667      1735      1707 
dram[6]:      1613      1617      1587      1613      1563      1613      1609      1558      1584      1636      1647      1669      1677      1628      1646      1670 
dram[7]:      1583      1670      1677      1628      1566      1591      1618      1567      1603      1609      1649      1634      1642      1727      1686      1724 
dram[8]:      1643      1667      1638      1590      1619      1616      1560      1607      1567      1608      1644      1616      1655      1688      1711      1722 
dram[9]:      1641      1668      1613      1632      1636      1645      1616      1606      1611      1631      1595      1642      1672      1648      1662      1663 
dram[10]:      1649      1657      1606      1602      1612      1573      1506      1562      1586      1604      1654      1616      1639      1645      1659      1683 
dram[11]:      1630      1626      1627      1648      1580      1576      1583      1542      1547      1575      1573      1601      1704      1662      1651      1707 
total dram writes = 312628
bank skew: 1753/1506 = 1.16
chip skew: 26246/25832 = 1.02
average mf latency per bank:
dram[0]:       2515      2219      2421      2199      2362      2126      2290      2088      4121      2939      3102      2689      3072      2524      2767      2362
dram[1]:       2803      2872      2720      2794      2667      2710      2569      2627      4577      4784      3666      3777      3041      3263      2997      3067
dram[2]:       1978      1930      1861      1942      1816      1814      1755      1817      2591      2794      2574      2412      2089      2058      2026      2036
dram[3]:       1827      1923      1760      1834      1674      1814      1787      1786      2682      2542      2414      2646      2016      2100      1903      2007
dram[4]:       1866      2253      1766      2121      1686      2053      2289      2032      2535      3548      2341      2826      1995      2623      1938      2345
dram[5]:       2295      2160      2216      2117      2101      2049      2092      2015      3136      3086      3058      2580      2613      2420      2433      2258
dram[6]:       1982      2389      1893      2303      1853      2246      1826      2297      2796      3167      2494      3195      2271      2635      2203      2637
dram[7]:       1921      1887      1859      1750      1857      1708      1825      1729      2960      2473      2476      2298      3177      2094      2059      1978
dram[8]:       2054      2511      1857      2273      1853      2319      1796      2173      2956      3874      2408      2852      2161      2689      2031      2493
dram[9]:       3105      2706      3049      2622      2920      2552      2941      2487      5171      4278      4023      3344      3531      2943      3383      2834
dram[10]:       2149      1974      2125      1842      2035      1735      1978      1736      3162      2549      2603      2282      2265      2157      2241      2016
dram[11]:       1896      1908      1811      1849      1744      1752      1691      1754      3058      3104      2257      2294      2145      2211      2039      2055
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20799947 n_act=1367729 n_pre=1367713 n_ref_event=0 n_req=1453606 n_rd=1434742 n_rd_L2_A=0 n_write=0 n_wr_bk=26132 bw_util=0.2408
n_activity=19565522 dram_eff=0.2987
bk0: 90620a 11652380i bk1: 89961a 11695156i bk2: 87733a 11932793i bk3: 90998a 11603750i bk4: 87830a 11929630i bk5: 88701a 11842942i bk6: 86913a 12026892i bk7: 87519a 11937521i bk8: 90805a 11508124i bk9: 91962a 11383648i bk10: 90966a 11573855i bk11: 91261a 11544666i bk12: 90154a 11666367i bk13: 92437a 11363689i bk14: 88444a 11846918i bk15: 88438a 11904566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059083
Row_Buffer_Locality_read = 0.058348
Row_Buffer_Locality_write = 0.114981
Bank_Level_Parallism = 10.724192
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034881
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240750 
total_CMD = 24272013 
util_bw = 5843496 
Wasted_Col = 12077414 
Wasted_Row = 993787 
Idle = 5357316 

BW Util Bottlenecks: 
RCDc_limit = 22113035 
RCDWRc_limit = 144110 
WTRc_limit = 938334 
RTWc_limit = 1970784 
CCDLc_limit = 1192833 
rwq = 0 
CCDLc_limit_alone = 1069079 
WTRc_limit_alone = 911459 
RTWc_limit_alone = 1873905 

Commands details: 
total_CMD = 24272013 
n_nop = 20799947 
Read = 1434742 
Write = 0 
L2_Alloc = 0 
L2_WB = 26132 
n_act = 1367729 
n_pre = 1367713 
n_ref = 0 
n_req = 1453606 
total_req = 1460874 

Dual Bus Interface Util: 
issued_total_row = 2735442 
issued_total_col = 1460874 
Row_Bus_Util =  0.112699 
CoL_Bus_Util = 0.060188 
Either_Row_CoL_Bus_Util = 0.143048 
Issued_on_Two_Bus_Simul_Util = 0.029839 
issued_two_Eff = 0.208593 
queue_avg = 31.631281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20790058 n_act=1364008 n_pre=1363992 n_ref_event=0 n_req=1447061 n_rd=1428096 n_rd_L2_A=0 n_write=0 n_wr_bk=26111 bw_util=0.2397
n_activity=19602060 dram_eff=0.2967
bk0: 88932a 11924604i bk1: 90897a 11766894i bk2: 86861a 12199543i bk3: 89949a 11791876i bk4: 87637a 12003019i bk5: 88111a 12011272i bk6: 87641a 12052575i bk7: 88994a 11883459i bk8: 88205a 11970944i bk9: 90697a 11628483i bk10: 89781a 11787052i bk11: 92233a 11612071i bk12: 89666a 11825361i bk13: 90664a 11726862i bk14: 87371a 12179096i bk15: 90457a 11740765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057398
Row_Buffer_Locality_read = 0.056686
Row_Buffer_Locality_write = 0.110994
Bank_Level_Parallism = 10.554777
Bank_Level_Parallism_Col = 2.077443
Bank_Level_Parallism_Ready = 1.036007
write_to_read_ratio_blp_rw_average = 0.058036
GrpLevelPara = 1.865427 

BW Util details:
bwutil = 0.239652 
total_CMD = 24272013 
util_bw = 5816828 
Wasted_Col = 12132005 
Wasted_Row = 1012104 
Idle = 5311076 

BW Util Bottlenecks: 
RCDc_limit = 22136238 
RCDWRc_limit = 146925 
WTRc_limit = 941196 
RTWc_limit = 1961345 
CCDLc_limit = 1160156 
rwq = 0 
CCDLc_limit_alone = 1038242 
WTRc_limit_alone = 914239 
RTWc_limit_alone = 1866388 

Commands details: 
total_CMD = 24272013 
n_nop = 20790058 
Read = 1428096 
Write = 0 
L2_Alloc = 0 
L2_WB = 26111 
n_act = 1364008 
n_pre = 1363992 
n_ref = 0 
n_req = 1447061 
total_req = 1454207 

Dual Bus Interface Util: 
issued_total_row = 2728000 
issued_total_col = 1454207 
Row_Bus_Util =  0.112393 
CoL_Bus_Util = 0.059913 
Either_Row_CoL_Bus_Util = 0.143456 
Issued_on_Two_Bus_Simul_Util = 0.028850 
issued_two_Eff = 0.201109 
queue_avg = 30.850157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20826149 n_act=1349107 n_pre=1349091 n_ref_event=0 n_req=1428051 n_rd=1409315 n_rd_L2_A=0 n_write=0 n_wr_bk=25935 bw_util=0.2365
n_activity=19585383 dram_eff=0.2931
bk0: 87956a 12231357i bk1: 87943a 12213994i bk2: 88720a 12084612i bk3: 89100a 12072277i bk4: 86452a 12422241i bk5: 87790a 12226285i bk6: 86610a 12343008i bk7: 86262a 12378891i bk8: 90959a 11853568i bk9: 87816a 12260762i bk10: 88682a 12230933i bk11: 89370a 12120076i bk12: 88620a 12193848i bk13: 89108a 12084755i bk14: 87552a 12316198i bk15: 86375a 12451258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055287
Row_Buffer_Locality_read = 0.054542
Row_Buffer_Locality_write = 0.111336
Bank_Level_Parallism = 10.288729
Bank_Level_Parallism_Col = 2.055184
Bank_Level_Parallism_Ready = 1.034476
write_to_read_ratio_blp_rw_average = 0.055069
GrpLevelPara = 1.848048 

BW Util details:
bwutil = 0.236528 
total_CMD = 24272013 
util_bw = 5741000 
Wasted_Col = 12116227 
Wasted_Row = 1067371 
Idle = 5347415 

BW Util Bottlenecks: 
RCDc_limit = 21984532 
RCDWRc_limit = 145453 
WTRc_limit = 927179 
RTWc_limit = 1831161 
CCDLc_limit = 1140865 
rwq = 0 
CCDLc_limit_alone = 1025870 
WTRc_limit_alone = 900961 
RTWc_limit_alone = 1742384 

Commands details: 
total_CMD = 24272013 
n_nop = 20826149 
Read = 1409315 
Write = 0 
L2_Alloc = 0 
L2_WB = 25935 
n_act = 1349107 
n_pre = 1349091 
n_ref = 0 
n_req = 1428051 
total_req = 1435250 

Dual Bus Interface Util: 
issued_total_row = 2698198 
issued_total_col = 1435250 
Row_Bus_Util =  0.111165 
CoL_Bus_Util = 0.059132 
Either_Row_CoL_Bus_Util = 0.141969 
Issued_on_Two_Bus_Simul_Util = 0.028328 
issued_two_Eff = 0.199539 
queue_avg = 28.629892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20836472 n_act=1345535 n_pre=1345519 n_ref_event=0 n_req=1425756 n_rd=1406987 n_rd_L2_A=0 n_write=0 n_wr_bk=25994 bw_util=0.2362
n_activity=19585109 dram_eff=0.2927
bk0: 89250a 11969189i bk1: 89111a 12061784i bk2: 87855a 12173642i bk3: 87813a 12162102i bk4: 87487a 12206212i bk5: 87110a 12288566i bk6: 86561a 12422101i bk7: 86494a 12358093i bk8: 88181a 12185104i bk9: 87820a 12217275i bk10: 88572a 12157748i bk11: 88163a 12250380i bk12: 87601a 12211439i bk13: 88942a 12068054i bk14: 88182a 12195662i bk15: 87845a 12171231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056270
Row_Buffer_Locality_read = 0.055535
Row_Buffer_Locality_write = 0.111354
Bank_Level_Parallism = 10.310962
Bank_Level_Parallism_Col = 2.058002
Bank_Level_Parallism_Ready = 1.034330
write_to_read_ratio_blp_rw_average = 0.056581
GrpLevelPara = 1.849063 

BW Util details:
bwutil = 0.236154 
total_CMD = 24272013 
util_bw = 5731924 
Wasted_Col = 12103179 
Wasted_Row = 1087933 
Idle = 5348977 

BW Util Bottlenecks: 
RCDc_limit = 21925058 
RCDWRc_limit = 145485 
WTRc_limit = 925202 
RTWc_limit = 1875086 
CCDLc_limit = 1148527 
rwq = 0 
CCDLc_limit_alone = 1029500 
WTRc_limit_alone = 898249 
RTWc_limit_alone = 1783012 

Commands details: 
total_CMD = 24272013 
n_nop = 20836472 
Read = 1406987 
Write = 0 
L2_Alloc = 0 
L2_WB = 25994 
n_act = 1345535 
n_pre = 1345519 
n_ref = 0 
n_req = 1425756 
total_req = 1432981 

Dual Bus Interface Util: 
issued_total_row = 2691054 
issued_total_col = 1432981 
Row_Bus_Util =  0.110871 
CoL_Bus_Util = 0.059038 
Either_Row_CoL_Bus_Util = 0.141543 
Issued_on_Two_Bus_Simul_Util = 0.028366 
issued_two_Eff = 0.200403 
queue_avg = 28.806618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20800387 n_act=1358739 n_pre=1358723 n_ref_event=0 n_req=1438715 n_rd=1419849 n_rd_L2_A=0 n_write=0 n_wr_bk=26089 bw_util=0.2383
n_activity=19621005 dram_eff=0.2948
bk0: 88672a 12127927i bk1: 90707a 11916059i bk2: 86239a 12477348i bk3: 89285a 12085175i bk4: 86840a 12384480i bk5: 88684a 12172259i bk6: 87480a 12219771i bk7: 88302a 12143902i bk8: 88140a 12220991i bk9: 89895a 11968538i bk10: 87739a 12234404i bk11: 90511a 11934290i bk12: 89439a 12027925i bk13: 89130a 12080248i bk14: 87955a 12143796i bk15: 90831a 11924642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055595
Row_Buffer_Locality_read = 0.054880
Row_Buffer_Locality_write = 0.109456
Bank_Level_Parallism = 10.334920
Bank_Level_Parallism_Col = 2.062082
Bank_Level_Parallism_Ready = 1.034619
write_to_read_ratio_blp_rw_average = 0.055643
GrpLevelPara = 1.851924 

BW Util details:
bwutil = 0.238289 
total_CMD = 24272013 
util_bw = 5783752 
Wasted_Col = 12153754 
Wasted_Row = 1040416 
Idle = 5294091 

BW Util Bottlenecks: 
RCDc_limit = 22111708 
RCDWRc_limit = 147301 
WTRc_limit = 937786 
RTWc_limit = 1864554 
CCDLc_limit = 1157848 
rwq = 0 
CCDLc_limit_alone = 1040416 
WTRc_limit_alone = 911263 
RTWc_limit_alone = 1773645 

Commands details: 
total_CMD = 24272013 
n_nop = 20800387 
Read = 1419849 
Write = 0 
L2_Alloc = 0 
L2_WB = 26089 
n_act = 1358739 
n_pre = 1358723 
n_ref = 0 
n_req = 1438715 
total_req = 1445938 

Dual Bus Interface Util: 
issued_total_row = 2717462 
issued_total_col = 1445938 
Row_Bus_Util =  0.111959 
CoL_Bus_Util = 0.059572 
Either_Row_CoL_Bus_Util = 0.143030 
Issued_on_Two_Bus_Simul_Util = 0.028501 
issued_two_Eff = 0.199265 
queue_avg = 29.246220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20810542 n_act=1359171 n_pre=1359155 n_ref_event=0 n_req=1440630 n_rd=1421733 n_rd_L2_A=0 n_write=0 n_wr_bk=26246 bw_util=0.2386
n_activity=19598928 dram_eff=0.2955
bk0: 88928a 11993967i bk1: 90424a 11841237i bk2: 88349a 12124321i bk3: 88374a 12131871i bk4: 87083a 12238737i bk5: 86508a 12373074i bk6: 86852a 12202278i bk7: 86739a 12181942i bk8: 90380a 11715615i bk9: 90900a 11707607i bk10: 88998a 11998852i bk11: 92139a 11620314i bk12: 88707a 12005893i bk13: 89793a 11922570i bk14: 88241a 12081954i bk15: 89318a 11998914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056550
Row_Buffer_Locality_read = 0.055879
Row_Buffer_Locality_write = 0.107001
Bank_Level_Parallism = 10.457735
Bank_Level_Parallism_Col = 2.065176
Bank_Level_Parallism_Ready = 1.034408
write_to_read_ratio_blp_rw_average = 0.055569
GrpLevelPara = 1.855913 

BW Util details:
bwutil = 0.238625 
total_CMD = 24272013 
util_bw = 5791916 
Wasted_Col = 12113787 
Wasted_Row = 1035924 
Idle = 5330386 

BW Util Bottlenecks: 
RCDc_limit = 22071124 
RCDWRc_limit = 148432 
WTRc_limit = 934808 
RTWc_limit = 1859464 
CCDLc_limit = 1161603 
rwq = 0 
CCDLc_limit_alone = 1044210 
WTRc_limit_alone = 907891 
RTWc_limit_alone = 1768988 

Commands details: 
total_CMD = 24272013 
n_nop = 20810542 
Read = 1421733 
Write = 0 
L2_Alloc = 0 
L2_WB = 26246 
n_act = 1359171 
n_pre = 1359155 
n_ref = 0 
n_req = 1440630 
total_req = 1447979 

Dual Bus Interface Util: 
issued_total_row = 2718326 
issued_total_col = 1447979 
Row_Bus_Util =  0.111994 
CoL_Bus_Util = 0.059656 
Either_Row_CoL_Bus_Util = 0.142612 
Issued_on_Two_Bus_Simul_Util = 0.029039 
issued_two_Eff = 0.203623 
queue_avg = 29.428493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4285
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20777153 n_act=1368162 n_pre=1368146 n_ref_event=0 n_req=1450895 n_rd=1432101 n_rd_L2_A=0 n_write=0 n_wr_bk=25930 bw_util=0.2403
n_activity=19627764 dram_eff=0.2971
bk0: 90408a 11853960i bk1: 90530a 11771379i bk2: 89010a 12002123i bk3: 90316a 11852708i bk4: 87030a 12197831i bk5: 87899a 12087709i bk6: 86833a 12184914i bk7: 88759a 11854602i bk8: 90435a 11725951i bk9: 92246a 11565675i bk10: 89665a 11855972i bk11: 91409a 11600798i bk12: 89392a 11941278i bk13: 90382a 11822425i bk14: 88580a 12037947i bk15: 89207a 11941318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057027
Row_Buffer_Locality_read = 0.056302
Row_Buffer_Locality_write = 0.112270
Bank_Level_Parallism = 10.531480
Bank_Level_Parallism_Col = 2.074548
Bank_Level_Parallism_Ready = 1.034377
write_to_read_ratio_blp_rw_average = 0.056734
GrpLevelPara = 1.863085 

BW Util details:
bwutil = 0.240282 
total_CMD = 24272013 
util_bw = 5832124 
Wasted_Col = 12150293 
Wasted_Row = 1001898 
Idle = 5287698 

BW Util Bottlenecks: 
RCDc_limit = 22202722 
RCDWRc_limit = 145055 
WTRc_limit = 935442 
RTWc_limit = 1921301 
CCDLc_limit = 1168428 
rwq = 0 
CCDLc_limit_alone = 1048082 
WTRc_limit_alone = 909179 
RTWc_limit_alone = 1827218 

Commands details: 
total_CMD = 24272013 
n_nop = 20777153 
Read = 1432101 
Write = 0 
L2_Alloc = 0 
L2_WB = 25930 
n_act = 1368162 
n_pre = 1368146 
n_ref = 0 
n_req = 1450895 
total_req = 1458031 

Dual Bus Interface Util: 
issued_total_row = 2736308 
issued_total_col = 1458031 
Row_Bus_Util =  0.112735 
CoL_Bus_Util = 0.060070 
Either_Row_CoL_Bus_Util = 0.143987 
Issued_on_Two_Bus_Simul_Util = 0.028818 
issued_two_Eff = 0.200145 
queue_avg = 30.549606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5496
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20800018 n_act=1360824 n_pre=1360808 n_ref_event=0 n_req=1441886 n_rd=1422929 n_rd_L2_A=0 n_write=0 n_wr_bk=26174 bw_util=0.2388
n_activity=19589877 dram_eff=0.2959
bk0: 90171a 11899633i bk1: 88416a 12114795i bk2: 89065a 12061521i bk3: 88105a 12155617i bk4: 87080a 12301817i bk5: 87473a 12198420i bk6: 88511a 12009072i bk7: 86982a 12202095i bk8: 90008a 11923954i bk9: 90162a 11887145i bk10: 91064a 11810120i bk11: 89780a 11948296i bk12: 89793a 12000207i bk13: 88220a 12222636i bk14: 88891a 12054684i bk15: 89208a 11978575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056225
Row_Buffer_Locality_read = 0.055467
Row_Buffer_Locality_write = 0.113151
Bank_Level_Parallism = 10.426006
Bank_Level_Parallism_Col = 2.067225
Bank_Level_Parallism_Ready = 1.035440
write_to_read_ratio_blp_rw_average = 0.055540
GrpLevelPara = 1.857144 

BW Util details:
bwutil = 0.238811 
total_CMD = 24272013 
util_bw = 5796412 
Wasted_Col = 12114730 
Wasted_Row = 1026392 
Idle = 5334479 

BW Util Bottlenecks: 
RCDc_limit = 22100871 
RCDWRc_limit = 146439 
WTRc_limit = 939716 
RTWc_limit = 1856411 
CCDLc_limit = 1162222 
rwq = 0 
CCDLc_limit_alone = 1045910 
WTRc_limit_alone = 913534 
RTWc_limit_alone = 1766281 

Commands details: 
total_CMD = 24272013 
n_nop = 20800018 
Read = 1422929 
Write = 0 
L2_Alloc = 0 
L2_WB = 26174 
n_act = 1360824 
n_pre = 1360808 
n_ref = 0 
n_req = 1441886 
total_req = 1449103 

Dual Bus Interface Util: 
issued_total_row = 2721632 
issued_total_col = 1449103 
Row_Bus_Util =  0.112130 
CoL_Bus_Util = 0.059703 
Either_Row_CoL_Bus_Util = 0.143045 
Issued_on_Two_Bus_Simul_Util = 0.028788 
issued_two_Eff = 0.201250 
queue_avg = 28.538122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5381
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20835287 n_act=1343684 n_pre=1343668 n_ref_event=0 n_req=1424469 n_rd=1405505 n_rd_L2_A=0 n_write=0 n_wr_bk=26151 bw_util=0.2359
n_activity=19552659 dram_eff=0.2929
bk0: 86307a 12364947i bk1: 88780a 12089032i bk2: 87923a 12232862i bk3: 89478a 12039348i bk4: 84432a 12597329i bk5: 86988a 12292015i bk6: 86306a 12353536i bk7: 86371a 12368288i bk8: 88351a 12070342i bk9: 89412a 11991670i bk10: 88849a 12087500i bk11: 90602a 11844000i bk12: 86151a 12447036i bk13: 88636a 12142654i bk14: 88201a 12146653i bk15: 88718a 12076542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056718
Row_Buffer_Locality_read = 0.055971
Row_Buffer_Locality_write = 0.112054
Bank_Level_Parallism = 10.327154
Bank_Level_Parallism_Col = 2.056559
Bank_Level_Parallism_Ready = 1.034291
write_to_read_ratio_blp_rw_average = 0.055882
GrpLevelPara = 1.849083 

BW Util details:
bwutil = 0.235935 
total_CMD = 24272013 
util_bw = 5726624 
Wasted_Col = 12074176 
Wasted_Row = 1088339 
Idle = 5382874 

BW Util Bottlenecks: 
RCDc_limit = 21883478 
RCDWRc_limit = 147112 
WTRc_limit = 930744 
RTWc_limit = 1843845 
CCDLc_limit = 1137878 
rwq = 0 
CCDLc_limit_alone = 1021303 
WTRc_limit_alone = 904252 
RTWc_limit_alone = 1753762 

Commands details: 
total_CMD = 24272013 
n_nop = 20835287 
Read = 1405505 
Write = 0 
L2_Alloc = 0 
L2_WB = 26151 
n_act = 1343684 
n_pre = 1343668 
n_ref = 0 
n_req = 1424469 
total_req = 1431656 

Dual Bus Interface Util: 
issued_total_row = 2687352 
issued_total_col = 1431656 
Row_Bus_Util =  0.110718 
CoL_Bus_Util = 0.058984 
Either_Row_CoL_Bus_Util = 0.141592 
Issued_on_Two_Bus_Simul_Util = 0.028110 
issued_two_Eff = 0.198527 
queue_avg = 29.024748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0247
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20788171 n_act=1368330 n_pre=1368314 n_ref_event=0 n_req=1453813 n_rd=1434754 n_rd_L2_A=0 n_write=0 n_wr_bk=26181 bw_util=0.2408
n_activity=19612687 dram_eff=0.298
bk0: 90018a 11692227i bk1: 91600a 11490679i bk2: 89008a 11814529i bk3: 89943a 11757402i bk4: 87495a 11944669i bk5: 89059a 11786853i bk6: 86692a 12083523i bk7: 88836a 11809120i bk8: 89028a 11817506i bk9: 91447a 11563833i bk10: 90887a 11485879i bk11: 91738a 11520699i bk12: 90100a 11631576i bk13: 91022a 11613930i bk14: 88811a 11778528i bk15: 89070a 11802522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058806
Row_Buffer_Locality_read = 0.058016
Row_Buffer_Locality_write = 0.118264
Bank_Level_Parallism = 10.685679
Bank_Level_Parallism_Col = 2.088552
Bank_Level_Parallism_Ready = 1.035741
write_to_read_ratio_blp_rw_average = 0.060193
GrpLevelPara = 1.873274 

BW Util details:
bwutil = 0.240760 
total_CMD = 24272013 
util_bw = 5843740 
Wasted_Col = 12118313 
Wasted_Row = 1005003 
Idle = 5304957 

BW Util Bottlenecks: 
RCDc_limit = 22157605 
RCDWRc_limit = 145338 
WTRc_limit = 943263 
RTWc_limit = 2042443 
CCDLc_limit = 1182251 
rwq = 0 
CCDLc_limit_alone = 1055006 
WTRc_limit_alone = 916446 
RTWc_limit_alone = 1942015 

Commands details: 
total_CMD = 24272013 
n_nop = 20788171 
Read = 1434754 
Write = 0 
L2_Alloc = 0 
L2_WB = 26181 
n_act = 1368330 
n_pre = 1368314 
n_ref = 0 
n_req = 1453813 
total_req = 1460935 

Dual Bus Interface Util: 
issued_total_row = 2736644 
issued_total_col = 1460935 
Row_Bus_Util =  0.112749 
CoL_Bus_Util = 0.060190 
Either_Row_CoL_Bus_Util = 0.143533 
Issued_on_Two_Bus_Simul_Util = 0.029406 
issued_two_Eff = 0.204871 
queue_avg = 32.380539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3805
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20823892 n_act=1352421 n_pre=1352405 n_ref_event=0 n_req=1434069 n_rd=1415407 n_rd_L2_A=0 n_write=0 n_wr_bk=25853 bw_util=0.2375
n_activity=19582864 dram_eff=0.2944
bk0: 89633a 11888380i bk1: 87718a 12143508i bk2: 88787a 11955513i bk3: 88152a 12101352i bk4: 85979a 12342547i bk5: 86546a 12318352i bk6: 87335a 12089903i bk7: 87349a 12142529i bk8: 89638a 11926369i bk9: 89957a 11856194i bk10: 89545a 11931551i bk11: 91024a 11758096i bk12: 89201a 12034135i bk13: 87954a 12198788i bk14: 87987a 12057437i bk15: 88602a 11945054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056941
Row_Buffer_Locality_read = 0.056231
Row_Buffer_Locality_write = 0.110813
Bank_Level_Parallism = 10.432193
Bank_Level_Parallism_Col = 2.065285
Bank_Level_Parallism_Ready = 1.034952
write_to_read_ratio_blp_rw_average = 0.057128
GrpLevelPara = 1.854614 

BW Util details:
bwutil = 0.237518 
total_CMD = 24272013 
util_bw = 5765040 
Wasted_Col = 12107292 
Wasted_Row = 1062153 
Idle = 5337528 

BW Util Bottlenecks: 
RCDc_limit = 21998349 
RCDWRc_limit = 145470 
WTRc_limit = 915921 
RTWc_limit = 1903610 
CCDLc_limit = 1156979 
rwq = 0 
CCDLc_limit_alone = 1038339 
WTRc_limit_alone = 890016 
RTWc_limit_alone = 1810875 

Commands details: 
total_CMD = 24272013 
n_nop = 20823892 
Read = 1415407 
Write = 0 
L2_Alloc = 0 
L2_WB = 25853 
n_act = 1352421 
n_pre = 1352405 
n_ref = 0 
n_req = 1434069 
total_req = 1441260 

Dual Bus Interface Util: 
issued_total_row = 2704826 
issued_total_col = 1441260 
Row_Bus_Util =  0.111438 
CoL_Bus_Util = 0.059380 
Either_Row_CoL_Bus_Util = 0.142062 
Issued_on_Two_Bus_Simul_Util = 0.028756 
issued_two_Eff = 0.202419 
queue_avg = 29.856281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8563
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24272013 n_nop=20816234 n_act=1351955 n_pre=1351939 n_ref_event=0 n_req=1430855 n_rd=1412198 n_rd_L2_A=0 n_write=0 n_wr_bk=25832 bw_util=0.237
n_activity=19579505 dram_eff=0.2938
bk0: 87792a 12246923i bk1: 90423a 12005238i bk2: 87595a 12352995i bk3: 88705a 12184044i bk4: 86473a 12511131i bk5: 86885a 12436595i bk6: 86453a 12447887i bk7: 87204a 12353820i bk8: 89103a 12057739i bk9: 89643a 12015411i bk10: 89714a 12029331i bk11: 90033a 12044996i bk12: 87742a 12264330i bk13: 89260a 12053255i bk14: 87242a 12276978i bk15: 87931a 12215737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055147
Row_Buffer_Locality_read = 0.054454
Row_Buffer_Locality_write = 0.107574
Bank_Level_Parallism = 10.286824
Bank_Level_Parallism_Col = 2.054378
Bank_Level_Parallism_Ready = 1.033849
write_to_read_ratio_blp_rw_average = 0.053994
GrpLevelPara = 1.847723 

BW Util details:
bwutil = 0.236986 
total_CMD = 24272013 
util_bw = 5752120 
Wasted_Col = 12117343 
Wasted_Row = 1057505 
Idle = 5345045 

BW Util Bottlenecks: 
RCDc_limit = 22023310 
RCDWRc_limit = 145856 
WTRc_limit = 926925 
RTWc_limit = 1799829 
CCDLc_limit = 1144971 
rwq = 0 
CCDLc_limit_alone = 1030968 
WTRc_limit_alone = 900893 
RTWc_limit_alone = 1711858 

Commands details: 
total_CMD = 24272013 
n_nop = 20816234 
Read = 1412198 
Write = 0 
L2_Alloc = 0 
L2_WB = 25832 
n_act = 1351955 
n_pre = 1351939 
n_ref = 0 
n_req = 1430855 
total_req = 1438030 

Dual Bus Interface Util: 
issued_total_row = 2703894 
issued_total_col = 1438030 
Row_Bus_Util =  0.111400 
CoL_Bus_Util = 0.059246 
Either_Row_CoL_Bus_Util = 0.142377 
Issued_on_Two_Bus_Simul_Util = 0.028269 
issued_two_Eff = 0.198550 
queue_avg = 28.187305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2059955, Miss = 715350, Miss_rate = 0.347, Pending_hits = 4257, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1989667, Miss = 723161, Miss_rate = 0.363, Pending_hits = 4507, Reservation_fails = 1849
L2_cache_bank[2]: Access = 2004294, Miss = 707978, Miss_rate = 0.353, Pending_hits = 4262, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2038012, Miss = 723886, Miss_rate = 0.355, Pending_hits = 4532, Reservation_fails = 183
L2_cache_bank[4]: Access = 2010559, Miss = 707434, Miss_rate = 0.352, Pending_hits = 3745, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2039787, Miss = 705644, Miss_rate = 0.346, Pending_hits = 3781, Reservation_fails = 819
L2_cache_bank[6]: Access = 2104516, Miss = 705569, Miss_rate = 0.335, Pending_hits = 3676, Reservation_fails = 2948
L2_cache_bank[7]: Access = 2041187, Miss = 705173, Miss_rate = 0.345, Pending_hits = 3663, Reservation_fails = 10
L2_cache_bank[8]: Access = 2213758, Miss = 704372, Miss_rate = 0.318, Pending_hits = 3918, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2109791, Miss = 719213, Miss_rate = 0.341, Pending_hits = 4170, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2044185, Miss = 709406, Miss_rate = 0.347, Pending_hits = 4205, Reservation_fails = 16193
L2_cache_bank[11]: Access = 2008368, Miss = 716063, Miss_rate = 0.357, Pending_hits = 4210, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2040029, Miss = 713221, Miss_rate = 0.350, Pending_hits = 4074, Reservation_fails = 4312
L2_cache_bank[13]: Access = 1989896, Miss = 722616, Miss_rate = 0.363, Pending_hits = 4262, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2250540, Miss = 716451, Miss_rate = 0.318, Pending_hits = 3787, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2023536, Miss = 710214, Miss_rate = 0.351, Pending_hits = 3698, Reservation_fails = 947
L2_cache_bank[16]: Access = 2071618, Miss = 698400, Miss_rate = 0.337, Pending_hits = 3768, Reservation_fails = 2032
L2_cache_bank[17]: Access = 2039048, Miss = 710865, Miss_rate = 0.349, Pending_hits = 4168, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2071118, Miss = 713917, Miss_rate = 0.345, Pending_hits = 5175, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2109000, Miss = 724591, Miss_rate = 0.344, Pending_hits = 4994, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2045528, Miss = 709979, Miss_rate = 0.347, Pending_hits = 4238, Reservation_fails = 1407
L2_cache_bank[21]: Access = 2035693, Miss = 709174, Miss_rate = 0.348, Pending_hits = 4059, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2111643, Miss = 704002, Miss_rate = 0.333, Pending_hits = 3849, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2068226, Miss = 711972, Miss_rate = 0.344, Pending_hits = 3708, Reservation_fails = 243
L2_total_cache_accesses = 49519954
L2_total_cache_misses = 17088651
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 98706
L2_total_cache_reservation_fails = 432462
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32085366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13966266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98706
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49227688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292266
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20631
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=49519954
icnt_total_pkts_simt_to_mem=49519954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49519954
Req_Network_cycles = 9464740
Req_Network_injected_packets_per_cycle =       5.2320 
Req_Network_conflicts_per_cycle =       8.6969
Req_Network_conflicts_per_cycle_util =      10.4313
Req_Bank_Level_Parallism =       6.2754
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.8429
Req_Network_out_buffer_full_per_cycle =       0.2871
Req_Network_out_buffer_avg_util =      24.4932

Reply_Network_injected_packets_num = 49519954
Reply_Network_cycles = 9464740
Reply_Network_injected_packets_per_cycle =        5.2320
Reply_Network_conflicts_per_cycle =        3.1705
Reply_Network_conflicts_per_cycle_util =       3.8342
Reply_Bank_Level_Parallism =       6.3272
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1744
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 44 min, 54 sec (53094 sec)
gpgpu_simulation_rate = 3157 (inst/sec)
gpgpu_simulation_rate = 178 (cycle/sec)
gpgpu_silicon_slowdown = 7668539x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 52819
gpu_sim_insn = 149406
gpu_ipc =       2.8286
gpu_tot_sim_cycle = 9517559
gpu_tot_sim_insn = 167797565
gpu_tot_ipc =      17.6303
gpu_tot_issued_cta = 1413
gpu_occupancy = 14.4973% 
gpu_tot_occupancy = 80.6681% 
max_total_param_size = 0
gpu_stall_dramfull = 21501374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3316
partiton_level_parallism_total  =       5.2049
partiton_level_parallism_util =       1.6479
partiton_level_parallism_util_total  =       7.3902
L2_BW  =      14.4861 GB/Sec
L2_BW_total  =     227.3479 GB/Sec
gpu_total_sim_rate=3156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1837707, Miss = 1552631, Miss_rate = 0.845, Pending_hits = 19532, Reservation_fails = 6403268
	L1D_cache_core[1]: Access = 1904792, Miss = 1623965, Miss_rate = 0.853, Pending_hits = 21198, Reservation_fails = 6444419
	L1D_cache_core[2]: Access = 1915131, Miss = 1614463, Miss_rate = 0.843, Pending_hits = 21411, Reservation_fails = 6353376
	L1D_cache_core[3]: Access = 2007127, Miss = 1665523, Miss_rate = 0.830, Pending_hits = 21166, Reservation_fails = 6180882
	L1D_cache_core[4]: Access = 2119276, Miss = 1761572, Miss_rate = 0.831, Pending_hits = 23751, Reservation_fails = 6780063
	L1D_cache_core[5]: Access = 1982421, Miss = 1641146, Miss_rate = 0.828, Pending_hits = 21886, Reservation_fails = 6365318
	L1D_cache_core[6]: Access = 2064031, Miss = 1741465, Miss_rate = 0.844, Pending_hits = 22866, Reservation_fails = 6374255
	L1D_cache_core[7]: Access = 2236469, Miss = 1871592, Miss_rate = 0.837, Pending_hits = 25990, Reservation_fails = 6754154
	L1D_cache_core[8]: Access = 1968671, Miss = 1638517, Miss_rate = 0.832, Pending_hits = 21463, Reservation_fails = 7082190
	L1D_cache_core[9]: Access = 1983747, Miss = 1690915, Miss_rate = 0.852, Pending_hits = 22452, Reservation_fails = 5987873
	L1D_cache_core[10]: Access = 1838937, Miss = 1578080, Miss_rate = 0.858, Pending_hits = 20486, Reservation_fails = 5914952
	L1D_cache_core[11]: Access = 1803227, Miss = 1544560, Miss_rate = 0.857, Pending_hits = 19613, Reservation_fails = 6246404
	L1D_cache_core[12]: Access = 1911424, Miss = 1656249, Miss_rate = 0.867, Pending_hits = 21385, Reservation_fails = 6389261
	L1D_cache_core[13]: Access = 1861171, Miss = 1609553, Miss_rate = 0.865, Pending_hits = 20501, Reservation_fails = 6838215
	L1D_cache_core[14]: Access = 1863176, Miss = 1596091, Miss_rate = 0.857, Pending_hits = 20100, Reservation_fails = 6257336
	L1D_cache_core[15]: Access = 1865157, Miss = 1572210, Miss_rate = 0.843, Pending_hits = 19550, Reservation_fails = 6680395
	L1D_cache_core[16]: Access = 1866930, Miss = 1598248, Miss_rate = 0.856, Pending_hits = 19828, Reservation_fails = 6589727
	L1D_cache_core[17]: Access = 1866335, Miss = 1573286, Miss_rate = 0.843, Pending_hits = 20652, Reservation_fails = 6395576
	L1D_cache_core[18]: Access = 1794710, Miss = 1526557, Miss_rate = 0.851, Pending_hits = 19516, Reservation_fails = 6164872
	L1D_cache_core[19]: Access = 1812785, Miss = 1521667, Miss_rate = 0.839, Pending_hits = 19660, Reservation_fails = 6284489
	L1D_cache_core[20]: Access = 1942381, Miss = 1656484, Miss_rate = 0.853, Pending_hits = 21677, Reservation_fails = 6093258
	L1D_cache_core[21]: Access = 1909571, Miss = 1626636, Miss_rate = 0.852, Pending_hits = 21631, Reservation_fails = 6178081
	L1D_cache_core[22]: Access = 1952544, Miss = 1684719, Miss_rate = 0.863, Pending_hits = 21617, Reservation_fails = 6517640
	L1D_cache_core[23]: Access = 1846832, Miss = 1549804, Miss_rate = 0.839, Pending_hits = 18744, Reservation_fails = 6116334
	L1D_cache_core[24]: Access = 1788586, Miss = 1524649, Miss_rate = 0.852, Pending_hits = 19283, Reservation_fails = 6469118
	L1D_cache_core[25]: Access = 1886549, Miss = 1617672, Miss_rate = 0.857, Pending_hits = 20134, Reservation_fails = 5891071
	L1D_cache_core[26]: Access = 2012758, Miss = 1730956, Miss_rate = 0.860, Pending_hits = 22905, Reservation_fails = 6070401
	L1D_cache_core[27]: Access = 1887542, Miss = 1596233, Miss_rate = 0.846, Pending_hits = 20800, Reservation_fails = 6446065
	L1D_cache_core[28]: Access = 1899086, Miss = 1625850, Miss_rate = 0.856, Pending_hits = 20808, Reservation_fails = 6576163
	L1D_cache_core[29]: Access = 1879567, Miss = 1586934, Miss_rate = 0.844, Pending_hits = 21650, Reservation_fails = 6353491
	L1D_total_cache_accesses = 57508640
	L1D_total_cache_misses = 48778227
	L1D_total_cache_miss_rate = 0.8482
	L1D_total_cache_pending_hits = 632255
	L1D_total_cache_reservation_fails = 191198647
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8061318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46401685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191187166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2120970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 632257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57216228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12075451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173296481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1413, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21727, 27928, 23618, 23481, 24744, 21629, 21708, 24798, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 762339680
gpgpu_n_tot_w_icount = 23823115
gpgpu_n_stall_shd_mem = 80002041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49245059
gpgpu_n_mem_write_global = 292412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 59002683
gpgpu_n_store_insn = 360455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3254272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78322700
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1679341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66182626	W0_Idle:26346635	W0_Scoreboard:839141720	W1:8142023	W2:3089441	W3:1775478	W4:1271107	W5:975522	W6:781140	W7:648446	W8:572811	W9:480983	W10:440899	W11:387103	W12:351940	W13:326517	W14:298677	W15:285358	W16:270855	W17:247960	W18:236389	W19:226211	W20:208172	W21:202766	W22:202552	W23:206511	W24:208575	W25:206661	W26:193130	W27:200054	W28:179808	W29:188142	W30:190167	W31:179103	W32:648614
single_issue_nums: WS0:5925511	WS1:5912529	WS2:5991914	WS3:5993161	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388181224 {8:48522653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11696480 {40:292412,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28896240 {40:722406,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1940906120 {40:48522653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2339296 {8:292412,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28896240 {40:722406,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 850 
avg_icnt2mem_latency = 353 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 12 
mrq_lat_table:4540796 	76995 	220106 	478959 	813533 	1241691 	1937639 	2949640 	3329639 	1432138 	216865 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13107931 	17408135 	6074796 	7658047 	4141927 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	372129 	74581 	30765 	20660 	25776950 	5833546 	3098696 	3521728 	5418051 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30006954 	7023035 	4072381 	3030299 	2746208 	2024301 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1353 	3376 	1160 	2433 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60        11        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        24        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.065012  1.064550  1.058718  1.071231  1.058107  1.057710  1.054980  1.057802  1.065781  1.069050  1.069621  1.069497  1.061951  1.068129  1.053756  1.058044 
dram[1]:  1.066417  1.059389  1.058971  1.065216  1.059378  1.061015  1.062616  1.057031  1.058486  1.062780  1.061347  1.065958  1.061295  1.057369  1.054451  1.062654 
dram[2]:  1.059653  1.058956  1.064624  1.062016  1.056585  1.058686  1.056443  1.053465  1.062837  1.054632  1.062023  1.060417  1.057808  1.060493  1.055766  1.051694 
dram[3]:  1.063582  1.061265  1.059368  1.062957  1.058461  1.061352  1.058099  1.057184  1.062205  1.055100  1.057691  1.061415  1.056220  1.060636  1.062372  1.056354 
dram[4]:  1.058284  1.060848  1.056036  1.058977  1.055368  1.057358  1.058807  1.054287  1.054523  1.060538  1.056921  1.063406  1.061252  1.059210  1.058260  1.067572 
dram[5]:  1.059670  1.062202  1.057445  1.061894  1.057507  1.052413  1.051866  1.057031  1.069424  1.068662  1.061050  1.066687  1.060175  1.060724  1.055099  1.056618 
dram[6]:  1.066606  1.059464  1.058148  1.063754  1.057408  1.057897  1.055142  1.061862  1.060384  1.069712  1.059304  1.062624  1.059178  1.058685  1.058605  1.058357 
dram[7]:  1.058313  1.057204  1.064371  1.061577  1.055215  1.055169  1.060826  1.054258  1.060002  1.059699  1.061544  1.063113  1.060132  1.060261  1.060610  1.060949 
dram[8]:  1.056287  1.066439  1.063490  1.063997  1.055812  1.063453  1.053310  1.054466  1.062171  1.062681  1.061611  1.063630  1.052048  1.060605  1.061216  1.060516 
dram[9]:  1.069369  1.063521  1.063493  1.066011  1.060500  1.059321  1.055437  1.057342  1.062122  1.069059  1.065627  1.066232  1.063375  1.059577  1.060552  1.058020 
dram[10]:  1.065051  1.059261  1.065712  1.059253  1.055521  1.054196  1.057700  1.058266  1.070584  1.061515  1.060425  1.064180  1.058065  1.055581  1.056391  1.064411 
dram[11]:  1.058963  1.062892  1.061097  1.059406  1.058283  1.055243  1.052143  1.056700  1.057785  1.059321  1.060147  1.062579  1.058472  1.057968  1.057167  1.055655 
average row locality = 17274333/16293580 = 1.060193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90638     89997     87756     91021     87859     88726     86928     87535     90844     91987     90992     91287     90178     92461     88472     88456 
dram[1]:     88948     90919     86875     89968     87659     88130     87664     89012     88227     90720     89796     92252     89683     90684     87394     90483 
dram[2]:     87988     87960     88727     89120     86462     87819     86629     86285     90984     87856     88695     89381     88653     89130     87567     86400 
dram[3]:     89285     89134     87874     87839     87504     87132     86585     86521     88208     87838     88595     88179     87624     88969     88203     87870 
dram[4]:     88713     90730     86260     89314     86859     88693     87513     88335     88172     89922     87764     90531     89461     89163     87988     90847 
dram[5]:     88949     90448     88377     88392     87107     86530     86887     86765     90414     90917     89022     92154     88739     89813     88260     89347 
dram[6]:     90423     90549     89037     90332     87052     87920     86854     88781     90451     92270     89680     91433     89417     90400     88599     89239 
dram[7]:     90183     88443     89080     88135     87099     87494     88538     87001     90033     90180     91098     89807     89809     88256     88924     89243 
dram[8]:     86330     88811     87937     89501     84452     87007     86332     86385     88367     89434     88870     90618     86170     88655     88231     88748 
dram[9]:     90039     91632     89026     89950     87510     89081     86706     88865     89056     91464     90909     91776     90121     91038     88839     89097 
dram[10]:     89659     87744     88819     88176     86003     86564     87363     87374     89664     89980     89568     91053     89227     87979     88010     88629 
dram[11]:     87825     90440     87631     88728     86495     86905     86471     87226     89137     89677     89750     90056     87768     89283     87262     87960 
total dram reads = 17048096
bank skew: 92461/84452 = 1.09
chip skew: 1435137/1405848 = 1.02
number of total write accesses:
dram[0]:      1666      1657      1630      1678      1590      1595      1569      1601      1572      1636      1614      1599      1651      1696      1680      1703 
dram[1]:      1657      1686      1671      1683      1521      1636      1534      1590      1596      1605      1584      1674      1657      1633      1674      1712 
dram[2]:      1600      1615      1665      1643      1584      1617      1599      1546      1636      1556      1601      1634      1650      1688      1638      1663 
dram[3]:      1598      1591      1658      1650      1627      1595      1547      1549      1616      1575      1624      1639      1623      1672      1686      1753 
dram[4]:      1692      1602      1620      1665      1621      1642      1573      1621      1550      1597      1660      1594      1646      1625      1713      1672 
dram[5]:      1642      1591      1650      1694      1623      1558      1573      1667      1646      1574      1616      1619      1688      1667      1735      1711 
dram[6]:      1614      1617      1587      1613      1563      1613      1609      1558      1584      1637      1647      1670      1677      1628      1646      1670 
dram[7]:      1583      1670      1677      1628      1566      1591      1618      1567      1604      1609      1649      1634      1642      1728      1686      1725 
dram[8]:      1643      1668      1638      1590      1619      1617      1561      1607      1567      1608      1644      1616      1655      1688      1711      1722 
dram[9]:      1641      1669      1613      1633      1636      1645      1616      1607      1611      1631      1596      1642      1672      1648      1662      1663 
dram[10]:      1649      1658      1606      1602      1615      1573      1507      1562      1586      1604      1654      1616      1639      1646      1659      1683 
dram[11]:      1630      1626      1628      1648      1580      1576      1583      1542      1547      1575      1573      1602      1705      1663      1652      1707 
total dram writes = 312680
bank skew: 1753/1507 = 1.16
chip skew: 26254/25837 = 1.02
average mf latency per bank:
dram[0]:       2514      2218      2420      2199      2362      2126      2289      2088      4120      2939      3102      2688      3072      2524      2767      2362
dram[1]:       2803      2871      2720      2793      2667      2710      2569      2626      4577      4783      3666      3777      3041      3263      2996      3066
dram[2]:       1977      1930      1861      1942      1815      1814      1755      1817      2590      2794      2574      2412      2088      2058      2026      2035
dram[3]:       1827      1922      1760      1833      1674      1814      1786      1786      2682      2541      2414      2646      2015      2099      1902      2007
dram[4]:       1866      2253      1765      2120      1686      2052      2288      2032      2535      3547      2341      2826      1995      2623      1938      2344
dram[5]:       2295      2160      2215      2117      2100      2049      2091      2015      3135      3086      3058      2580      2613      2419      2433      2257
dram[6]:       1981      2389      1893      2303      1853      2245      1826      2297      2796      3166      2493      3195      2271      2635      2203      2636
dram[7]:       1921      1887      1859      1750      1856      1708      1824      1729      2959      2473      2475      2298      3176      2094      2059      1977
dram[8]:       2054      2511      1857      2273      1853      2318      1796      2173      2956      3873      2408      2852      2161      2689      2030      2493
dram[9]:       3105      2706      3049      2622      2919      2552      2941      2486      5170      4278      4023      3343      3531      2943      3382      2834
dram[10]:       2149      1973      2124      1842      2035      1735      1978      1736      3162      2549      2602      2281      2265      2157      2241      2016
dram[11]:       1896      1908      1810      1849      1744      1751      1691      1754      3057      3103      2256      2293      2145      2211      2039      2055
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20934339 n_act=1368083 n_pre=1368067 n_ref_event=0 n_req=1454006 n_rd=1435137 n_rd_L2_A=0 n_write=0 n_wr_bk=26137 bw_util=0.2395
n_activity=19583957 dram_eff=0.2985
bk0: 90638a 11786944i bk1: 89997a 11828929i bk2: 87756a 12067049i bk3: 91021a 11737961i bk4: 87859a 12063383i bk5: 88726a 11976961i bk6: 86928a 12161510i bk7: 87535a 12071954i bk8: 90844a 11641461i bk9: 91987a 11517794i bk10: 90992a 11708068i bk11: 91287a 11678831i bk12: 90178a 11800515i bk13: 92461a 11497665i bk14: 88472a 11980605i bk15: 88456a 12038847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059099
Row_Buffer_Locality_read = 0.058364
Row_Buffer_Locality_write = 0.114950
Bank_Level_Parallism = 10.718998
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.239480 
total_CMD = 24407464 
util_bw = 5845096 
Wasted_Col = 12083279 
Wasted_Row = 997973 
Idle = 5481116 

BW Util Bottlenecks: 
RCDc_limit = 22120134 
RCDWRc_limit = 144165 
WTRc_limit = 938537 
RTWc_limit = 1970884 
CCDLc_limit = 1193010 
rwq = 0 
CCDLc_limit_alone = 1069244 
WTRc_limit_alone = 911656 
RTWc_limit_alone = 1873999 

Commands details: 
total_CMD = 24407464 
n_nop = 20934339 
Read = 1435137 
Write = 0 
L2_Alloc = 0 
L2_WB = 26137 
n_act = 1368083 
n_pre = 1368067 
n_ref = 0 
n_req = 1454006 
total_req = 1461274 

Dual Bus Interface Util: 
issued_total_row = 2736150 
issued_total_col = 1461274 
Row_Bus_Util =  0.112103 
CoL_Bus_Util = 0.059870 
Either_Row_CoL_Bus_Util = 0.142298 
Issued_on_Two_Bus_Simul_Util = 0.029675 
issued_two_Eff = 0.208544 
queue_avg = 31.455944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4559
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20924650 n_act=1364285 n_pre=1364269 n_ref_event=0 n_req=1447381 n_rd=1428414 n_rd_L2_A=0 n_write=0 n_wr_bk=26113 bw_util=0.2384
n_activity=19617562 dram_eff=0.2966
bk0: 88948a 12059251i bk1: 90919a 11901230i bk2: 86875a 12334286i bk3: 89968a 11926527i bk4: 87659a 12137530i bk5: 88130a 12145721i bk6: 87664a 12186837i bk7: 89012a 12018150i bk8: 88227a 12105247i bk9: 90720a 11762749i bk10: 89796a 11921808i bk11: 92252a 11746325i bk12: 89683a 11959955i bk13: 90684a 11861295i bk14: 87394a 12313401i bk15: 90483a 11875111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057415
Row_Buffer_Locality_read = 0.056703
Row_Buffer_Locality_write = 0.110982
Bank_Level_Parallism = 10.550506
Bank_Level_Parallism_Col = 2.077194
Bank_Level_Parallism_Ready = 1.036005
write_to_read_ratio_blp_rw_average = 0.058022
GrpLevelPara = 1.865224 

BW Util details:
bwutil = 0.238374 
total_CMD = 24407464 
util_bw = 5818108 
Wasted_Col = 12136889 
Wasted_Row = 1015513 
Idle = 5436954 

BW Util Bottlenecks: 
RCDc_limit = 22142047 
RCDWRc_limit = 146941 
WTRc_limit = 941321 
RTWc_limit = 1961443 
CCDLc_limit = 1160267 
rwq = 0 
CCDLc_limit_alone = 1038345 
WTRc_limit_alone = 914362 
RTWc_limit_alone = 1866480 

Commands details: 
total_CMD = 24407464 
n_nop = 20924650 
Read = 1428414 
Write = 0 
L2_Alloc = 0 
L2_WB = 26113 
n_act = 1364285 
n_pre = 1364269 
n_ref = 0 
n_req = 1447381 
total_req = 1454527 

Dual Bus Interface Util: 
issued_total_row = 2728554 
issued_total_col = 1454527 
Row_Bus_Util =  0.111792 
CoL_Bus_Util = 0.059594 
Either_Row_CoL_Bus_Util = 0.142695 
Issued_on_Two_Bus_Simul_Util = 0.028691 
issued_two_Eff = 0.201064 
queue_avg = 30.679031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20960675 n_act=1349415 n_pre=1349399 n_ref_event=0 n_req=1428392 n_rd=1409656 n_rd_L2_A=0 n_write=0 n_wr_bk=25935 bw_util=0.2353
n_activity=19602210 dram_eff=0.2929
bk0: 87988a 12364925i bk1: 87960a 12348649i bk2: 88727a 12219741i bk3: 89120a 12206789i bk4: 86462a 12557172i bk5: 87819a 12360309i bk6: 86629a 12477367i bk7: 86285a 12513063i bk8: 90984a 11987918i bk9: 87856a 12393925i bk10: 88695a 12365717i bk11: 89381a 12255062i bk12: 88653a 12327659i bk13: 89130a 12218945i bk14: 87567a 12450788i bk15: 86400a 12585244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055297
Row_Buffer_Locality_read = 0.054552
Row_Buffer_Locality_write = 0.111336
Bank_Level_Parallism = 10.284151
Bank_Level_Parallism_Col = 2.054912
Bank_Level_Parallism_Ready = 1.034469
write_to_read_ratio_blp_rw_average = 0.055051
GrpLevelPara = 1.847832 

BW Util details:
bwutil = 0.235271 
total_CMD = 24407464 
util_bw = 5742364 
Wasted_Col = 12121574 
Wasted_Row = 1071253 
Idle = 5472273 

BW Util Bottlenecks: 
RCDc_limit = 21990949 
RCDWRc_limit = 145453 
WTRc_limit = 927179 
RTWc_limit = 1831161 
CCDLc_limit = 1140987 
rwq = 0 
CCDLc_limit_alone = 1025992 
WTRc_limit_alone = 900961 
RTWc_limit_alone = 1742384 

Commands details: 
total_CMD = 24407464 
n_nop = 20960675 
Read = 1409656 
Write = 0 
L2_Alloc = 0 
L2_WB = 25935 
n_act = 1349415 
n_pre = 1349399 
n_ref = 0 
n_req = 1428392 
total_req = 1435591 

Dual Bus Interface Util: 
issued_total_row = 2698814 
issued_total_col = 1435591 
Row_Bus_Util =  0.110573 
CoL_Bus_Util = 0.058818 
Either_Row_CoL_Bus_Util = 0.141219 
Issued_on_Two_Bus_Simul_Util = 0.028172 
issued_two_Eff = 0.199495 
queue_avg = 28.471138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20970916 n_act=1345869 n_pre=1345853 n_ref_event=0 n_req=1426138 n_rd=1407360 n_rd_L2_A=0 n_write=0 n_wr_bk=26003 bw_util=0.2349
n_activity=19603105 dram_eff=0.2925
bk0: 89285a 12102576i bk1: 89134a 12195863i bk2: 87874a 12307975i bk3: 87839a 12296107i bk4: 87504a 12340680i bk5: 87132a 12423041i bk6: 86585a 12556355i bk7: 86521a 12491872i bk8: 88208a 12319136i bk9: 87838a 12351785i bk10: 88595a 12291661i bk11: 88179a 12384665i bk12: 87624a 12345310i bk13: 88969a 12201953i bk14: 88203a 12329844i bk15: 87870a 12305465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056288
Row_Buffer_Locality_read = 0.055554
Row_Buffer_Locality_write = 0.111300
Bank_Level_Parallism = 10.306303
Bank_Level_Parallism_Col = 2.057745
Bank_Level_Parallism_Ready = 1.034327
write_to_read_ratio_blp_rw_average = 0.056573
GrpLevelPara = 1.848847 

BW Util details:
bwutil = 0.234906 
total_CMD = 24407464 
util_bw = 5733452 
Wasted_Col = 12108763 
Wasted_Row = 1091933 
Idle = 5473316 

BW Util Bottlenecks: 
RCDc_limit = 21931676 
RCDWRc_limit = 145560 
WTRc_limit = 925433 
RTWc_limit = 1875349 
CCDLc_limit = 1148687 
rwq = 0 
CCDLc_limit_alone = 1029642 
WTRc_limit_alone = 898478 
RTWc_limit_alone = 1783259 

Commands details: 
total_CMD = 24407464 
n_nop = 20970916 
Read = 1407360 
Write = 0 
L2_Alloc = 0 
L2_WB = 26003 
n_act = 1345869 
n_pre = 1345853 
n_ref = 0 
n_req = 1426138 
total_req = 1433363 

Dual Bus Interface Util: 
issued_total_row = 2691722 
issued_total_col = 1433363 
Row_Bus_Util =  0.110283 
CoL_Bus_Util = 0.058726 
Either_Row_CoL_Bus_Util = 0.140799 
Issued_on_Two_Bus_Simul_Util = 0.028210 
issued_two_Eff = 0.200357 
queue_avg = 28.646910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20934690 n_act=1359120 n_pre=1359104 n_ref_event=0 n_req=1439135 n_rd=1420265 n_rd_L2_A=0 n_write=0 n_wr_bk=26093 bw_util=0.237
n_activity=19641915 dram_eff=0.2945
bk0: 88713a 12261112i bk1: 90730a 12050257i bk2: 86260a 12611568i bk3: 89314a 12219055i bk4: 86859a 12519043i bk5: 88693a 12307255i bk6: 87513a 12353492i bk7: 88335a 12277699i bk8: 88172a 12354618i bk9: 89922a 12102427i bk10: 87764a 12368557i bk11: 90531a 12068748i bk12: 89461a 12162159i bk13: 89163a 12213867i bk14: 87988a 12277211i bk15: 90847a 12059207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055606
Row_Buffer_Locality_read = 0.054891
Row_Buffer_Locality_write = 0.109433
Bank_Level_Parallism = 10.329203
Bank_Level_Parallism_Col = 2.061735
Bank_Level_Parallism_Ready = 1.034611
write_to_read_ratio_blp_rw_average = 0.055624
GrpLevelPara = 1.851644 

BW Util details:
bwutil = 0.237035 
total_CMD = 24407464 
util_bw = 5785432 
Wasted_Col = 12160471 
Wasted_Row = 1045227 
Idle = 5416334 

BW Util Bottlenecks: 
RCDc_limit = 22119605 
RCDWRc_limit = 147344 
WTRc_limit = 937823 
RTWc_limit = 1864634 
CCDLc_limit = 1158028 
rwq = 0 
CCDLc_limit_alone = 1040590 
WTRc_limit_alone = 911296 
RTWc_limit_alone = 1773723 

Commands details: 
total_CMD = 24407464 
n_nop = 20934690 
Read = 1420265 
Write = 0 
L2_Alloc = 0 
L2_WB = 26093 
n_act = 1359120 
n_pre = 1359104 
n_ref = 0 
n_req = 1439135 
total_req = 1446358 

Dual Bus Interface Util: 
issued_total_row = 2718224 
issued_total_col = 1446358 
Row_Bus_Util =  0.111369 
CoL_Bus_Util = 0.059259 
Either_Row_CoL_Bus_Util = 0.142283 
Issued_on_Two_Bus_Simul_Util = 0.028344 
issued_two_Eff = 0.199209 
queue_avg = 29.084095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20944919 n_act=1359523 n_pre=1359507 n_ref_event=0 n_req=1441023 n_rd=1422121 n_rd_L2_A=0 n_write=0 n_wr_bk=26254 bw_util=0.2374
n_activity=19617239 dram_eff=0.2953
bk0: 88949a 12128372i bk1: 90448a 11975220i bk2: 88377a 12258131i bk3: 88392a 12266460i bk4: 87107a 12372586i bk5: 86530a 12507408i bk6: 86887a 12335724i bk7: 86765a 12316146i bk8: 90414a 11849148i bk9: 90917a 11842108i bk10: 89022a 12132894i bk11: 92154a 11754718i bk12: 88739a 12139465i bk13: 89813a 12056912i bk14: 88260a 12216621i bk15: 89347a 12132653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056563
Row_Buffer_Locality_read = 0.055893
Row_Buffer_Locality_write = 0.106973
Bank_Level_Parallism = 10.452702
Bank_Level_Parallism_Col = 2.064880
Bank_Level_Parallism_Ready = 1.034405
write_to_read_ratio_blp_rw_average = 0.055552
GrpLevelPara = 1.855678 

BW Util details:
bwutil = 0.237366 
total_CMD = 24407464 
util_bw = 5793500 
Wasted_Col = 12119745 
Wasted_Row = 1040019 
Idle = 5454200 

BW Util Bottlenecks: 
RCDc_limit = 22078247 
RCDWRc_limit = 148490 
WTRc_limit = 934914 
RTWc_limit = 1859534 
CCDLc_limit = 1161747 
rwq = 0 
CCDLc_limit_alone = 1044350 
WTRc_limit_alone = 907995 
RTWc_limit_alone = 1769056 

Commands details: 
total_CMD = 24407464 
n_nop = 20944919 
Read = 1422121 
Write = 0 
L2_Alloc = 0 
L2_WB = 26254 
n_act = 1359523 
n_pre = 1359507 
n_ref = 0 
n_req = 1441023 
total_req = 1448375 

Dual Bus Interface Util: 
issued_total_row = 2719030 
issued_total_col = 1448375 
Row_Bus_Util =  0.111402 
CoL_Bus_Util = 0.059341 
Either_Row_CoL_Bus_Util = 0.141864 
Issued_on_Two_Bus_Simul_Util = 0.028879 
issued_two_Eff = 0.203567 
queue_avg = 29.265398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2654
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20911661 n_act=1368479 n_pre=1368463 n_ref_event=0 n_req=1451234 n_rd=1432437 n_rd_L2_A=0 n_write=0 n_wr_bk=25933 bw_util=0.239
n_activity=19644662 dram_eff=0.2969
bk0: 90423a 11988201i bk1: 90549a 11905860i bk2: 89037a 12136263i bk3: 90332a 11987102i bk4: 87052a 12332332i bk5: 87920a 12222164i bk6: 86854a 12319203i bk7: 88781a 11988591i bk8: 90451a 11860610i bk9: 92270a 11699704i bk10: 89680a 11990643i bk11: 91433a 11734703i bk12: 89417a 12075551i bk13: 90400a 11956808i bk14: 88599a 12172265i bk15: 89239a 12075032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057029
Row_Buffer_Locality_read = 0.056304
Row_Buffer_Locality_write = 0.112252
Bank_Level_Parallism = 10.526819
Bank_Level_Parallism_Col = 2.074286
Bank_Level_Parallism_Ready = 1.034371
write_to_read_ratio_blp_rw_average = 0.056725
GrpLevelPara = 1.862871 

BW Util details:
bwutil = 0.239004 
total_CMD = 24407464 
util_bw = 5833480 
Wasted_Col = 12155822 
Wasted_Row = 1005624 
Idle = 5412538 

BW Util Bottlenecks: 
RCDc_limit = 22209365 
RCDWRc_limit = 145080 
WTRc_limit = 935554 
RTWc_limit = 1921596 
CCDLc_limit = 1168546 
rwq = 0 
CCDLc_limit_alone = 1048190 
WTRc_limit_alone = 909291 
RTWc_limit_alone = 1827503 

Commands details: 
total_CMD = 24407464 
n_nop = 20911661 
Read = 1432437 
Write = 0 
L2_Alloc = 0 
L2_WB = 25933 
n_act = 1368479 
n_pre = 1368463 
n_ref = 0 
n_req = 1451234 
total_req = 1458370 

Dual Bus Interface Util: 
issued_total_row = 2736942 
issued_total_col = 1458370 
Row_Bus_Util =  0.112135 
CoL_Bus_Util = 0.059751 
Either_Row_CoL_Bus_Util = 0.143227 
Issued_on_Two_Bus_Simul_Util = 0.028660 
issued_two_Eff = 0.200100 
queue_avg = 30.380165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3802
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20934395 n_act=1361175 n_pre=1361159 n_ref_event=0 n_req=1442283 n_rd=1423323 n_rd_L2_A=0 n_write=0 n_wr_bk=26177 bw_util=0.2376
n_activity=19608732 dram_eff=0.2957
bk0: 90183a 12034480i bk1: 88443a 12248700i bk2: 89080a 12196355i bk3: 88135a 12289507i bk4: 87099a 12436218i bk5: 87494a 12332822i bk6: 88538a 12143237i bk7: 87001a 12336501i bk8: 90033a 12057833i bk9: 90180a 12021867i bk10: 91098a 11943637i bk11: 89807a 12082247i bk12: 89809a 12134800i bk13: 88256a 12355985i bk14: 88924a 12188240i bk15: 89243a 12112431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056241
Row_Buffer_Locality_read = 0.055484
Row_Buffer_Locality_write = 0.113133
Bank_Level_Parallism = 10.420769
Bank_Level_Parallism_Col = 2.066925
Bank_Level_Parallism_Ready = 1.035439
write_to_read_ratio_blp_rw_average = 0.055526
GrpLevelPara = 1.856898 

BW Util details:
bwutil = 0.237550 
total_CMD = 24407464 
util_bw = 5798000 
Wasted_Col = 12120843 
Wasted_Row = 1030670 
Idle = 5457951 

BW Util Bottlenecks: 
RCDc_limit = 22108104 
RCDWRc_limit = 146466 
WTRc_limit = 939779 
RTWc_limit = 1856583 
CCDLc_limit = 1162357 
rwq = 0 
CCDLc_limit_alone = 1046035 
WTRc_limit_alone = 913595 
RTWc_limit_alone = 1766445 

Commands details: 
total_CMD = 24407464 
n_nop = 20934395 
Read = 1423323 
Write = 0 
L2_Alloc = 0 
L2_WB = 26177 
n_act = 1361175 
n_pre = 1361159 
n_ref = 0 
n_req = 1442283 
total_req = 1449500 

Dual Bus Interface Util: 
issued_total_row = 2722334 
issued_total_col = 1449500 
Row_Bus_Util =  0.111537 
CoL_Bus_Util = 0.059388 
Either_Row_CoL_Bus_Util = 0.142295 
Issued_on_Two_Bus_Simul_Util = 0.028629 
issued_two_Eff = 0.201195 
queue_avg = 28.379969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.38
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20969825 n_act=1343985 n_pre=1343969 n_ref_event=0 n_req=1424815 n_rd=1405848 n_rd_L2_A=0 n_write=0 n_wr_bk=26154 bw_util=0.2347
n_activity=19568535 dram_eff=0.2927
bk0: 86330a 12499227i bk1: 88811a 12223040i bk2: 87937a 12367558i bk3: 89501a 12173811i bk4: 84452a 12731586i bk5: 87007a 12426538i bk6: 86332a 12487503i bk7: 86385a 12502955i bk8: 88367a 12204854i bk9: 89434a 12125955i bk10: 88870a 12221906i bk11: 90618a 11978576i bk12: 86170a 12581621i bk13: 88655a 12277084i bk14: 88231a 12280582i bk15: 88748a 12210448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056736
Row_Buffer_Locality_read = 0.055990
Row_Buffer_Locality_write = 0.112037
Bank_Level_Parallism = 10.322957
Bank_Level_Parallism_Col = 2.056315
Bank_Level_Parallism_Ready = 1.034284
write_to_read_ratio_blp_rw_average = 0.055868
GrpLevelPara = 1.848884 

BW Util details:
bwutil = 0.234683 
total_CMD = 24407464 
util_bw = 5728008 
Wasted_Col = 12079153 
Wasted_Row = 1091786 
Idle = 5508517 

BW Util Bottlenecks: 
RCDc_limit = 21889521 
RCDWRc_limit = 147140 
WTRc_limit = 930775 
RTWc_limit = 1843915 
CCDLc_limit = 1138038 
rwq = 0 
CCDLc_limit_alone = 1021459 
WTRc_limit_alone = 904283 
RTWc_limit_alone = 1753828 

Commands details: 
total_CMD = 24407464 
n_nop = 20969825 
Read = 1405848 
Write = 0 
L2_Alloc = 0 
L2_WB = 26154 
n_act = 1343985 
n_pre = 1343969 
n_ref = 0 
n_req = 1424815 
total_req = 1432002 

Dual Bus Interface Util: 
issued_total_row = 2687954 
issued_total_col = 1432002 
Row_Bus_Util =  0.110128 
CoL_Bus_Util = 0.058671 
Either_Row_CoL_Bus_Util = 0.140844 
Issued_on_Two_Bus_Simul_Util = 0.027955 
issued_two_Eff = 0.198484 
queue_avg = 28.863798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8638
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20922656 n_act=1368643 n_pre=1368627 n_ref_event=0 n_req=1454172 n_rd=1435109 n_rd_L2_A=0 n_write=0 n_wr_bk=26185 bw_util=0.2395
n_activity=19630403 dram_eff=0.2978
bk0: 90039a 11826777i bk1: 91632a 11624373i bk2: 89026a 11948979i bk3: 89950a 11892493i bk4: 87510a 12079488i bk5: 89081a 11921200i bk6: 86706a 12218320i bk7: 88865a 11942827i bk8: 89056a 11951480i bk9: 91464a 11698609i bk10: 90909a 11619788i bk11: 91776a 11654034i bk12: 90121a 11765865i bk13: 91038a 11748619i bk14: 88839a 11912563i bk15: 89097a 11936598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058823
Row_Buffer_Locality_read = 0.058034
Row_Buffer_Locality_write = 0.118240
Bank_Level_Parallism = 10.680734
Bank_Level_Parallism_Col = 2.088287
Bank_Level_Parallism_Ready = 1.035743
write_to_read_ratio_blp_rw_average = 0.060185
GrpLevelPara = 1.873054 

BW Util details:
bwutil = 0.239483 
total_CMD = 24407464 
util_bw = 5845176 
Wasted_Col = 12123896 
Wasted_Row = 1008952 
Idle = 5429440 

BW Util Bottlenecks: 
RCDc_limit = 22164100 
RCDWRc_limit = 145381 
WTRc_limit = 943482 
RTWc_limit = 2042822 
CCDLc_limit = 1182402 
rwq = 0 
CCDLc_limit_alone = 1055141 
WTRc_limit_alone = 916661 
RTWc_limit_alone = 1942382 

Commands details: 
total_CMD = 24407464 
n_nop = 20922656 
Read = 1435109 
Write = 0 
L2_Alloc = 0 
L2_WB = 26185 
n_act = 1368643 
n_pre = 1368627 
n_ref = 0 
n_req = 1454172 
total_req = 1461294 

Dual Bus Interface Util: 
issued_total_row = 2737270 
issued_total_col = 1461294 
Row_Bus_Util =  0.112149 
CoL_Bus_Util = 0.059871 
Either_Row_CoL_Bus_Util = 0.142776 
Issued_on_Two_Bus_Simul_Util = 0.029243 
issued_two_Eff = 0.204819 
queue_avg = 32.201057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2011
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20958279 n_act=1352769 n_pre=1352753 n_ref_event=0 n_req=1434478 n_rd=1415812 n_rd_L2_A=0 n_write=0 n_wr_bk=25859 bw_util=0.2363
n_activity=19600031 dram_eff=0.2942
bk0: 89659a 12022377i bk1: 87744a 12277508i bk2: 88819a 12089289i bk3: 88176a 12235594i bk4: 86003a 12476542i bk5: 86564a 12452579i bk6: 87363a 12223665i bk7: 87374a 12276461i bk8: 89664a 12060289i bk9: 89980a 11990148i bk10: 89568a 12065691i bk11: 91053a 11892007i bk12: 89227a 12167924i bk13: 87979a 12332611i bk14: 88010a 12191585i bk15: 88629a 12079061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056968
Row_Buffer_Locality_read = 0.056258
Row_Buffer_Locality_write = 0.110790
Bank_Level_Parallism = 10.427834
Bank_Level_Parallism_Col = 2.065033
Bank_Level_Parallism_Ready = 1.034947
write_to_read_ratio_blp_rw_average = 0.057113
GrpLevelPara = 1.854407 

BW Util details:
bwutil = 0.236267 
total_CMD = 24407464 
util_bw = 5766684 
Wasted_Col = 12112739 
Wasted_Row = 1065690 
Idle = 5462351 

BW Util Bottlenecks: 
RCDc_limit = 22005133 
RCDWRc_limit = 145506 
WTRc_limit = 916081 
RTWc_limit = 1903713 
CCDLc_limit = 1157183 
rwq = 0 
CCDLc_limit_alone = 1038537 
WTRc_limit_alone = 890170 
RTWc_limit_alone = 1810978 

Commands details: 
total_CMD = 24407464 
n_nop = 20958279 
Read = 1415812 
Write = 0 
L2_Alloc = 0 
L2_WB = 25859 
n_act = 1352769 
n_pre = 1352753 
n_ref = 0 
n_req = 1434478 
total_req = 1441671 

Dual Bus Interface Util: 
issued_total_row = 2705522 
issued_total_col = 1441671 
Row_Bus_Util =  0.110848 
CoL_Bus_Util = 0.059067 
Either_Row_CoL_Bus_Util = 0.141317 
Issued_on_Two_Bus_Simul_Util = 0.028598 
issued_two_Eff = 0.202369 
queue_avg = 29.690926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.6909
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24407464 n_nop=20950557 n_act=1352329 n_pre=1352313 n_ref_event=0 n_req=1431276 n_rd=1412614 n_rd_L2_A=0 n_write=0 n_wr_bk=25837 bw_util=0.2357
n_activity=19599548 dram_eff=0.2936
bk0: 87825a 12380689i bk1: 90440a 12139663i bk2: 87631a 12486459i bk3: 88728a 12318266i bk4: 86495a 12645746i bk5: 86905a 12571009i bk6: 86471a 12582333i bk7: 87226a 12488133i bk8: 89137a 12191464i bk9: 89677a 12149086i bk10: 89750a 12162857i bk11: 90056a 12179219i bk12: 87768a 12398314i bk13: 89283a 12187251i bk14: 87262a 12411310i bk15: 87960a 12349683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055163
Row_Buffer_Locality_read = 0.054471
Row_Buffer_Locality_write = 0.107545
Bank_Level_Parallism = 10.281535
Bank_Level_Parallism_Col = 2.054065
Bank_Level_Parallism_Ready = 1.033844
write_to_read_ratio_blp_rw_average = 0.053978
GrpLevelPara = 1.847470 

BW Util details:
bwutil = 0.235740 
total_CMD = 24407464 
util_bw = 5753804 
Wasted_Col = 12123659 
Wasted_Row = 1061896 
Idle = 5468105 

BW Util Bottlenecks: 
RCDc_limit = 22030978 
RCDWRc_limit = 145904 
WTRc_limit = 927057 
RTWc_limit = 1799943 
CCDLc_limit = 1145117 
rwq = 0 
CCDLc_limit_alone = 1031106 
WTRc_limit_alone = 901023 
RTWc_limit_alone = 1711966 

Commands details: 
total_CMD = 24407464 
n_nop = 20950557 
Read = 1412614 
Write = 0 
L2_Alloc = 0 
L2_WB = 25837 
n_act = 1352329 
n_pre = 1352313 
n_ref = 0 
n_req = 1431276 
total_req = 1438451 

Dual Bus Interface Util: 
issued_total_row = 2704642 
issued_total_col = 1438451 
Row_Bus_Util =  0.110812 
CoL_Bus_Util = 0.058935 
Either_Row_CoL_Bus_Util = 0.141633 
Issued_on_Two_Bus_Simul_Util = 0.028114 
issued_two_Eff = 0.198497 
queue_avg = 28.030985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2060714, Miss = 715552, Miss_rate = 0.347, Pending_hits = 4260, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1990332, Miss = 723354, Miss_rate = 0.363, Pending_hits = 4507, Reservation_fails = 1849
L2_cache_bank[2]: Access = 2004930, Miss = 708130, Miss_rate = 0.353, Pending_hits = 4264, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2038697, Miss = 724052, Miss_rate = 0.355, Pending_hits = 4533, Reservation_fails = 183
L2_cache_bank[4]: Access = 2011224, Miss = 707588, Miss_rate = 0.352, Pending_hits = 3745, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2040518, Miss = 705831, Miss_rate = 0.346, Pending_hits = 3781, Reservation_fails = 819
L2_cache_bank[6]: Access = 2105302, Miss = 705758, Miss_rate = 0.335, Pending_hits = 3678, Reservation_fails = 2948
L2_cache_bank[7]: Access = 2041904, Miss = 705357, Miss_rate = 0.345, Pending_hits = 3665, Reservation_fails = 10
L2_cache_bank[8]: Access = 2214751, Miss = 704598, Miss_rate = 0.318, Pending_hits = 3919, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2110516, Miss = 719403, Miss_rate = 0.341, Pending_hits = 4170, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2044938, Miss = 709623, Miss_rate = 0.347, Pending_hits = 4206, Reservation_fails = 16193
L2_cache_bank[11]: Access = 2009016, Miss = 716234, Miss_rate = 0.357, Pending_hits = 4210, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2040695, Miss = 713381, Miss_rate = 0.350, Pending_hits = 4075, Reservation_fails = 4312
L2_cache_bank[13]: Access = 1990543, Miss = 722792, Miss_rate = 0.363, Pending_hits = 4263, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2251197, Miss = 716632, Miss_rate = 0.318, Pending_hits = 3790, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2024266, Miss = 710427, Miss_rate = 0.351, Pending_hits = 3698, Reservation_fails = 947
L2_cache_bank[16]: Access = 2072372, Miss = 698573, Miss_rate = 0.337, Pending_hits = 3770, Reservation_fails = 2032
L2_cache_bank[17]: Access = 2039796, Miss = 711043, Miss_rate = 0.349, Pending_hits = 4168, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2071900, Miss = 714088, Miss_rate = 0.345, Pending_hits = 5177, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2109730, Miss = 724783, Miss_rate = 0.344, Pending_hits = 4997, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2046356, Miss = 710191, Miss_rate = 0.347, Pending_hits = 4240, Reservation_fails = 1407
L2_cache_bank[21]: Access = 2036398, Miss = 709373, Miss_rate = 0.348, Pending_hits = 4061, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2112485, Miss = 704227, Miss_rate = 0.333, Pending_hits = 3852, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2068891, Miss = 712163, Miss_rate = 0.344, Pending_hits = 3708, Reservation_fails = 243
L2_total_cache_accesses = 49537471
L2_total_cache_misses = 17093153
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 98737
L2_total_cache_reservation_fails = 432462
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32098226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13968678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3079418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98737
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49245059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292412
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20631
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=49537471
icnt_total_pkts_simt_to_mem=49537471
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49537471
Req_Network_cycles = 9517559
Req_Network_injected_packets_per_cycle =       5.2049 
Req_Network_conflicts_per_cycle =       8.6487
Req_Network_conflicts_per_cycle_util =      10.4173
Req_Bank_Level_Parallism =       6.2692
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.7051
Req_Network_out_buffer_full_per_cycle =       0.2855
Req_Network_out_buffer_avg_util =      24.3573

Reply_Network_injected_packets_num = 49537471
Reply_Network_cycles = 9517559
Reply_Network_injected_packets_per_cycle =        5.2049
Reply_Network_conflicts_per_cycle =        3.1545
Reply_Network_conflicts_per_cycle_util =       3.8308
Reply_Bank_Level_Parallism =       6.3208
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2891
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1735
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 45 min, 56 sec (53156 sec)
gpgpu_simulation_rate = 3156 (inst/sec)
gpgpu_simulation_rate = 179 (cycle/sec)
gpgpu_silicon_slowdown = 7625698x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 11: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 36619
gpu_sim_insn = 25424
gpu_ipc =       0.6943
gpu_tot_sim_cycle = 9554178
gpu_tot_sim_insn = 167822989
gpu_tot_ipc =      17.5654
gpu_tot_issued_cta = 1414
gpu_occupancy = 14.3664% 
gpu_tot_occupancy = 80.6593% 
max_total_param_size = 0
gpu_stall_dramfull = 21501374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0523
partiton_level_parallism_total  =       5.1851
partiton_level_parallism_util =       1.0016
partiton_level_parallism_util_total  =       7.3884
L2_BW  =       2.2831 GB/Sec
L2_BW_total  =     226.4852 GB/Sec
gpu_total_sim_rate=3155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1837707, Miss = 1552631, Miss_rate = 0.845, Pending_hits = 19532, Reservation_fails = 6403268
	L1D_cache_core[1]: Access = 1904792, Miss = 1623965, Miss_rate = 0.853, Pending_hits = 21198, Reservation_fails = 6444419
	L1D_cache_core[2]: Access = 1915131, Miss = 1614463, Miss_rate = 0.843, Pending_hits = 21411, Reservation_fails = 6353376
	L1D_cache_core[3]: Access = 2007127, Miss = 1665523, Miss_rate = 0.830, Pending_hits = 21166, Reservation_fails = 6180882
	L1D_cache_core[4]: Access = 2119276, Miss = 1761572, Miss_rate = 0.831, Pending_hits = 23751, Reservation_fails = 6780063
	L1D_cache_core[5]: Access = 1982421, Miss = 1641146, Miss_rate = 0.828, Pending_hits = 21886, Reservation_fails = 6365318
	L1D_cache_core[6]: Access = 2064031, Miss = 1741465, Miss_rate = 0.844, Pending_hits = 22866, Reservation_fails = 6374255
	L1D_cache_core[7]: Access = 2236469, Miss = 1871592, Miss_rate = 0.837, Pending_hits = 25990, Reservation_fails = 6754154
	L1D_cache_core[8]: Access = 1974352, Miss = 1640346, Miss_rate = 0.831, Pending_hits = 21649, Reservation_fails = 7082734
	L1D_cache_core[9]: Access = 1983747, Miss = 1690915, Miss_rate = 0.852, Pending_hits = 22452, Reservation_fails = 5987873
	L1D_cache_core[10]: Access = 1838937, Miss = 1578080, Miss_rate = 0.858, Pending_hits = 20486, Reservation_fails = 5914952
	L1D_cache_core[11]: Access = 1803227, Miss = 1544560, Miss_rate = 0.857, Pending_hits = 19613, Reservation_fails = 6246404
	L1D_cache_core[12]: Access = 1911424, Miss = 1656249, Miss_rate = 0.867, Pending_hits = 21385, Reservation_fails = 6389261
	L1D_cache_core[13]: Access = 1861171, Miss = 1609553, Miss_rate = 0.865, Pending_hits = 20501, Reservation_fails = 6838215
	L1D_cache_core[14]: Access = 1863176, Miss = 1596091, Miss_rate = 0.857, Pending_hits = 20100, Reservation_fails = 6257336
	L1D_cache_core[15]: Access = 1865157, Miss = 1572210, Miss_rate = 0.843, Pending_hits = 19550, Reservation_fails = 6680395
	L1D_cache_core[16]: Access = 1866930, Miss = 1598248, Miss_rate = 0.856, Pending_hits = 19828, Reservation_fails = 6589727
	L1D_cache_core[17]: Access = 1866335, Miss = 1573286, Miss_rate = 0.843, Pending_hits = 20652, Reservation_fails = 6395576
	L1D_cache_core[18]: Access = 1794710, Miss = 1526557, Miss_rate = 0.851, Pending_hits = 19516, Reservation_fails = 6164872
	L1D_cache_core[19]: Access = 1812785, Miss = 1521667, Miss_rate = 0.839, Pending_hits = 19660, Reservation_fails = 6284489
	L1D_cache_core[20]: Access = 1942381, Miss = 1656484, Miss_rate = 0.853, Pending_hits = 21677, Reservation_fails = 6093258
	L1D_cache_core[21]: Access = 1909571, Miss = 1626636, Miss_rate = 0.852, Pending_hits = 21631, Reservation_fails = 6178081
	L1D_cache_core[22]: Access = 1952544, Miss = 1684719, Miss_rate = 0.863, Pending_hits = 21617, Reservation_fails = 6517640
	L1D_cache_core[23]: Access = 1846832, Miss = 1549804, Miss_rate = 0.839, Pending_hits = 18744, Reservation_fails = 6116334
	L1D_cache_core[24]: Access = 1788586, Miss = 1524649, Miss_rate = 0.852, Pending_hits = 19283, Reservation_fails = 6469118
	L1D_cache_core[25]: Access = 1886549, Miss = 1617672, Miss_rate = 0.857, Pending_hits = 20134, Reservation_fails = 5891071
	L1D_cache_core[26]: Access = 2012758, Miss = 1730956, Miss_rate = 0.860, Pending_hits = 22905, Reservation_fails = 6070401
	L1D_cache_core[27]: Access = 1887542, Miss = 1596233, Miss_rate = 0.846, Pending_hits = 20800, Reservation_fails = 6446065
	L1D_cache_core[28]: Access = 1899086, Miss = 1625850, Miss_rate = 0.856, Pending_hits = 20808, Reservation_fails = 6576163
	L1D_cache_core[29]: Access = 1879567, Miss = 1586934, Miss_rate = 0.844, Pending_hits = 21650, Reservation_fails = 6353491
	L1D_total_cache_accesses = 57514321
	L1D_total_cache_misses = 48780056
	L1D_total_cache_miss_rate = 0.8481
	L1D_total_cache_pending_hits = 632441
	L1D_total_cache_reservation_fails = 191199191
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8064963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46403115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191187710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2121365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 632443
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57221884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292437

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12075995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173296481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1414, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21727, 27928, 23618, 23481, 24744, 21629, 21708, 24798, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 762420096
gpgpu_n_tot_w_icount = 23825628
gpgpu_n_stall_shd_mem = 80004251
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49246948
gpgpu_n_mem_write_global = 292437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 59008893
gpgpu_n_store_insn = 360487
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3256576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78324736
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1679515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66182818	W0_Idle:26376528	W0_Scoreboard:839235594	W1:8142597	W2:3089696	W3:1775585	W4:1271245	W5:975604	W6:781202	W7:648625	W8:572928	W9:481039	W10:440923	W11:387226	W12:351940	W13:326517	W14:298677	W15:285403	W16:271013	W17:247960	W18:236435	W19:226211	W20:208218	W21:202812	W22:202552	W23:206511	W24:208617	W25:206661	W26:193239	W27:200054	W28:179808	W29:188142	W30:190167	W31:179103	W32:648918
single_issue_nums: WS0:5926432	WS1:5913307	WS2:5992275	WS3:5993614	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388195824 {8:48524478,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11697480 {40:292437,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28898800 {40:722470,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1940979120 {40:48524478,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2339496 {8:292437,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28898800 {40:722470,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 850 
avg_icnt2mem_latency = 353 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 12 
mrq_lat_table:4541392 	76998 	220109 	478966 	813542 	1241691 	1937639 	2949640 	3329639 	1432138 	216865 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13109097 	17408883 	6074796 	7658047 	4141927 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	372193 	74581 	30765 	20660 	25778654 	5833692 	3098696 	3521728 	5418051 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30008664 	7023132 	4072465 	3030322 	2746208 	2024301 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1358 	3403 	1160 	2433 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60        11        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        24        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.065009  1.064559  1.058729  1.071230  1.058128  1.057721  1.054991  1.057812  1.065781  1.069049  1.069617  1.069518  1.061949  1.068129  1.053755  1.058055 
dram[1]:  1.066416  1.059387  1.058971  1.065215  1.059387  1.061012  1.062613  1.057029  1.058484  1.062802  1.061346  1.065956  1.061294  1.057369  1.054448  1.062653 
dram[2]:  1.059653  1.058956  1.064633  1.062026  1.056582  1.058696  1.056451  1.053462  1.062837  1.054631  1.062044  1.060416  1.057818  1.060489  1.055764  1.051692 
dram[3]:  1.063581  1.061276  1.059366  1.062953  1.058460  1.061349  1.058120  1.057196  1.062204  1.055098  1.057711  1.061425  1.056216  1.060634  1.062381  1.056352 
dram[4]:  1.058294  1.060846  1.056029  1.058974  1.055366  1.057357  1.058830  1.054287  1.054523  1.060536  1.056920  1.063416  1.061262  1.059219  1.058269  1.067571 
dram[5]:  1.059668  1.062200  1.057456  1.061905  1.057506  1.052408  1.051864  1.057041  1.069434  1.068671  1.061049  1.066709  1.060174  1.060720  1.055096  1.056616 
dram[6]:  1.066606  1.059464  1.058144  1.063751  1.057428  1.057905  1.055141  1.061869  1.060381  1.069721  1.059313  1.062634  1.059188  1.058683  1.058602  1.058367 
dram[7]:  1.058311  1.057200  1.064369  1.061587  1.055226  1.055179  1.060836  1.054258  1.059999  1.059709  1.061575  1.063110  1.060141  1.060271  1.060610  1.060949 
dram[8]:  1.056298  1.066437  1.063488  1.064007  1.055846  1.063453  1.053310  1.054464  1.062188  1.062678  1.061609  1.063630  1.052057  1.060605  1.061215  1.060527 
dram[9]:  1.069362  1.063520  1.063491  1.066022  1.060500  1.059321  1.055435  1.057350  1.062131  1.069053  1.065637  1.066242  1.063385  1.059576  1.060561  1.058030 
dram[10]:  1.065048  1.059259  1.065711  1.059261  1.055519  1.054194  1.057709  1.058265  1.070582  1.061523  1.060422  1.064177  1.058063  1.055591  1.056400  1.064420 
dram[11]:  1.058974  1.062890  1.061118  1.059414  1.058281  1.055239  1.052153  1.056699  1.057780  1.059330  1.060168  1.062579  1.058470  1.057967  1.057167  1.055654 
average row locality = 17274951/16294106 = 1.060196
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90641     90001     87759     91022     87864     88729     86931     87539     90844     91988     90997     91291     90180     92461     88473     88459 
dram[1]:     88950     90922     86875     89969     87663     88133     87668     89014     88229     90723     89798     92254     89684     90685     87398     90484 
dram[2]:     87988     87960     88732     89124     86466     87823     86635     86290     90985     87857     88700     89382     88657     89135     87570     86404 
dram[3]:     89287     89137     87876     87844     87505     87136     86591     86523     88209     87840     88602     88182     87629     88971     88208     87872 
dram[4]:     88717     90732     86270     89318     86861     88694     87517     88336     88172     89925     87765     90534     89464     89167     87992     90848 
dram[5]:     88952     90451     88379     88395     87108     86539     86890     86768     90417     90921     89023     92158     88741     89818     88265     89350 
dram[6]:     90423     90550     89043     90336     87060     87926     86855     88789     90455     92274     89684     91436     89420     90402     88603     89243 
dram[7]:     90186     88448     89082     88139     87102     87498     88542     87001     90038     90184     91106     89812     89814     88259     88925     89244 
dram[8]:     86333     88814     87939     89504     84459     87007     86332     86387     88378     89438     88872     90618     86176     88655     88232     88750 
dram[9]:     90047     91634     89028     89952     87510     89081     86709     88871     89062     91472     90911     91779     90124     91039     88843     89101 
dram[10]:     89662     87746     88821     88182     86006     86568     87369     87375     89666     89985     89572     91058     89230     87983     88015     88633 
dram[11]:     87827     90443     87638     88734     86498     86911     86476     87227     89144     89680     89754     90056     87771     89285     87262     87962 
total dram reads = 17048710
bank skew: 92461/84459 = 1.09
chip skew: 1435179/1405894 = 1.02
number of total write accesses:
dram[0]:      1666      1657      1630      1678      1590      1595      1569      1601      1572      1636      1614      1599      1651      1696      1680      1703 
dram[1]:      1657      1686      1671      1683      1522      1636      1534      1590      1596      1605      1584      1674      1657      1633      1674      1712 
dram[2]:      1600      1615      1665      1643      1584      1617      1599      1546      1636      1556      1601      1634      1650      1688      1638      1663 
dram[3]:      1598      1591      1658      1650      1627      1595      1547      1549      1616      1575      1624      1639      1623      1672      1686      1757 
dram[4]:      1692      1602      1620      1665      1621      1642      1573      1621      1550      1597      1660      1594      1646      1625      1713      1672 
dram[5]:      1642      1591      1650      1694      1623      1558      1573      1667      1646      1574      1616      1619      1688      1667      1735      1711 
dram[6]:      1614      1617      1587      1613      1563      1613      1609      1558      1584      1637      1647      1670      1677      1628      1646      1670 
dram[7]:      1583      1670      1677      1628      1566      1591      1618      1567      1604      1609      1649      1634      1642      1728      1686      1725 
dram[8]:      1643      1668      1638      1590      1619      1617      1561      1607      1568      1608      1644      1616      1655      1688      1711      1722 
dram[9]:      1641      1669      1613      1633      1636      1645      1616      1607      1611      1631      1596      1642      1672      1648      1662      1663 
dram[10]:      1649      1658      1606      1602      1615      1573      1507      1562      1586      1604      1654      1616      1639      1646      1659      1683 
dram[11]:      1630      1626      1628      1648      1580      1576      1583      1542      1547      1576      1573      1602      1705      1663      1652      1707 
total dram writes = 312687
bank skew: 1757/1507 = 1.17
chip skew: 26254/25838 = 1.02
average mf latency per bank:
dram[0]:       2514      2218      2420      2199      2362      2126      2289      2088      4120      2939      3102      2688      3072      2524      2767      2362
dram[1]:       2803      2871      2720      2793      2666      2710      2569      2626      4577      4783      3666      3777      3041      3263      2996      3066
dram[2]:       1977      1930      1861      1942      1815      1814      1754      1817      2590      2794      2574      2412      2088      2057      2026      2035
dram[3]:       1827      1922      1760      1833      1674      1814      1786      1786      2682      2541      2414      2646      2015      2099      1902      2007
dram[4]:       1866      2253      1765      2120      1686      2052      2288      2032      2535      3547      2341      2826      1995      2623      1938      2344
dram[5]:       2295      2160      2215      2117      2100      2049      2091      2015      3135      3086      3058      2580      2613      2419      2433      2257
dram[6]:       1981      2389      1893      2303      1853      2245      1826      2297      2796      3166      2493      3195      2271      2635      2203      2636
dram[7]:       1921      1887      1859      1750      1856      1708      1824      1729      2959      2473      2475      2297      3176      2094      2059      1977
dram[8]:       2054      2511      1857      2273      1853      2318      1796      2173      2955      3873      2408      2852      2161      2689      2030      2493
dram[9]:       3105      2706      3049      2622      2919      2552      2941      2486      5169      4277      4023      3343      3531      2943      3382      2834
dram[10]:       2149      1973      2124      1842      2035      1735      1978      1736      3162      2549      2602      2281      2265      2157      2241      2016
dram[11]:       1895      1908      1810      1848      1744      1751      1691      1754      3057      3103      2256      2293      2145      2211      2039      2055
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21028139 n_act=1368115 n_pre=1368099 n_ref_event=0 n_req=1454048 n_rd=1435179 n_rd_L2_A=0 n_write=0 n_wr_bk=26137 bw_util=0.2386
n_activity=19586861 dram_eff=0.2984
bk0: 90641a 11880706i bk1: 90001a 11922690i bk2: 87759a 12160846i bk3: 91022a 11831813i bk4: 87864a 12157142i bk5: 88729a 12070765i bk6: 86931a 12255317i bk7: 87539a 12165703i bk8: 90844a 11735360i bk9: 91988a 11611651i bk10: 90997a 11801730i bk11: 91291a 11772636i bk12: 90180a 11894325i bk13: 92461a 11591573i bk14: 88473a 12074468i bk15: 88459a 12132659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059104
Row_Buffer_Locality_read = 0.058370
Row_Buffer_Locality_write = 0.114950
Bank_Level_Parallism = 10.718259
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.238569 
total_CMD = 24501370 
util_bw = 5845264 
Wasted_Col = 12083999 
Wasted_Row = 998642 
Idle = 5573465 

BW Util Bottlenecks: 
RCDc_limit = 22120890 
RCDWRc_limit = 144165 
WTRc_limit = 938537 
RTWc_limit = 1970884 
CCDLc_limit = 1193010 
rwq = 0 
CCDLc_limit_alone = 1069244 
WTRc_limit_alone = 911656 
RTWc_limit_alone = 1873999 

Commands details: 
total_CMD = 24501370 
n_nop = 21028139 
Read = 1435179 
Write = 0 
L2_Alloc = 0 
L2_WB = 26137 
n_act = 1368115 
n_pre = 1368099 
n_ref = 0 
n_req = 1454048 
total_req = 1461316 

Dual Bus Interface Util: 
issued_total_row = 2736214 
issued_total_col = 1461316 
Row_Bus_Util =  0.111676 
CoL_Bus_Util = 0.059642 
Either_Row_CoL_Bus_Util = 0.141757 
Issued_on_Two_Bus_Simul_Util = 0.029562 
issued_two_Eff = 0.208538 
queue_avg = 31.335382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3354
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21018455 n_act=1364318 n_pre=1364302 n_ref_event=0 n_req=1447417 n_rd=1428449 n_rd_L2_A=0 n_write=0 n_wr_bk=26114 bw_util=0.2375
n_activity=19619872 dram_eff=0.2965
bk0: 88950a 12153062i bk1: 90922a 11994994i bk2: 86875a 12428195i bk3: 89969a 12020376i bk4: 87663a 12231229i bk5: 88133a 12239480i bk6: 87668a 12280548i bk7: 89014a 12111953i bk8: 88229a 12199040i bk9: 90723a 11856604i bk10: 89798a 12015615i bk11: 92254a 11840132i bk12: 89684a 12053808i bk13: 90685a 11955151i bk14: 87398a 12407099i bk15: 90484a 11968961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057415
Row_Buffer_Locality_read = 0.056704
Row_Buffer_Locality_write = 0.110976
Bank_Level_Parallism = 10.549884
Bank_Level_Parallism_Col = 2.077155
Bank_Level_Parallism_Ready = 1.036004
write_to_read_ratio_blp_rw_average = 0.058021
GrpLevelPara = 1.865192 

BW Util details:
bwutil = 0.237466 
total_CMD = 24501370 
util_bw = 5818252 
Wasted_Col = 12137562 
Wasted_Row = 1016043 
Idle = 5529513 

BW Util Bottlenecks: 
RCDc_limit = 22142771 
RCDWRc_limit = 146953 
WTRc_limit = 941321 
RTWc_limit = 1961461 
CCDLc_limit = 1160275 
rwq = 0 
CCDLc_limit_alone = 1038351 
WTRc_limit_alone = 914362 
RTWc_limit_alone = 1866496 

Commands details: 
total_CMD = 24501370 
n_nop = 21018455 
Read = 1428449 
Write = 0 
L2_Alloc = 0 
L2_WB = 26114 
n_act = 1364318 
n_pre = 1364302 
n_ref = 0 
n_req = 1447417 
total_req = 1454563 

Dual Bus Interface Util: 
issued_total_row = 2728620 
issued_total_col = 1454563 
Row_Bus_Util =  0.111366 
CoL_Bus_Util = 0.059367 
Either_Row_CoL_Bus_Util = 0.142152 
Issued_on_Two_Bus_Simul_Util = 0.028581 
issued_two_Eff = 0.201058 
queue_avg = 30.561449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21054440 n_act=1349460 n_pre=1349444 n_ref_event=0 n_req=1428444 n_rd=1409708 n_rd_L2_A=0 n_write=0 n_wr_bk=25935 bw_util=0.2344
n_activity=19605573 dram_eff=0.2929
bk0: 87988a 12458827i bk1: 87960a 12442559i bk2: 88732a 12313452i bk3: 89124a 12300530i bk4: 86466a 12650853i bk5: 87823a 12454064i bk6: 86635a 12570959i bk7: 86290a 12606722i bk8: 90985a 12081767i bk9: 87857a 12487779i bk10: 88700a 12459472i bk11: 89382a 12348920i bk12: 88657a 12421423i bk13: 89135a 12312581i bk14: 87570a 12544547i bk15: 86404a 12678954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055300
Row_Buffer_Locality_read = 0.054555
Row_Buffer_Locality_write = 0.111336
Bank_Level_Parallism = 10.283257
Bank_Level_Parallism_Col = 2.054858
Bank_Level_Parallism_Ready = 1.034468
write_to_read_ratio_blp_rw_average = 0.055048
GrpLevelPara = 1.847787 

BW Util details:
bwutil = 0.234378 
total_CMD = 24501370 
util_bw = 5742572 
Wasted_Col = 12122520 
Wasted_Row = 1072072 
Idle = 5564206 

BW Util Bottlenecks: 
RCDc_limit = 21991975 
RCDWRc_limit = 145453 
WTRc_limit = 927179 
RTWc_limit = 1831161 
CCDLc_limit = 1140997 
rwq = 0 
CCDLc_limit_alone = 1026002 
WTRc_limit_alone = 900961 
RTWc_limit_alone = 1742384 

Commands details: 
total_CMD = 24501370 
n_nop = 21054440 
Read = 1409708 
Write = 0 
L2_Alloc = 0 
L2_WB = 25935 
n_act = 1349460 
n_pre = 1349444 
n_ref = 0 
n_req = 1428444 
total_req = 1435643 

Dual Bus Interface Util: 
issued_total_row = 2698904 
issued_total_col = 1435643 
Row_Bus_Util =  0.110153 
CoL_Bus_Util = 0.058594 
Either_Row_CoL_Bus_Util = 0.140683 
Issued_on_Two_Bus_Simul_Util = 0.028064 
issued_two_Eff = 0.199487 
queue_avg = 28.362020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21064679 n_act=1345914 n_pre=1345898 n_ref_event=0 n_req=1426191 n_rd=1407412 n_rd_L2_A=0 n_write=0 n_wr_bk=26007 bw_util=0.234
n_activity=19606479 dram_eff=0.2924
bk0: 89287a 12196362i bk1: 89137a 12289671i bk2: 87876a 12401777i bk3: 87844a 12389742i bk4: 87505a 12434535i bk5: 87136a 12516755i bk6: 86591a 12650057i bk7: 86523a 12585695i bk8: 88209a 12412994i bk9: 87840a 12445597i bk10: 88602a 12385274i bk11: 88182a 12478471i bk12: 87629a 12438974i bk13: 88971a 12295757i bk14: 88208a 12423555i bk15: 87872a 12399175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056292
Row_Buffer_Locality_read = 0.055558
Row_Buffer_Locality_write = 0.111295
Bank_Level_Parallism = 10.305415
Bank_Level_Parallism_Col = 2.057691
Bank_Level_Parallism_Ready = 1.034325
write_to_read_ratio_blp_rw_average = 0.056572
GrpLevelPara = 1.848802 

BW Util details:
bwutil = 0.234015 
total_CMD = 24501370 
util_bw = 5733676 
Wasted_Col = 12109702 
Wasted_Row = 1092739 
Idle = 5565253 

BW Util Bottlenecks: 
RCDc_limit = 21932684 
RCDWRc_limit = 145572 
WTRc_limit = 925433 
RTWc_limit = 1875367 
CCDLc_limit = 1148705 
rwq = 0 
CCDLc_limit_alone = 1029660 
WTRc_limit_alone = 898478 
RTWc_limit_alone = 1783277 

Commands details: 
total_CMD = 24501370 
n_nop = 21064679 
Read = 1407412 
Write = 0 
L2_Alloc = 0 
L2_WB = 26007 
n_act = 1345914 
n_pre = 1345898 
n_ref = 0 
n_req = 1426191 
total_req = 1433419 

Dual Bus Interface Util: 
issued_total_row = 2691812 
issued_total_col = 1433419 
Row_Bus_Util =  0.109864 
CoL_Bus_Util = 0.058504 
Either_Row_CoL_Bus_Util = 0.140265 
Issued_on_Two_Bus_Simul_Util = 0.028102 
issued_two_Eff = 0.200350 
queue_avg = 28.537117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5371
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21028469 n_act=1359160 n_pre=1359144 n_ref_event=0 n_req=1439182 n_rd=1420312 n_rd_L2_A=0 n_write=0 n_wr_bk=26093 bw_util=0.2361
n_activity=19645311 dram_eff=0.2945
bk0: 88717a 12354864i bk1: 90732a 12144064i bk2: 86270a 12704983i bk3: 89318a 12312749i bk4: 86861a 12612840i bk5: 88694a 12401102i bk6: 87517a 12447294i bk7: 88336a 12371553i bk8: 88172a 12448529i bk9: 89925a 12196186i bk10: 87765a 12462421i bk11: 90534a 12162564i bk12: 89464a 12255966i bk13: 89167a 12307631i bk14: 87992a 12370971i bk15: 90848a 12153064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055609
Row_Buffer_Locality_read = 0.054894
Row_Buffer_Locality_write = 0.109433
Bank_Level_Parallism = 10.328340
Bank_Level_Parallism_Col = 2.061683
Bank_Level_Parallism_Ready = 1.034610
write_to_read_ratio_blp_rw_average = 0.055622
GrpLevelPara = 1.851602 

BW Util details:
bwutil = 0.236135 
total_CMD = 24501370 
util_bw = 5785620 
Wasted_Col = 12161361 
Wasted_Row = 1046040 
Idle = 5508349 

BW Util Bottlenecks: 
RCDc_limit = 22120536 
RCDWRc_limit = 147344 
WTRc_limit = 937823 
RTWc_limit = 1864634 
CCDLc_limit = 1158030 
rwq = 0 
CCDLc_limit_alone = 1040592 
WTRc_limit_alone = 911296 
RTWc_limit_alone = 1773723 

Commands details: 
total_CMD = 24501370 
n_nop = 21028469 
Read = 1420312 
Write = 0 
L2_Alloc = 0 
L2_WB = 26093 
n_act = 1359160 
n_pre = 1359144 
n_ref = 0 
n_req = 1439182 
total_req = 1446405 

Dual Bus Interface Util: 
issued_total_row = 2718304 
issued_total_col = 1446405 
Row_Bus_Util =  0.110945 
CoL_Bus_Util = 0.059034 
Either_Row_CoL_Bus_Util = 0.141743 
Issued_on_Two_Bus_Simul_Util = 0.028235 
issued_two_Eff = 0.199202 
queue_avg = 28.972628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9726
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21038677 n_act=1359570 n_pre=1359554 n_ref_event=0 n_req=1441077 n_rd=1422175 n_rd_L2_A=0 n_write=0 n_wr_bk=26254 bw_util=0.2365
n_activity=19621302 dram_eff=0.2953
bk0: 88952a 12222131i bk1: 90451a 12068978i bk2: 88379a 12351987i bk3: 88395a 12360270i bk4: 87108a 12466443i bk5: 86539a 12600870i bk6: 86890a 12429475i bk7: 86768a 12409946i bk8: 90417a 11942950i bk9: 90921a 11935866i bk10: 89023a 12226750i bk11: 92158a 11848528i bk12: 88741a 12233276i bk13: 89818a 12150578i bk14: 88265a 12310281i bk15: 89350a 12226411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056565
Row_Buffer_Locality_read = 0.055895
Row_Buffer_Locality_write = 0.106973
Bank_Level_Parallism = 10.451638
Bank_Level_Parallism_Col = 2.064816
Bank_Level_Parallism_Ready = 1.034404
write_to_read_ratio_blp_rw_average = 0.055549
GrpLevelPara = 1.855627 

BW Util details:
bwutil = 0.236465 
total_CMD = 24501370 
util_bw = 5793716 
Wasted_Col = 12120823 
Wasted_Row = 1041005 
Idle = 5545826 

BW Util Bottlenecks: 
RCDc_limit = 22079359 
RCDWRc_limit = 148490 
WTRc_limit = 934914 
RTWc_limit = 1859534 
CCDLc_limit = 1161749 
rwq = 0 
CCDLc_limit_alone = 1044352 
WTRc_limit_alone = 907995 
RTWc_limit_alone = 1769056 

Commands details: 
total_CMD = 24501370 
n_nop = 21038677 
Read = 1422175 
Write = 0 
L2_Alloc = 0 
L2_WB = 26254 
n_act = 1359570 
n_pre = 1359554 
n_ref = 0 
n_req = 1441077 
total_req = 1448429 

Dual Bus Interface Util: 
issued_total_row = 2719124 
issued_total_col = 1448429 
Row_Bus_Util =  0.110978 
CoL_Bus_Util = 0.059116 
Either_Row_CoL_Bus_Util = 0.141327 
Issued_on_Two_Bus_Simul_Util = 0.028768 
issued_two_Eff = 0.203558 
queue_avg = 29.153233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1532
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21005400 n_act=1368532 n_pre=1368516 n_ref_event=0 n_req=1451296 n_rd=1432499 n_rd_L2_A=0 n_write=0 n_wr_bk=25933 bw_util=0.2381
n_activity=19648647 dram_eff=0.2969
bk0: 90423a 12082110i bk1: 90550a 11999726i bk2: 89043a 12229887i bk3: 90336a 12080805i bk4: 87060a 12425892i bk5: 87926a 12315818i bk6: 86855a 12413027i bk7: 88789a 12082155i bk8: 90455a 11954312i bk9: 92274a 11793459i bk10: 89684a 12084385i bk11: 91436a 11828507i bk12: 89420a 12169356i bk13: 90402a 12050618i bk14: 88603a 12265978i bk15: 89243a 12168791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057032
Row_Buffer_Locality_read = 0.056308
Row_Buffer_Locality_write = 0.112252
Bank_Level_Parallism = 10.525750
Bank_Level_Parallism_Col = 2.074219
Bank_Level_Parallism_Ready = 1.034370
write_to_read_ratio_blp_rw_average = 0.056721
GrpLevelPara = 1.862817 

BW Util details:
bwutil = 0.238098 
total_CMD = 24501370 
util_bw = 5833728 
Wasted_Col = 12156952 
Wasted_Row = 1006552 
Idle = 5504138 

BW Util Bottlenecks: 
RCDc_limit = 22210581 
RCDWRc_limit = 145080 
WTRc_limit = 935554 
RTWc_limit = 1921596 
CCDLc_limit = 1168550 
rwq = 0 
CCDLc_limit_alone = 1048194 
WTRc_limit_alone = 909291 
RTWc_limit_alone = 1827503 

Commands details: 
total_CMD = 24501370 
n_nop = 21005400 
Read = 1432499 
Write = 0 
L2_Alloc = 0 
L2_WB = 25933 
n_act = 1368532 
n_pre = 1368516 
n_ref = 0 
n_req = 1451296 
total_req = 1458432 

Dual Bus Interface Util: 
issued_total_row = 2737048 
issued_total_col = 1458432 
Row_Bus_Util =  0.111710 
CoL_Bus_Util = 0.059525 
Either_Row_CoL_Bus_Util = 0.142685 
Issued_on_Two_Bus_Simul_Util = 0.028550 
issued_two_Eff = 0.200090 
queue_avg = 30.263731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2637
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21028151 n_act=1361222 n_pre=1361206 n_ref_event=0 n_req=1442340 n_rd=1423380 n_rd_L2_A=0 n_write=0 n_wr_bk=26177 bw_util=0.2366
n_activity=19612330 dram_eff=0.2956
bk0: 90186a 12128242i bk1: 88448a 12342331i bk2: 89082a 12290130i bk3: 88139a 12383264i bk4: 87102a 12530024i bk5: 87498a 12426581i bk6: 88542a 12236990i bk7: 87001a 12430410i bk8: 90038a 12151500i bk9: 90184a 12115619i bk10: 91106a 12037294i bk11: 89812a 12175849i bk12: 89814a 12228504i bk13: 88259a 12449784i bk14: 88925a 12282093i bk15: 89244a 12206284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056246
Row_Buffer_Locality_read = 0.055488
Row_Buffer_Locality_write = 0.113133
Bank_Level_Parallism = 10.419821
Bank_Level_Parallism_Col = 2.066868
Bank_Level_Parallism_Ready = 1.035438
write_to_read_ratio_blp_rw_average = 0.055522
GrpLevelPara = 1.856853 

BW Util details:
bwutil = 0.236649 
total_CMD = 24501370 
util_bw = 5798228 
Wasted_Col = 12121816 
Wasted_Row = 1031544 
Idle = 5549782 

BW Util Bottlenecks: 
RCDc_limit = 22109171 
RCDWRc_limit = 146466 
WTRc_limit = 939779 
RTWc_limit = 1856583 
CCDLc_limit = 1162365 
rwq = 0 
CCDLc_limit_alone = 1046043 
WTRc_limit_alone = 913595 
RTWc_limit_alone = 1766445 

Commands details: 
total_CMD = 24501370 
n_nop = 21028151 
Read = 1423380 
Write = 0 
L2_Alloc = 0 
L2_WB = 26177 
n_act = 1361222 
n_pre = 1361206 
n_ref = 0 
n_req = 1442340 
total_req = 1449557 

Dual Bus Interface Util: 
issued_total_row = 2722428 
issued_total_col = 1449557 
Row_Bus_Util =  0.111113 
CoL_Bus_Util = 0.059162 
Either_Row_CoL_Bus_Util = 0.141756 
Issued_on_Two_Bus_Simul_Util = 0.028519 
issued_two_Eff = 0.201187 
queue_avg = 28.271200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2712
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21063608 n_act=1344023 n_pre=1344007 n_ref_event=0 n_req=1424862 n_rd=1405894 n_rd_L2_A=0 n_write=0 n_wr_bk=26155 bw_util=0.2338
n_activity=19571576 dram_eff=0.2927
bk0: 86333a 12593034i bk1: 88814a 12316801i bk2: 87939a 12461355i bk3: 89504a 12267620i bk4: 84459a 12825266i bk5: 87007a 12520439i bk6: 86332a 12581410i bk7: 86387a 12596770i bk8: 88378a 12298255i bk9: 89438a 12219657i bk10: 88872a 12315691i bk11: 90618a 12072476i bk12: 86176a 12675286i bk13: 88655a 12370986i bk14: 88232a 12374439i bk15: 88750a 12304308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056740
Row_Buffer_Locality_read = 0.055994
Row_Buffer_Locality_write = 0.112031
Bank_Level_Parallism = 10.322176
Bank_Level_Parallism_Col = 2.056267
Bank_Level_Parallism_Ready = 1.034283
write_to_read_ratio_blp_rw_average = 0.055866
GrpLevelPara = 1.848844 

BW Util details:
bwutil = 0.233791 
total_CMD = 24501370 
util_bw = 5728196 
Wasted_Col = 12079974 
Wasted_Row = 1092491 
Idle = 5600709 

BW Util Bottlenecks: 
RCDc_limit = 21890385 
RCDWRc_limit = 147155 
WTRc_limit = 930775 
RTWc_limit = 1843925 
CCDLc_limit = 1138046 
rwq = 0 
CCDLc_limit_alone = 1021467 
WTRc_limit_alone = 904283 
RTWc_limit_alone = 1753838 

Commands details: 
total_CMD = 24501370 
n_nop = 21063608 
Read = 1405894 
Write = 0 
L2_Alloc = 0 
L2_WB = 26155 
n_act = 1344023 
n_pre = 1344007 
n_ref = 0 
n_req = 1424862 
total_req = 1432049 

Dual Bus Interface Util: 
issued_total_row = 2688030 
issued_total_col = 1432049 
Row_Bus_Util =  0.109709 
CoL_Bus_Util = 0.058448 
Either_Row_CoL_Bus_Util = 0.140309 
Issued_on_Two_Bus_Simul_Util = 0.027848 
issued_two_Eff = 0.198477 
queue_avg = 28.753172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7532
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21016416 n_act=1368689 n_pre=1368673 n_ref_event=0 n_req=1454226 n_rd=1435163 n_rd_L2_A=0 n_write=0 n_wr_bk=26185 bw_util=0.2386
n_activity=19634040 dram_eff=0.2977
bk0: 90047a 11920254i bk1: 91634a 11718165i bk2: 89028a 12042776i bk3: 89952a 11986345i bk4: 87510a 12173390i bk5: 89081a 12015109i bk6: 86709a 12312090i bk7: 88871a 12036428i bk8: 89062a 12045117i bk9: 91472a 11792127i bk10: 90911a 11713633i bk11: 91779a 11747842i bk12: 90124a 11859676i bk13: 91039a 11842478i bk14: 88843a 12006316i bk15: 89101a 12030325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058826
Row_Buffer_Locality_read = 0.058037
Row_Buffer_Locality_write = 0.118240
Bank_Level_Parallism = 10.679723
Bank_Level_Parallism_Col = 2.088228
Bank_Level_Parallism_Ready = 1.035742
write_to_read_ratio_blp_rw_average = 0.060182
GrpLevelPara = 1.873007 

BW Util details:
bwutil = 0.238574 
total_CMD = 24501370 
util_bw = 5845392 
Wasted_Col = 12124882 
Wasted_Row = 1009869 
Idle = 5521227 

BW Util Bottlenecks: 
RCDc_limit = 22165149 
RCDWRc_limit = 145381 
WTRc_limit = 943482 
RTWc_limit = 2042822 
CCDLc_limit = 1182412 
rwq = 0 
CCDLc_limit_alone = 1055151 
WTRc_limit_alone = 916661 
RTWc_limit_alone = 1942382 

Commands details: 
total_CMD = 24501370 
n_nop = 21016416 
Read = 1435163 
Write = 0 
L2_Alloc = 0 
L2_WB = 26185 
n_act = 1368689 
n_pre = 1368673 
n_ref = 0 
n_req = 1454226 
total_req = 1461348 

Dual Bus Interface Util: 
issued_total_row = 2737362 
issued_total_col = 1461348 
Row_Bus_Util =  0.111723 
CoL_Bus_Util = 0.059644 
Either_Row_CoL_Bus_Util = 0.142235 
Issued_on_Two_Bus_Simul_Util = 0.029131 
issued_two_Eff = 0.204811 
queue_avg = 32.077652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0777
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21052021 n_act=1352822 n_pre=1352806 n_ref_event=0 n_req=1434537 n_rd=1415871 n_rd_L2_A=0 n_write=0 n_wr_bk=25859 bw_util=0.2354
n_activity=19603952 dram_eff=0.2942
bk0: 89662a 12116134i bk1: 87746a 12371316i bk2: 88821a 12183075i bk3: 88182a 12329259i bk4: 86006a 12570302i bk5: 86568a 12546293i bk6: 87369a 12317311i bk7: 87375a 12370318i bk8: 89666a 12154089i bk9: 89985a 12083855i bk10: 89572a 12159393i bk11: 91058a 11985667i bk12: 89230a 12261649i bk13: 87983a 12426366i bk14: 88015a 12285218i bk15: 88633a 12172811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056970
Row_Buffer_Locality_read = 0.056260
Row_Buffer_Locality_write = 0.110790
Bank_Level_Parallism = 10.426708
Bank_Level_Parallism_Col = 2.064967
Bank_Level_Parallism_Ready = 1.034946
write_to_read_ratio_blp_rw_average = 0.057109
GrpLevelPara = 1.854353 

BW Util details:
bwutil = 0.235371 
total_CMD = 24501370 
util_bw = 5766920 
Wasted_Col = 12113885 
Wasted_Row = 1066728 
Idle = 5553837 

BW Util Bottlenecks: 
RCDc_limit = 22006364 
RCDWRc_limit = 145506 
WTRc_limit = 916081 
RTWc_limit = 1903713 
CCDLc_limit = 1157189 
rwq = 0 
CCDLc_limit_alone = 1038543 
WTRc_limit_alone = 890170 
RTWc_limit_alone = 1810978 

Commands details: 
total_CMD = 24501370 
n_nop = 21052021 
Read = 1415871 
Write = 0 
L2_Alloc = 0 
L2_WB = 25859 
n_act = 1352822 
n_pre = 1352806 
n_ref = 0 
n_req = 1434537 
total_req = 1441730 

Dual Bus Interface Util: 
issued_total_row = 2705628 
issued_total_col = 1441730 
Row_Bus_Util =  0.110428 
CoL_Bus_Util = 0.058843 
Either_Row_CoL_Bus_Util = 0.140782 
Issued_on_Two_Bus_Simul_Util = 0.028489 
issued_two_Eff = 0.202360 
queue_avg = 29.577129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5771
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24501370 n_nop=21044316 n_act=1352376 n_pre=1352360 n_ref_event=0 n_req=1431331 n_rd=1412668 n_rd_L2_A=0 n_write=0 n_wr_bk=25838 bw_util=0.2348
n_activity=19603077 dram_eff=0.2935
bk0: 87827a 12474555i bk1: 90443a 12233427i bk2: 87638a 12580121i bk3: 88734a 12411908i bk4: 86498a 12739505i bk5: 86911a 12664623i bk6: 86476a 12676033i bk7: 87227a 12581985i bk8: 89144a 12285015i bk9: 89680a 12242791i bk10: 89754a 12256655i bk11: 90056a 12273117i bk12: 87771a 12492074i bk13: 89285a 12281056i bk14: 87262a 12505219i bk15: 87962a 12443501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055167
Row_Buffer_Locality_read = 0.054475
Row_Buffer_Locality_write = 0.107539
Bank_Level_Parallism = 10.280623
Bank_Level_Parallism_Col = 2.054006
Bank_Level_Parallism_Ready = 1.033843
write_to_read_ratio_blp_rw_average = 0.053977
GrpLevelPara = 1.847421 

BW Util details:
bwutil = 0.234845 
total_CMD = 24501370 
util_bw = 5754024 
Wasted_Col = 12124677 
Wasted_Row = 1062677 
Idle = 5559992 

BW Util Bottlenecks: 
RCDc_limit = 22032042 
RCDWRc_limit = 145912 
WTRc_limit = 927057 
RTWc_limit = 1799969 
CCDLc_limit = 1145125 
rwq = 0 
CCDLc_limit_alone = 1031114 
WTRc_limit_alone = 901023 
RTWc_limit_alone = 1711992 

Commands details: 
total_CMD = 24501370 
n_nop = 21044316 
Read = 1412668 
Write = 0 
L2_Alloc = 0 
L2_WB = 25838 
n_act = 1352376 
n_pre = 1352360 
n_ref = 0 
n_req = 1431331 
total_req = 1438506 

Dual Bus Interface Util: 
issued_total_row = 2704736 
issued_total_col = 1438506 
Row_Bus_Util =  0.110391 
CoL_Bus_Util = 0.058711 
Either_Row_CoL_Bus_Util = 0.141096 
Issued_on_Two_Bus_Simul_Util = 0.028006 
issued_two_Eff = 0.198489 
queue_avg = 27.923553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2060792, Miss = 715574, Miss_rate = 0.347, Pending_hits = 4260, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1990396, Miss = 723374, Miss_rate = 0.363, Pending_hits = 4507, Reservation_fails = 1849
L2_cache_bank[2]: Access = 2004996, Miss = 708149, Miss_rate = 0.353, Pending_hits = 4264, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2038763, Miss = 724068, Miss_rate = 0.355, Pending_hits = 4533, Reservation_fails = 183
L2_cache_bank[4]: Access = 2011298, Miss = 707616, Miss_rate = 0.352, Pending_hits = 3745, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2040596, Miss = 705855, Miss_rate = 0.346, Pending_hits = 3781, Reservation_fails = 819
L2_cache_bank[6]: Access = 2105398, Miss = 705787, Miss_rate = 0.335, Pending_hits = 3678, Reservation_fails = 2948
L2_cache_bank[7]: Access = 2041963, Miss = 705380, Miss_rate = 0.345, Pending_hits = 3665, Reservation_fails = 10
L2_cache_bank[8]: Access = 2214836, Miss = 704626, Miss_rate = 0.318, Pending_hits = 3919, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2110584, Miss = 719422, Miss_rate = 0.341, Pending_hits = 4170, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2045009, Miss = 709643, Miss_rate = 0.347, Pending_hits = 4206, Reservation_fails = 16193
L2_cache_bank[11]: Access = 2009085, Miss = 716268, Miss_rate = 0.357, Pending_hits = 4210, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2040774, Miss = 713411, Miss_rate = 0.350, Pending_hits = 4075, Reservation_fails = 4312
L2_cache_bank[13]: Access = 1990607, Miss = 722824, Miss_rate = 0.363, Pending_hits = 4263, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2251317, Miss = 716663, Miss_rate = 0.318, Pending_hits = 3790, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2024344, Miss = 710453, Miss_rate = 0.351, Pending_hits = 3698, Reservation_fails = 947
L2_cache_bank[16]: Access = 2072471, Miss = 698605, Miss_rate = 0.337, Pending_hits = 3770, Reservation_fails = 2032
L2_cache_bank[17]: Access = 2039861, Miss = 711057, Miss_rate = 0.349, Pending_hits = 4168, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2071986, Miss = 714116, Miss_rate = 0.345, Pending_hits = 5177, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2109818, Miss = 724809, Miss_rate = 0.344, Pending_hits = 4997, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2046435, Miss = 710219, Miss_rate = 0.347, Pending_hits = 4240, Reservation_fails = 1407
L2_cache_bank[21]: Access = 2036462, Miss = 709404, Miss_rate = 0.348, Pending_hits = 4061, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2112628, Miss = 704258, Miss_rate = 0.333, Pending_hits = 3852, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2068966, Miss = 712186, Miss_rate = 0.344, Pending_hits = 3708, Reservation_fails = 243
L2_total_cache_accesses = 49539385
L2_total_cache_misses = 17093767
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 98737
L2_total_cache_reservation_fails = 432462
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32099501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13968971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3079739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98737
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49246948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292437
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20631
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=49539385
icnt_total_pkts_simt_to_mem=49539385
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49539385
Req_Network_cycles = 9554178
Req_Network_injected_packets_per_cycle =       5.1851 
Req_Network_conflicts_per_cycle =       8.6156
Req_Network_conflicts_per_cycle_util =      10.4148
Req_Bank_Level_Parallism =       6.2679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.6104
Req_Network_out_buffer_full_per_cycle =       0.2844
Req_Network_out_buffer_avg_util =      24.2640

Reply_Network_injected_packets_num = 49539385
Reply_Network_cycles = 9554178
Reply_Network_injected_packets_per_cycle =        5.1851
Reply_Network_conflicts_per_cycle =        3.1426
Reply_Network_conflicts_per_cycle_util =       3.8301
Reply_Bank_Level_Parallism =       6.3195
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2803
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1728
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 46 min, 28 sec (53188 sec)
gpgpu_simulation_rate = 3155 (inst/sec)
gpgpu_simulation_rate = 179 (cycle/sec)
gpgpu_silicon_slowdown = 7625698x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 12: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 23436
gpu_sim_insn = 8835
gpu_ipc =       0.3770
gpu_tot_sim_cycle = 9577614
gpu_tot_sim_insn = 167831824
gpu_tot_ipc =      17.5233
gpu_tot_issued_cta = 1415
gpu_occupancy = 3.5324% 
gpu_tot_occupancy = 80.6534% 
max_total_param_size = 0
gpu_stall_dramfull = 21501374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0128
partiton_level_parallism_total  =       5.1724
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.3881
L2_BW  =       0.5573 GB/Sec
L2_BW_total  =     225.9324 GB/Sec
gpu_total_sim_rate=3154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1837707, Miss = 1552631, Miss_rate = 0.845, Pending_hits = 19532, Reservation_fails = 6403268
	L1D_cache_core[1]: Access = 1904792, Miss = 1623965, Miss_rate = 0.853, Pending_hits = 21198, Reservation_fails = 6444419
	L1D_cache_core[2]: Access = 1915131, Miss = 1614463, Miss_rate = 0.843, Pending_hits = 21411, Reservation_fails = 6353376
	L1D_cache_core[3]: Access = 2007127, Miss = 1665523, Miss_rate = 0.830, Pending_hits = 21166, Reservation_fails = 6180882
	L1D_cache_core[4]: Access = 2119276, Miss = 1761572, Miss_rate = 0.831, Pending_hits = 23751, Reservation_fails = 6780063
	L1D_cache_core[5]: Access = 1982421, Miss = 1641146, Miss_rate = 0.828, Pending_hits = 21886, Reservation_fails = 6365318
	L1D_cache_core[6]: Access = 2064031, Miss = 1741465, Miss_rate = 0.844, Pending_hits = 22866, Reservation_fails = 6374255
	L1D_cache_core[7]: Access = 2236469, Miss = 1871592, Miss_rate = 0.837, Pending_hits = 25990, Reservation_fails = 6754154
	L1D_cache_core[8]: Access = 1974352, Miss = 1640346, Miss_rate = 0.831, Pending_hits = 21649, Reservation_fails = 7082734
	L1D_cache_core[9]: Access = 1984524, Miss = 1691204, Miss_rate = 0.852, Pending_hits = 22483, Reservation_fails = 5987911
	L1D_cache_core[10]: Access = 1838937, Miss = 1578080, Miss_rate = 0.858, Pending_hits = 20486, Reservation_fails = 5914952
	L1D_cache_core[11]: Access = 1803227, Miss = 1544560, Miss_rate = 0.857, Pending_hits = 19613, Reservation_fails = 6246404
	L1D_cache_core[12]: Access = 1911424, Miss = 1656249, Miss_rate = 0.867, Pending_hits = 21385, Reservation_fails = 6389261
	L1D_cache_core[13]: Access = 1861171, Miss = 1609553, Miss_rate = 0.865, Pending_hits = 20501, Reservation_fails = 6838215
	L1D_cache_core[14]: Access = 1863176, Miss = 1596091, Miss_rate = 0.857, Pending_hits = 20100, Reservation_fails = 6257336
	L1D_cache_core[15]: Access = 1865157, Miss = 1572210, Miss_rate = 0.843, Pending_hits = 19550, Reservation_fails = 6680395
	L1D_cache_core[16]: Access = 1866930, Miss = 1598248, Miss_rate = 0.856, Pending_hits = 19828, Reservation_fails = 6589727
	L1D_cache_core[17]: Access = 1866335, Miss = 1573286, Miss_rate = 0.843, Pending_hits = 20652, Reservation_fails = 6395576
	L1D_cache_core[18]: Access = 1794710, Miss = 1526557, Miss_rate = 0.851, Pending_hits = 19516, Reservation_fails = 6164872
	L1D_cache_core[19]: Access = 1812785, Miss = 1521667, Miss_rate = 0.839, Pending_hits = 19660, Reservation_fails = 6284489
	L1D_cache_core[20]: Access = 1942381, Miss = 1656484, Miss_rate = 0.853, Pending_hits = 21677, Reservation_fails = 6093258
	L1D_cache_core[21]: Access = 1909571, Miss = 1626636, Miss_rate = 0.852, Pending_hits = 21631, Reservation_fails = 6178081
	L1D_cache_core[22]: Access = 1952544, Miss = 1684719, Miss_rate = 0.863, Pending_hits = 21617, Reservation_fails = 6517640
	L1D_cache_core[23]: Access = 1846832, Miss = 1549804, Miss_rate = 0.839, Pending_hits = 18744, Reservation_fails = 6116334
	L1D_cache_core[24]: Access = 1788586, Miss = 1524649, Miss_rate = 0.852, Pending_hits = 19283, Reservation_fails = 6469118
	L1D_cache_core[25]: Access = 1886549, Miss = 1617672, Miss_rate = 0.857, Pending_hits = 20134, Reservation_fails = 5891071
	L1D_cache_core[26]: Access = 2012758, Miss = 1730956, Miss_rate = 0.860, Pending_hits = 22905, Reservation_fails = 6070401
	L1D_cache_core[27]: Access = 1887542, Miss = 1596233, Miss_rate = 0.846, Pending_hits = 20800, Reservation_fails = 6446065
	L1D_cache_core[28]: Access = 1899086, Miss = 1625850, Miss_rate = 0.856, Pending_hits = 20808, Reservation_fails = 6576163
	L1D_cache_core[29]: Access = 1879567, Miss = 1586934, Miss_rate = 0.844, Pending_hits = 21650, Reservation_fails = 6353491
	L1D_total_cache_accesses = 57515098
	L1D_total_cache_misses = 48780345
	L1D_total_cache_miss_rate = 0.8481
	L1D_total_cache_pending_hits = 632472
	L1D_total_cache_reservation_fails = 191199229
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8065418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46403361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191187748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2121407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 632474
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57222658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12076033
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173296481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1415, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21727, 27928, 23618, 23481, 24744, 21629, 21708, 24798, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 762436064
gpgpu_n_tot_w_icount = 23826127
gpgpu_n_stall_shd_mem = 80004518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49247244
gpgpu_n_mem_write_global = 292440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 59009977
gpgpu_n_store_insn = 360491
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3258880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78324983
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1679535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66183010	W0_Idle:26432075	W0_Scoreboard:839253096	W1:8142658	W2:3089706	W3:1775626	W4:1271286	W5:975604	W6:781202	W7:648666	W8:572928	W9:481054	W10:440923	W11:387226	W12:351940	W13:326517	W14:298677	W15:285403	W16:271013	W17:248021	W18:236435	W19:226211	W20:208218	W21:202812	W22:202552	W23:206511	W24:208617	W25:206661	W26:193260	W27:200054	W28:179808	W29:188142	W30:190167	W31:179103	W32:649126
single_issue_nums: WS0:5926793	WS1:5913353	WS2:5992321	WS3:5993660	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388198128 {8:48524766,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11697600 {40:292440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28899120 {40:722478,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1940990640 {40:48524766,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2339520 {8:292440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28899120 {40:722478,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 849 
avg_icnt2mem_latency = 353 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 12 
mrq_lat_table:4541480 	76998 	220110 	478967 	813542 	1241691 	1937639 	2949640 	3329639 	1432138 	216865 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13109290 	17408989 	6074796 	7658047 	4141927 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	372201 	74581 	30765 	20660 	25778938 	5833699 	3098696 	3521728 	5418051 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30008963 	7023132 	4072465 	3030322 	2746208 	2024301 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1367 	3413 	1160 	2433 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60        11        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        24        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.065009  1.064559  1.058729  1.071242  1.058128  1.057721  1.054991  1.057812  1.065781  1.069049  1.069617  1.069518  1.061960  1.068129  1.053755  1.058055 
dram[1]:  1.066415  1.059387  1.058970  1.065215  1.059387  1.061012  1.062613  1.057029  1.058484  1.062799  1.061346  1.065967  1.061294  1.057369  1.054448  1.062653 
dram[2]:  1.059653  1.058955  1.064633  1.062025  1.056582  1.058696  1.056463  1.053462  1.062836  1.054631  1.062044  1.060416  1.057818  1.060489  1.055764  1.051691 
dram[3]:  1.063581  1.061276  1.059366  1.062953  1.058460  1.061349  1.058120  1.057207  1.062204  1.055098  1.057711  1.061424  1.056228  1.060634  1.062393  1.056352 
dram[4]:  1.058294  1.060846  1.056029  1.058974  1.055365  1.057357  1.058830  1.054287  1.054523  1.060535  1.056920  1.063416  1.061262  1.059219  1.058269  1.067571 
dram[5]:  1.059667  1.062222  1.057456  1.061905  1.057505  1.052408  1.051864  1.057041  1.069433  1.068670  1.061049  1.066709  1.060174  1.060719  1.055095  1.056616 
dram[6]:  1.066605  1.059464  1.058144  1.063750  1.057428  1.057905  1.055141  1.061880  1.060381  1.069721  1.059313  1.062634  1.059188  1.058683  1.058602  1.058367 
dram[7]:  1.058311  1.057200  1.064369  1.061587  1.055226  1.055179  1.060836  1.054258  1.059998  1.059709  1.061575  1.063109  1.060141  1.060271  1.060609  1.060949 
dram[8]:  1.056297  1.066436  1.063488  1.064006  1.055845  1.063453  1.053310  1.054464  1.062188  1.062688  1.061609  1.063641  1.052057  1.060616  1.061215  1.060527 
dram[9]:  1.069362  1.063519  1.063490  1.066021  1.060500  1.059321  1.055435  1.057350  1.062142  1.069064  1.065648  1.066242  1.063385  1.059576  1.060561  1.058030 
dram[10]:  1.065048  1.059259  1.065710  1.059261  1.055519  1.054194  1.057708  1.058265  1.070582  1.061545  1.060422  1.064176  1.058063  1.055591  1.056399  1.064431 
dram[11]:  1.058974  1.062889  1.061118  1.059414  1.058281  1.055239  1.052152  1.056699  1.057780  1.059330  1.060168  1.062579  1.058470  1.057967  1.057167  1.055654 
average row locality = 17275041/16294177 = 1.060197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90641     90001     87759     91023     87864     88729     86931     87539     90844     91988     90997     91291     90182     92461     88473     88459 
dram[1]:     88951     90922     86876     89969     87663     88133     87668     89015     88229     90727     89798     92256     89684     90685     87398     90484 
dram[2]:     87988     87961     88732     89125     86466     87823     86637     86290     90986     87857     88700     89382     88657     89135     87570     86406 
dram[3]:     89287     89137     87877     87845     87505     87136     86591     86525     88209     87840     88602     88183     87630     88971     88209     87872 
dram[4]:     88717     90732     86271     89319     86863     88694     87517     88336     88172     89926     87765     90534     89465     89168     87992     90848 
dram[5]:     88953     90454     88379     88395     87109     86539     86890     86768     90418     90922     89023     92158     88741     89819     88266     89350 
dram[6]:     90424     90550     89043     90337     87060     87926     86855     88791     90455     92274     89684     91436     89421     90402     88603     89243 
dram[7]:     90186     88449     89082     88139     87102     87498     88542     87001     90039     90184     91106     89813     89814     88260     88926     89244 
dram[8]:     86334     88815     87939     89505     84461     87007     86332     86387     88378     89442     88872     90620     86177     88657     88232     88750 
dram[9]:     90047     91635     89029     89953     87510     89081     86709     88871     89064     91474     90913     91779     90124     91039     88843     89101 
dram[10]:     89662     87746     88822     88183     86006     86568     87370     87375     89666     89989     89572     91059     89230     87983     88016     88635 
dram[11]:     87827     90444     87638     88734     86498     86911     86477     87227     89144     89680     89755     90056     87771     89285     87263     87962 
total dram reads = 17048800
bank skew: 92461/84461 = 1.09
chip skew: 1435182/1405908 = 1.02
number of total write accesses:
dram[0]:      1666      1657      1630      1678      1590      1595      1569      1601      1572      1636      1614      1599      1651      1696      1680      1703 
dram[1]:      1657      1686      1671      1683      1522      1636      1534      1590      1596      1605      1584      1674      1657      1633      1674      1712 
dram[2]:      1600      1615      1665      1643      1584      1617      1599      1546      1636      1556      1601      1634      1650      1688      1638      1663 
dram[3]:      1598      1591      1658      1650      1627      1595      1547      1549      1616      1575      1624      1639      1623      1672      1686      1757 
dram[4]:      1692      1602      1620      1665      1621      1642      1573      1621      1550      1597      1660      1594      1646      1625      1713      1672 
dram[5]:      1642      1591      1650      1694      1623      1558      1573      1667      1646      1574      1616      1619      1688      1667      1735      1711 
dram[6]:      1614      1617      1587      1613      1563      1613      1609      1558      1584      1637      1647      1670      1677      1628      1646      1670 
dram[7]:      1583      1670      1677      1628      1566      1591      1618      1567      1604      1609      1649      1634      1642      1728      1686      1725 
dram[8]:      1643      1668      1638      1590      1619      1617      1561      1607      1568      1608      1644      1616      1655      1688      1711      1722 
dram[9]:      1641      1669      1613      1633      1636      1645      1616      1607      1611      1631      1596      1642      1672      1648      1662      1663 
dram[10]:      1649      1658      1606      1602      1615      1573      1507      1562      1586      1604      1654      1616      1639      1646      1659      1683 
dram[11]:      1630      1626      1628      1648      1580      1576      1583      1542      1547      1576      1573      1602      1705      1663      1652      1707 
total dram writes = 312687
bank skew: 1757/1507 = 1.17
chip skew: 26254/25838 = 1.02
average mf latency per bank:
dram[0]:       2514      2218      2420      2199      2362      2126      2289      2088      4120      2939      3102      2688      3072      2524      2767      2362
dram[1]:       2803      2871      2720      2793      2666      2710      2569      2626      4577      4783      3666      3777      3041      3263      2996      3066
dram[2]:       1977      1930      1861      1942      1815      1814      1754      1817      2590      2794      2574      2412      2088      2057      2026      2035
dram[3]:       1827      1922      1760      1833      1674      1814      1786      1786      2682      2541      2414      2646      2015      2099      1902      2007
dram[4]:       1866      2253      1765      2120      1686      2052      2288      2032      2535      3547      2341      2826      1995      2623      1938      2344
dram[5]:       2295      2160      2215      2117      2100      2049      2091      2015      3135      3086      3058      2580      2613      2419      2433      2257
dram[6]:       1981      2389      1893      2303      1853      2245      1826      2297      2796      3166      2493      3195      2271      2635      2203      2636
dram[7]:       1921      1887      1859      1750      1856      1708      1824      1729      2959      2473      2475      2297      3176      2094      2059      1977
dram[8]:       2054      2511      1857      2273      1853      2318      1796      2173      2955      3873      2408      2852      2161      2689      2030      2493
dram[9]:       3105      2706      3049      2622      2919      2552      2941      2486      5169      4277      4022      3343      3531      2943      3382      2834
dram[10]:       2149      1973      2124      1842      2035      1735      1978      1736      3162      2549      2602      2281      2265      2157      2241      2016
dram[11]:       1895      1908      1810      1848      1744      1751      1691      1754      3057      3103      2256      2293      2145      2211      2039      2055
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21088233 n_act=1368116 n_pre=1368100 n_ref_event=0 n_req=1454051 n_rd=1435182 n_rd_L2_A=0 n_write=0 n_wr_bk=26137 bw_util=0.238
n_activity=19587007 dram_eff=0.2984
bk0: 90641a 11940804i bk1: 90001a 11982788i bk2: 87759a 12220944i bk3: 91023a 11891912i bk4: 87864a 12217241i bk5: 88729a 12130864i bk6: 86931a 12315416i bk7: 87539a 12225803i bk8: 90844a 11795460i bk9: 91988a 11671751i bk10: 90997a 11861830i bk11: 91291a 11832736i bk12: 90182a 11954376i bk13: 92461a 11651671i bk14: 88473a 12134566i bk15: 88459a 12192757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059105
Row_Buffer_Locality_read = 0.058371
Row_Buffer_Locality_write = 0.114950
Bank_Level_Parallism = 10.718233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.237986 
total_CMD = 24561469 
util_bw = 5845276 
Wasted_Col = 12084023 
Wasted_Row = 998666 
Idle = 5633504 

BW Util Bottlenecks: 
RCDc_limit = 22120914 
RCDWRc_limit = 144165 
WTRc_limit = 938537 
RTWc_limit = 1970884 
CCDLc_limit = 1193010 
rwq = 0 
CCDLc_limit_alone = 1069244 
WTRc_limit_alone = 911656 
RTWc_limit_alone = 1873999 

Commands details: 
total_CMD = 24561469 
n_nop = 21088233 
Read = 1435182 
Write = 0 
L2_Alloc = 0 
L2_WB = 26137 
n_act = 1368116 
n_pre = 1368100 
n_ref = 0 
n_req = 1454051 
total_req = 1461319 

Dual Bus Interface Util: 
issued_total_row = 2736216 
issued_total_col = 1461319 
Row_Bus_Util =  0.111403 
CoL_Bus_Util = 0.059496 
Either_Row_CoL_Bus_Util = 0.141410 
Issued_on_Two_Bus_Simul_Util = 0.029489 
issued_two_Eff = 0.208537 
queue_avg = 31.258711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2587
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21078529 n_act=1364326 n_pre=1364310 n_ref_event=0 n_req=1447426 n_rd=1428458 n_rd_L2_A=0 n_write=0 n_wr_bk=26114 bw_util=0.2369
n_activity=19620483 dram_eff=0.2965
bk0: 88951a 12213113i bk1: 90922a 12055092i bk2: 86876a 12488245i bk3: 89969a 12080473i bk4: 87663a 12291330i bk5: 88133a 12299582i bk6: 87668a 12340650i bk7: 89015a 12172005i bk8: 88229a 12259141i bk9: 90727a 11916510i bk10: 89798a 12075708i bk11: 92256a 11900181i bk12: 89684a 12113904i bk13: 90685a 12015248i bk14: 87398a 12467197i bk15: 90484a 12029059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057416
Row_Buffer_Locality_read = 0.056705
Row_Buffer_Locality_write = 0.110976
Bank_Level_Parallism = 10.549722
Bank_Level_Parallism_Col = 2.077146
Bank_Level_Parallism_Ready = 1.036003
write_to_read_ratio_blp_rw_average = 0.058021
GrpLevelPara = 1.865184 

BW Util details:
bwutil = 0.236887 
total_CMD = 24561469 
util_bw = 5818288 
Wasted_Col = 12137731 
Wasted_Row = 1016181 
Idle = 5589269 

BW Util Bottlenecks: 
RCDc_limit = 22142955 
RCDWRc_limit = 146953 
WTRc_limit = 941321 
RTWc_limit = 1961461 
CCDLc_limit = 1160277 
rwq = 0 
CCDLc_limit_alone = 1038353 
WTRc_limit_alone = 914362 
RTWc_limit_alone = 1866496 

Commands details: 
total_CMD = 24561469 
n_nop = 21078529 
Read = 1428458 
Write = 0 
L2_Alloc = 0 
L2_WB = 26114 
n_act = 1364326 
n_pre = 1364310 
n_ref = 0 
n_req = 1447426 
total_req = 1454572 

Dual Bus Interface Util: 
issued_total_row = 2728636 
issued_total_col = 1454572 
Row_Bus_Util =  0.111094 
CoL_Bus_Util = 0.059222 
Either_Row_CoL_Bus_Util = 0.141805 
Issued_on_Two_Bus_Simul_Util = 0.028511 
issued_two_Eff = 0.201057 
queue_avg = 30.486670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21114520 n_act=1349466 n_pre=1349450 n_ref_event=0 n_req=1428451 n_rd=1409715 n_rd_L2_A=0 n_write=0 n_wr_bk=25935 bw_util=0.2338
n_activity=19606139 dram_eff=0.2929
bk0: 87988a 12518924i bk1: 87961a 12502610i bk2: 88732a 12373549i bk3: 89125a 12360581i bk4: 86466a 12710951i bk5: 87823a 12514163i bk6: 86637a 12631009i bk7: 86290a 12666820i bk8: 90986a 12141817i bk9: 87857a 12547877i bk10: 88700a 12519571i bk11: 89382a 12409019i bk12: 88657a 12481522i bk13: 89135a 12372682i bk14: 87570a 12604648i bk15: 86406a 12738957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055300
Row_Buffer_Locality_read = 0.054556
Row_Buffer_Locality_write = 0.111336
Bank_Level_Parallism = 10.283120
Bank_Level_Parallism_Col = 2.054849
Bank_Level_Parallism_Ready = 1.034468
write_to_read_ratio_blp_rw_average = 0.055047
GrpLevelPara = 1.847780 

BW Util details:
bwutil = 0.233805 
total_CMD = 24561469 
util_bw = 5742600 
Wasted_Col = 12122664 
Wasted_Row = 1072198 
Idle = 5624007 

BW Util Bottlenecks: 
RCDc_limit = 21992119 
RCDWRc_limit = 145453 
WTRc_limit = 927179 
RTWc_limit = 1831161 
CCDLc_limit = 1140997 
rwq = 0 
CCDLc_limit_alone = 1026002 
WTRc_limit_alone = 900961 
RTWc_limit_alone = 1742384 

Commands details: 
total_CMD = 24561469 
n_nop = 21114520 
Read = 1409715 
Write = 0 
L2_Alloc = 0 
L2_WB = 25935 
n_act = 1349466 
n_pre = 1349450 
n_ref = 0 
n_req = 1428451 
total_req = 1435650 

Dual Bus Interface Util: 
issued_total_row = 2698916 
issued_total_col = 1435650 
Row_Bus_Util =  0.109884 
CoL_Bus_Util = 0.058451 
Either_Row_CoL_Bus_Util = 0.140340 
Issued_on_Two_Bus_Simul_Util = 0.027996 
issued_two_Eff = 0.199486 
queue_avg = 28.292624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21124763 n_act=1345918 n_pre=1345902 n_ref_event=0 n_req=1426198 n_rd=1407419 n_rd_L2_A=0 n_write=0 n_wr_bk=26007 bw_util=0.2334
n_activity=19606944 dram_eff=0.2924
bk0: 89287a 12256463i bk1: 89137a 12349772i bk2: 87877a 12461829i bk3: 87845a 12449793i bk4: 87505a 12494633i bk5: 87136a 12576853i bk6: 86591a 12710155i bk7: 86525a 12645745i bk8: 88209a 12473091i bk9: 87840a 12505694i bk10: 88602a 12445372i bk11: 88183a 12538521i bk12: 87630a 12499071i bk13: 88971a 12355856i bk14: 88209a 12483655i bk15: 87872a 12459276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056294
Row_Buffer_Locality_read = 0.055560
Row_Buffer_Locality_write = 0.111295
Bank_Level_Parallism = 10.305316
Bank_Level_Parallism_Col = 2.057685
Bank_Level_Parallism_Ready = 1.034325
write_to_read_ratio_blp_rw_average = 0.056572
GrpLevelPara = 1.848797 

BW Util details:
bwutil = 0.233443 
total_CMD = 24561469 
util_bw = 5733704 
Wasted_Col = 12109798 
Wasted_Row = 1092835 
Idle = 5625132 

BW Util Bottlenecks: 
RCDc_limit = 21932780 
RCDWRc_limit = 145572 
WTRc_limit = 925433 
RTWc_limit = 1875367 
CCDLc_limit = 1148705 
rwq = 0 
CCDLc_limit_alone = 1029660 
WTRc_limit_alone = 898478 
RTWc_limit_alone = 1783277 

Commands details: 
total_CMD = 24561469 
n_nop = 21124763 
Read = 1407419 
Write = 0 
L2_Alloc = 0 
L2_WB = 26007 
n_act = 1345918 
n_pre = 1345902 
n_ref = 0 
n_req = 1426198 
total_req = 1433426 

Dual Bus Interface Util: 
issued_total_row = 2691820 
issued_total_col = 1433426 
Row_Bus_Util =  0.109595 
CoL_Bus_Util = 0.058361 
Either_Row_CoL_Bus_Util = 0.139923 
Issued_on_Two_Bus_Simul_Util = 0.028033 
issued_two_Eff = 0.200349 
queue_avg = 28.467291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21088547 n_act=1359167 n_pre=1359151 n_ref_event=0 n_req=1439189 n_rd=1420319 n_rd_L2_A=0 n_write=0 n_wr_bk=26093 bw_util=0.2356
n_activity=19645993 dram_eff=0.2945
bk0: 88717a 12414963i bk1: 90732a 12204163i bk2: 86271a 12765033i bk3: 89319a 12372797i bk4: 86863a 12672842i bk5: 88694a 12461199i bk6: 87517a 12507393i bk7: 88336a 12431652i bk8: 88172a 12508630i bk9: 89926a 12256239i bk10: 87765a 12522521i bk11: 90534a 12222664i bk12: 89465a 12316017i bk13: 89168a 12367680i bk14: 87992a 12431068i bk15: 90848a 12213162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055609
Row_Buffer_Locality_read = 0.054894
Row_Buffer_Locality_write = 0.109433
Bank_Level_Parallism = 10.328170
Bank_Level_Parallism_Col = 2.061673
Bank_Level_Parallism_Ready = 1.034610
write_to_read_ratio_blp_rw_average = 0.055621
GrpLevelPara = 1.851594 

BW Util details:
bwutil = 0.235558 
total_CMD = 24561469 
util_bw = 5785648 
Wasted_Col = 12161529 
Wasted_Row = 1046208 
Idle = 5568084 

BW Util Bottlenecks: 
RCDc_limit = 22120704 
RCDWRc_limit = 147344 
WTRc_limit = 937823 
RTWc_limit = 1864634 
CCDLc_limit = 1158030 
rwq = 0 
CCDLc_limit_alone = 1040592 
WTRc_limit_alone = 911296 
RTWc_limit_alone = 1773723 

Commands details: 
total_CMD = 24561469 
n_nop = 21088547 
Read = 1420319 
Write = 0 
L2_Alloc = 0 
L2_WB = 26093 
n_act = 1359167 
n_pre = 1359151 
n_ref = 0 
n_req = 1439189 
total_req = 1446412 

Dual Bus Interface Util: 
issued_total_row = 2718318 
issued_total_col = 1446412 
Row_Bus_Util =  0.110674 
CoL_Bus_Util = 0.058889 
Either_Row_CoL_Bus_Util = 0.141397 
Issued_on_Two_Bus_Simul_Util = 0.028166 
issued_two_Eff = 0.199201 
queue_avg = 28.901735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21098753 n_act=1359577 n_pre=1359561 n_ref_event=0 n_req=1441086 n_rd=1422184 n_rd_L2_A=0 n_write=0 n_wr_bk=26254 bw_util=0.2359
n_activity=19621700 dram_eff=0.2953
bk0: 88953a 12282176i bk1: 90454a 12129024i bk2: 88379a 12412082i bk3: 88395a 12420365i bk4: 87109a 12526489i bk5: 86539a 12660968i bk6: 86890a 12489574i bk7: 86768a 12470048i bk8: 90418a 12003004i bk9: 90922a 11995908i bk10: 89023a 12286850i bk11: 92158a 11908628i bk12: 88741a 12293377i bk13: 89819a 12210628i bk14: 88266a 12370332i bk15: 89350a 12286508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056566
Row_Buffer_Locality_read = 0.055896
Row_Buffer_Locality_write = 0.106973
Bank_Level_Parallism = 10.451548
Bank_Level_Parallism_Col = 2.064811
Bank_Level_Parallism_Ready = 1.034404
write_to_read_ratio_blp_rw_average = 0.055549
GrpLevelPara = 1.855622 

BW Util details:
bwutil = 0.235888 
total_CMD = 24561469 
util_bw = 5793752 
Wasted_Col = 12120927 
Wasted_Row = 1041077 
Idle = 5605713 

BW Util Bottlenecks: 
RCDc_limit = 22079503 
RCDWRc_limit = 148490 
WTRc_limit = 934914 
RTWc_limit = 1859534 
CCDLc_limit = 1161755 
rwq = 0 
CCDLc_limit_alone = 1044358 
WTRc_limit_alone = 907995 
RTWc_limit_alone = 1769056 

Commands details: 
total_CMD = 24561469 
n_nop = 21098753 
Read = 1422184 
Write = 0 
L2_Alloc = 0 
L2_WB = 26254 
n_act = 1359577 
n_pre = 1359561 
n_ref = 0 
n_req = 1441086 
total_req = 1448438 

Dual Bus Interface Util: 
issued_total_row = 2719138 
issued_total_col = 1448438 
Row_Bus_Util =  0.110707 
CoL_Bus_Util = 0.058972 
Either_Row_CoL_Bus_Util = 0.140982 
Issued_on_Two_Bus_Simul_Util = 0.028698 
issued_two_Eff = 0.203557 
queue_avg = 29.081900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0819
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21065486 n_act=1368536 n_pre=1368520 n_ref_event=0 n_req=1451301 n_rd=1432504 n_rd_L2_A=0 n_write=0 n_wr_bk=25933 bw_util=0.2375
n_activity=19649077 dram_eff=0.2969
bk0: 90424a 12142161i bk1: 90550a 12059824i bk2: 89043a 12289986i bk3: 90337a 12140855i bk4: 87060a 12485989i bk5: 87926a 12375916i bk6: 86855a 12473126i bk7: 88791a 12142205i bk8: 90455a 12014410i bk9: 92274a 11853558i bk10: 89684a 12144485i bk11: 91436a 11888607i bk12: 89421a 12229407i bk13: 90402a 12110717i bk14: 88603a 12326077i bk15: 89243a 12228891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057033
Row_Buffer_Locality_read = 0.056308
Row_Buffer_Locality_write = 0.112252
Bank_Level_Parallism = 10.525651
Bank_Level_Parallism_Col = 2.074213
Bank_Level_Parallism_Ready = 1.034370
write_to_read_ratio_blp_rw_average = 0.056721
GrpLevelPara = 1.862812 

BW Util details:
bwutil = 0.237516 
total_CMD = 24561469 
util_bw = 5833748 
Wasted_Col = 12157048 
Wasted_Row = 1006648 
Idle = 5564025 

BW Util Bottlenecks: 
RCDc_limit = 22210677 
RCDWRc_limit = 145080 
WTRc_limit = 935554 
RTWc_limit = 1921596 
CCDLc_limit = 1168550 
rwq = 0 
CCDLc_limit_alone = 1048194 
WTRc_limit_alone = 909291 
RTWc_limit_alone = 1827503 

Commands details: 
total_CMD = 24561469 
n_nop = 21065486 
Read = 1432504 
Write = 0 
L2_Alloc = 0 
L2_WB = 25933 
n_act = 1368536 
n_pre = 1368520 
n_ref = 0 
n_req = 1451301 
total_req = 1458437 

Dual Bus Interface Util: 
issued_total_row = 2737056 
issued_total_col = 1458437 
Row_Bus_Util =  0.111437 
CoL_Bus_Util = 0.059379 
Either_Row_CoL_Bus_Util = 0.142336 
Issued_on_Two_Bus_Simul_Util = 0.028480 
issued_two_Eff = 0.200090 
queue_avg = 30.189680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1897
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21088235 n_act=1361227 n_pre=1361211 n_ref_event=0 n_req=1442345 n_rd=1423385 n_rd_L2_A=0 n_write=0 n_wr_bk=26177 bw_util=0.2361
n_activity=19612660 dram_eff=0.2956
bk0: 90186a 12188340i bk1: 88449a 12402380i bk2: 89082a 12350226i bk3: 88139a 12443362i bk4: 87102a 12590124i bk5: 87498a 12486681i bk6: 88542a 12297090i bk7: 87001a 12490511i bk8: 90039a 12211548i bk9: 90184a 12175718i bk10: 91106a 12097394i bk11: 89813a 12235895i bk12: 89814a 12288602i bk13: 88260a 12509836i bk14: 88926a 12342141i bk15: 89244a 12266381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056246
Row_Buffer_Locality_read = 0.055488
Row_Buffer_Locality_write = 0.113133
Bank_Level_Parallism = 10.419740
Bank_Level_Parallism_Col = 2.066864
Bank_Level_Parallism_Ready = 1.035438
write_to_read_ratio_blp_rw_average = 0.055522
GrpLevelPara = 1.856850 

BW Util details:
bwutil = 0.236071 
total_CMD = 24561469 
util_bw = 5798248 
Wasted_Col = 12121904 
Wasted_Row = 1031616 
Idle = 5609701 

BW Util Bottlenecks: 
RCDc_limit = 22109279 
RCDWRc_limit = 146466 
WTRc_limit = 939779 
RTWc_limit = 1856583 
CCDLc_limit = 1162365 
rwq = 0 
CCDLc_limit_alone = 1046043 
WTRc_limit_alone = 913595 
RTWc_limit_alone = 1766445 

Commands details: 
total_CMD = 24561469 
n_nop = 21088235 
Read = 1423385 
Write = 0 
L2_Alloc = 0 
L2_WB = 26177 
n_act = 1361227 
n_pre = 1361211 
n_ref = 0 
n_req = 1442345 
total_req = 1449562 

Dual Bus Interface Util: 
issued_total_row = 2722438 
issued_total_col = 1449562 
Row_Bus_Util =  0.110842 
CoL_Bus_Util = 0.059018 
Either_Row_CoL_Bus_Util = 0.141410 
Issued_on_Two_Bus_Simul_Util = 0.028450 
issued_two_Eff = 0.201186 
queue_avg = 28.202024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21123672 n_act=1344034 n_pre=1344018 n_ref_event=0 n_req=1424876 n_rd=1405908 n_rd_L2_A=0 n_write=0 n_wr_bk=26155 bw_util=0.2332
n_activity=19572267 dram_eff=0.2927
bk0: 86334a 12653087i bk1: 88815a 12376852i bk2: 87939a 12521454i bk3: 89505a 12327670i bk4: 84461a 12885236i bk5: 87007a 12580535i bk6: 86332a 12641510i bk7: 86387a 12656872i bk8: 88378a 12358358i bk9: 89442a 12279587i bk10: 88872a 12375785i bk11: 90620a 12132523i bk12: 86177a 12735333i bk13: 88657a 12431034i bk14: 88232a 12434535i bk15: 88750a 12364409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056742
Row_Buffer_Locality_read = 0.055996
Row_Buffer_Locality_write = 0.112031
Bank_Level_Parallism = 10.321997
Bank_Level_Parallism_Col = 2.056257
Bank_Level_Parallism_Ready = 1.034283
write_to_read_ratio_blp_rw_average = 0.055865
GrpLevelPara = 1.848835 

BW Util details:
bwutil = 0.233221 
total_CMD = 24561469 
util_bw = 5728252 
Wasted_Col = 12080170 
Wasted_Row = 1092644 
Idle = 5660403 

BW Util Bottlenecks: 
RCDc_limit = 21890625 
RCDWRc_limit = 147155 
WTRc_limit = 930775 
RTWc_limit = 1843925 
CCDLc_limit = 1138050 
rwq = 0 
CCDLc_limit_alone = 1021471 
WTRc_limit_alone = 904283 
RTWc_limit_alone = 1753838 

Commands details: 
total_CMD = 24561469 
n_nop = 21123672 
Read = 1405908 
Write = 0 
L2_Alloc = 0 
L2_WB = 26155 
n_act = 1344034 
n_pre = 1344018 
n_ref = 0 
n_req = 1424876 
total_req = 1432063 

Dual Bus Interface Util: 
issued_total_row = 2688052 
issued_total_col = 1432063 
Row_Bus_Util =  0.109442 
CoL_Bus_Util = 0.058305 
Either_Row_CoL_Bus_Util = 0.139967 
Issued_on_Two_Bus_Simul_Util = 0.027780 
issued_two_Eff = 0.198475 
queue_avg = 28.682819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6828
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21076494 n_act=1368695 n_pre=1368679 n_ref_event=0 n_req=1454235 n_rd=1435172 n_rd_L2_A=0 n_write=0 n_wr_bk=26185 bw_util=0.238
n_activity=19634628 dram_eff=0.2977
bk0: 90047a 11980355i bk1: 91635a 11778217i bk2: 89029a 12102826i bk3: 89953a 12046395i bk4: 87510a 12233488i bk5: 89081a 12075208i bk6: 86709a 12372189i bk7: 88871a 12096527i bk8: 89064a 12105168i bk9: 91474a 11852171i bk10: 90913a 11773682i bk11: 91779a 11807938i bk12: 90124a 11919775i bk13: 91039a 11902577i bk14: 88843a 12066416i bk15: 89101a 12090426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058828
Row_Buffer_Locality_read = 0.058039
Row_Buffer_Locality_write = 0.118240
Bank_Level_Parallism = 10.679578
Bank_Level_Parallism_Col = 2.088218
Bank_Level_Parallism_Ready = 1.035742
write_to_read_ratio_blp_rw_average = 0.060181
GrpLevelPara = 1.872999 

BW Util details:
bwutil = 0.237992 
total_CMD = 24561469 
util_bw = 5845428 
Wasted_Col = 12125028 
Wasted_Row = 1009995 
Idle = 5581018 

BW Util Bottlenecks: 
RCDc_limit = 22165293 
RCDWRc_limit = 145381 
WTRc_limit = 943482 
RTWc_limit = 2042822 
CCDLc_limit = 1182414 
rwq = 0 
CCDLc_limit_alone = 1055153 
WTRc_limit_alone = 916661 
RTWc_limit_alone = 1942382 

Commands details: 
total_CMD = 24561469 
n_nop = 21076494 
Read = 1435172 
Write = 0 
L2_Alloc = 0 
L2_WB = 26185 
n_act = 1368695 
n_pre = 1368679 
n_ref = 0 
n_req = 1454235 
total_req = 1461357 

Dual Bus Interface Util: 
issued_total_row = 2737374 
issued_total_col = 1461357 
Row_Bus_Util =  0.111450 
CoL_Bus_Util = 0.059498 
Either_Row_CoL_Bus_Util = 0.141888 
Issued_on_Two_Bus_Simul_Util = 0.029060 
issued_two_Eff = 0.204810 
queue_avg = 31.999163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9992
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21112093 n_act=1352830 n_pre=1352814 n_ref_event=0 n_req=1434548 n_rd=1415882 n_rd_L2_A=0 n_write=0 n_wr_bk=25859 bw_util=0.2348
n_activity=19604473 dram_eff=0.2942
bk0: 89662a 12176232i bk1: 87746a 12431414i bk2: 88822a 12243121i bk3: 88183a 12389307i bk4: 86006a 12630397i bk5: 86568a 12606390i bk6: 87370a 12377361i bk7: 87375a 12430416i bk8: 89666a 12214191i bk9: 89989a 12143860i bk10: 89572a 12219491i bk11: 91059a 12045715i bk12: 89230a 12321748i bk13: 87983a 12486467i bk14: 88016a 12345265i bk15: 88635a 12232860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056971
Row_Buffer_Locality_read = 0.056262
Row_Buffer_Locality_write = 0.110790
Bank_Level_Parallism = 10.426582
Bank_Level_Parallism_Col = 2.064960
Bank_Level_Parallism_Ready = 1.034946
write_to_read_ratio_blp_rw_average = 0.057108
GrpLevelPara = 1.854346 

BW Util details:
bwutil = 0.234797 
total_CMD = 24561469 
util_bw = 5766964 
Wasted_Col = 12114025 
Wasted_Row = 1066829 
Idle = 5613651 

BW Util Bottlenecks: 
RCDc_limit = 22006532 
RCDWRc_limit = 145506 
WTRc_limit = 916081 
RTWc_limit = 1903713 
CCDLc_limit = 1157195 
rwq = 0 
CCDLc_limit_alone = 1038549 
WTRc_limit_alone = 890170 
RTWc_limit_alone = 1810978 

Commands details: 
total_CMD = 24561469 
n_nop = 21112093 
Read = 1415882 
Write = 0 
L2_Alloc = 0 
L2_WB = 25859 
n_act = 1352830 
n_pre = 1352814 
n_ref = 0 
n_req = 1434548 
total_req = 1441741 

Dual Bus Interface Util: 
issued_total_row = 2705644 
issued_total_col = 1441741 
Row_Bus_Util =  0.110158 
CoL_Bus_Util = 0.058699 
Either_Row_CoL_Bus_Util = 0.140439 
Issued_on_Two_Bus_Simul_Util = 0.028419 
issued_two_Eff = 0.202358 
queue_avg = 29.504759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5048
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24561469 n_nop=21104403 n_act=1352380 n_pre=1352364 n_ref_event=0 n_req=1431335 n_rd=1412672 n_rd_L2_A=0 n_write=0 n_wr_bk=25838 bw_util=0.2343
n_activity=19603485 dram_eff=0.2935
bk0: 87827a 12534653i bk1: 90444a 12293477i bk2: 87638a 12640218i bk3: 88734a 12472007i bk4: 86498a 12799604i bk5: 86911a 12724722i bk6: 86477a 12736085i bk7: 87227a 12642084i bk8: 89144a 12345115i bk9: 89680a 12302891i bk10: 89755a 12316706i bk11: 90056a 12333216i bk12: 87771a 12552173i bk13: 89285a 12341155i bk14: 87263a 12565269i bk15: 87962a 12503598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055167
Row_Buffer_Locality_read = 0.054475
Row_Buffer_Locality_write = 0.107539
Bank_Level_Parallism = 10.280527
Bank_Level_Parallism_Col = 2.054001
Bank_Level_Parallism_Ready = 1.033843
write_to_read_ratio_blp_rw_average = 0.053976
GrpLevelPara = 1.847417 

BW Util details:
bwutil = 0.234271 
total_CMD = 24561469 
util_bw = 5754040 
Wasted_Col = 12124773 
Wasted_Row = 1062773 
Idle = 5619883 

BW Util Bottlenecks: 
RCDc_limit = 22032138 
RCDWRc_limit = 145912 
WTRc_limit = 927057 
RTWc_limit = 1799969 
CCDLc_limit = 1145125 
rwq = 0 
CCDLc_limit_alone = 1031114 
WTRc_limit_alone = 901023 
RTWc_limit_alone = 1711992 

Commands details: 
total_CMD = 24561469 
n_nop = 21104403 
Read = 1412672 
Write = 0 
L2_Alloc = 0 
L2_WB = 25838 
n_act = 1352380 
n_pre = 1352364 
n_ref = 0 
n_req = 1431335 
total_req = 1438510 

Dual Bus Interface Util: 
issued_total_row = 2704744 
issued_total_col = 1438510 
Row_Bus_Util =  0.110121 
CoL_Bus_Util = 0.058568 
Either_Row_CoL_Bus_Util = 0.140752 
Issued_on_Two_Bus_Simul_Util = 0.027938 
issued_two_Eff = 0.198489 
queue_avg = 27.855228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2060800, Miss = 715576, Miss_rate = 0.347, Pending_hits = 4260, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1990402, Miss = 723375, Miss_rate = 0.363, Pending_hits = 4507, Reservation_fails = 1849
L2_cache_bank[2]: Access = 2005005, Miss = 708151, Miss_rate = 0.353, Pending_hits = 4264, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2038780, Miss = 724075, Miss_rate = 0.355, Pending_hits = 4533, Reservation_fails = 183
L2_cache_bank[4]: Access = 2011308, Miss = 707619, Miss_rate = 0.352, Pending_hits = 3745, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2040615, Miss = 705859, Miss_rate = 0.346, Pending_hits = 3781, Reservation_fails = 819
L2_cache_bank[6]: Access = 2105407, Miss = 705790, Miss_rate = 0.335, Pending_hits = 3678, Reservation_fails = 2948
L2_cache_bank[7]: Access = 2041972, Miss = 705384, Miss_rate = 0.345, Pending_hits = 3665, Reservation_fails = 10
L2_cache_bank[8]: Access = 2214852, Miss = 704630, Miss_rate = 0.318, Pending_hits = 3919, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2110597, Miss = 719425, Miss_rate = 0.341, Pending_hits = 4170, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2045015, Miss = 709647, Miss_rate = 0.347, Pending_hits = 4206, Reservation_fails = 16193
L2_cache_bank[11]: Access = 2009098, Miss = 716273, Miss_rate = 0.357, Pending_hits = 4210, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2040787, Miss = 713413, Miss_rate = 0.350, Pending_hits = 4075, Reservation_fails = 4312
L2_cache_bank[13]: Access = 1990625, Miss = 722827, Miss_rate = 0.363, Pending_hits = 4263, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2251332, Miss = 716665, Miss_rate = 0.318, Pending_hits = 3790, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2024356, Miss = 710456, Miss_rate = 0.351, Pending_hits = 3698, Reservation_fails = 947
L2_cache_bank[16]: Access = 2072491, Miss = 698609, Miss_rate = 0.337, Pending_hits = 3770, Reservation_fails = 2032
L2_cache_bank[17]: Access = 2039881, Miss = 711067, Miss_rate = 0.349, Pending_hits = 4168, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2072001, Miss = 714121, Miss_rate = 0.345, Pending_hits = 5177, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2109828, Miss = 724813, Miss_rate = 0.344, Pending_hits = 4997, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2046443, Miss = 710222, Miss_rate = 0.347, Pending_hits = 4240, Reservation_fails = 1407
L2_cache_bank[21]: Access = 2036474, Miss = 709412, Miss_rate = 0.348, Pending_hits = 4061, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2112642, Miss = 704261, Miss_rate = 0.333, Pending_hits = 3852, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2068973, Miss = 712187, Miss_rate = 0.344, Pending_hits = 3708, Reservation_fails = 243
L2_total_cache_accesses = 49539684
L2_total_cache_misses = 17093857
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 98737
L2_total_cache_reservation_fails = 432462
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32099707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13969022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3079778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98737
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49247244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292440
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20631
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=49539684
icnt_total_pkts_simt_to_mem=49539684
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49539684
Req_Network_cycles = 9577614
Req_Network_injected_packets_per_cycle =       5.1724 
Req_Network_conflicts_per_cycle =       8.5945
Req_Network_conflicts_per_cycle_util =      10.4144
Req_Bank_Level_Parallism =       6.2677
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.5502
Req_Network_out_buffer_full_per_cycle =       0.2838
Req_Network_out_buffer_avg_util =      24.2046

Reply_Network_injected_packets_num = 49539684
Reply_Network_cycles = 9577614
Reply_Network_injected_packets_per_cycle =        5.1724
Reply_Network_conflicts_per_cycle =        3.1349
Reply_Network_conflicts_per_cycle_util =       3.8299
Reply_Bank_Level_Parallism =       6.3193
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2747
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1724
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 46 min, 48 sec (53208 sec)
gpgpu_simulation_rate = 3154 (inst/sec)
gpgpu_simulation_rate = 180 (cycle/sec)
gpgpu_silicon_slowdown = 7583333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 13: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 13249
gpu_sim_insn = 6268
gpu_ipc =       0.4731
gpu_tot_sim_cycle = 9590863
gpu_tot_sim_insn = 167838092
gpu_tot_ipc =      17.4998
gpu_tot_issued_cta = 1416
gpu_occupancy = 4.0348% 
gpu_tot_occupancy = 80.6507% 
max_total_param_size = 0
gpu_stall_dramfull = 21501374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0037
partiton_level_parallism_total  =       5.1653
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.3880
L2_BW  =       0.1615 GB/Sec
L2_BW_total  =     225.6205 GB/Sec
gpu_total_sim_rate=3153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1837707, Miss = 1552631, Miss_rate = 0.845, Pending_hits = 19532, Reservation_fails = 6403268
	L1D_cache_core[1]: Access = 1904792, Miss = 1623965, Miss_rate = 0.853, Pending_hits = 21198, Reservation_fails = 6444419
	L1D_cache_core[2]: Access = 1915131, Miss = 1614463, Miss_rate = 0.843, Pending_hits = 21411, Reservation_fails = 6353376
	L1D_cache_core[3]: Access = 2007127, Miss = 1665523, Miss_rate = 0.830, Pending_hits = 21166, Reservation_fails = 6180882
	L1D_cache_core[4]: Access = 2119276, Miss = 1761572, Miss_rate = 0.831, Pending_hits = 23751, Reservation_fails = 6780063
	L1D_cache_core[5]: Access = 1982421, Miss = 1641146, Miss_rate = 0.828, Pending_hits = 21886, Reservation_fails = 6365318
	L1D_cache_core[6]: Access = 2064031, Miss = 1741465, Miss_rate = 0.844, Pending_hits = 22866, Reservation_fails = 6374255
	L1D_cache_core[7]: Access = 2236469, Miss = 1871592, Miss_rate = 0.837, Pending_hits = 25990, Reservation_fails = 6754154
	L1D_cache_core[8]: Access = 1974352, Miss = 1640346, Miss_rate = 0.831, Pending_hits = 21649, Reservation_fails = 7082734
	L1D_cache_core[9]: Access = 1984524, Miss = 1691204, Miss_rate = 0.852, Pending_hits = 22483, Reservation_fails = 5987911
	L1D_cache_core[10]: Access = 1839054, Miss = 1578124, Miss_rate = 0.858, Pending_hits = 20496, Reservation_fails = 5914952
	L1D_cache_core[11]: Access = 1803227, Miss = 1544560, Miss_rate = 0.857, Pending_hits = 19613, Reservation_fails = 6246404
	L1D_cache_core[12]: Access = 1911424, Miss = 1656249, Miss_rate = 0.867, Pending_hits = 21385, Reservation_fails = 6389261
	L1D_cache_core[13]: Access = 1861171, Miss = 1609553, Miss_rate = 0.865, Pending_hits = 20501, Reservation_fails = 6838215
	L1D_cache_core[14]: Access = 1863176, Miss = 1596091, Miss_rate = 0.857, Pending_hits = 20100, Reservation_fails = 6257336
	L1D_cache_core[15]: Access = 1865157, Miss = 1572210, Miss_rate = 0.843, Pending_hits = 19550, Reservation_fails = 6680395
	L1D_cache_core[16]: Access = 1866930, Miss = 1598248, Miss_rate = 0.856, Pending_hits = 19828, Reservation_fails = 6589727
	L1D_cache_core[17]: Access = 1866335, Miss = 1573286, Miss_rate = 0.843, Pending_hits = 20652, Reservation_fails = 6395576
	L1D_cache_core[18]: Access = 1794710, Miss = 1526557, Miss_rate = 0.851, Pending_hits = 19516, Reservation_fails = 6164872
	L1D_cache_core[19]: Access = 1812785, Miss = 1521667, Miss_rate = 0.839, Pending_hits = 19660, Reservation_fails = 6284489
	L1D_cache_core[20]: Access = 1942381, Miss = 1656484, Miss_rate = 0.853, Pending_hits = 21677, Reservation_fails = 6093258
	L1D_cache_core[21]: Access = 1909571, Miss = 1626636, Miss_rate = 0.852, Pending_hits = 21631, Reservation_fails = 6178081
	L1D_cache_core[22]: Access = 1952544, Miss = 1684719, Miss_rate = 0.863, Pending_hits = 21617, Reservation_fails = 6517640
	L1D_cache_core[23]: Access = 1846832, Miss = 1549804, Miss_rate = 0.839, Pending_hits = 18744, Reservation_fails = 6116334
	L1D_cache_core[24]: Access = 1788586, Miss = 1524649, Miss_rate = 0.852, Pending_hits = 19283, Reservation_fails = 6469118
	L1D_cache_core[25]: Access = 1886549, Miss = 1617672, Miss_rate = 0.857, Pending_hits = 20134, Reservation_fails = 5891071
	L1D_cache_core[26]: Access = 2012758, Miss = 1730956, Miss_rate = 0.860, Pending_hits = 22905, Reservation_fails = 6070401
	L1D_cache_core[27]: Access = 1887542, Miss = 1596233, Miss_rate = 0.846, Pending_hits = 20800, Reservation_fails = 6446065
	L1D_cache_core[28]: Access = 1899086, Miss = 1625850, Miss_rate = 0.856, Pending_hits = 20808, Reservation_fails = 6576163
	L1D_cache_core[29]: Access = 1879567, Miss = 1586934, Miss_rate = 0.844, Pending_hits = 21650, Reservation_fails = 6353491
	L1D_total_cache_accesses = 57515215
	L1D_total_cache_misses = 48780389
	L1D_total_cache_miss_rate = 0.8481
	L1D_total_cache_pending_hits = 632482
	L1D_total_cache_reservation_fails = 191199229
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8065480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46403400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191187748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2121411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 632484
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57222773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292442

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12076033
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173296481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1416, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21727, 27928, 23618, 23481, 24744, 21629, 21708, 24798, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 762447776
gpgpu_n_tot_w_icount = 23826493
gpgpu_n_stall_shd_mem = 80004543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49247291
gpgpu_n_mem_write_global = 292442
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 59010347
gpgpu_n_store_insn = 360493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3261184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78325008
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1679535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66183202	W0_Idle:26456641	W0_Scoreboard:839260964	W1:8142708	W2:3089768	W3:1775672	W4:1271310	W5:975604	W6:781202	W7:648666	W8:572928	W9:481054	W10:440923	W11:387226	W12:351940	W13:326517	W14:298677	W15:285403	W16:271013	W17:248021	W18:236435	W19:226211	W20:208218	W21:202812	W22:202552	W23:206511	W24:208617	W25:206661	W26:193260	W27:200054	W28:179808	W29:188142	W30:190167	W31:179103	W32:649310
single_issue_nums: WS0:5927021	WS1:5913399	WS2:5992367	WS3:5993706	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388198472 {8:48524809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11697680 {40:292442,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28899280 {40:722482,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1940992360 {40:48524809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2339536 {8:292442,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28899280 {40:722482,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 849 
avg_icnt2mem_latency = 353 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 12 
mrq_lat_table:4541494 	76998 	220110 	478967 	813543 	1241691 	1937639 	2949640 	3329639 	1432138 	216865 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13109324 	17409004 	6074796 	7658047 	4141927 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	372205 	74581 	30765 	20660 	25778983 	5833699 	3098696 	3521728 	5418051 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30009012 	7023132 	4072465 	3030322 	2746208 	2024301 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1372 	3417 	1160 	2433 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60        11        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        24        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.065009  1.064559  1.058729  1.071242  1.058128  1.057721  1.054991  1.057812  1.065781  1.069049  1.069617  1.069518  1.061960  1.068129  1.053755  1.058055 
dram[1]:  1.066415  1.059387  1.058970  1.065215  1.059387  1.061012  1.062613  1.057029  1.058484  1.062799  1.061346  1.065967  1.061294  1.057369  1.054448  1.062653 
dram[2]:  1.059653  1.058955  1.064633  1.062025  1.056582  1.058696  1.056463  1.053462  1.062836  1.054631  1.062044  1.060416  1.057817  1.060489  1.055764  1.051691 
dram[3]:  1.063581  1.061276  1.059366  1.062953  1.058460  1.061349  1.058120  1.057207  1.062204  1.055098  1.057711  1.061424  1.056228  1.060634  1.062393  1.056352 
dram[4]:  1.058294  1.060846  1.056028  1.058974  1.055376  1.057357  1.058830  1.054287  1.054523  1.060535  1.056920  1.063416  1.061262  1.059219  1.058269  1.067571 
dram[5]:  1.059667  1.062222  1.057456  1.061905  1.057505  1.052408  1.051864  1.057041  1.069433  1.068670  1.061049  1.066709  1.060174  1.060719  1.055095  1.056616 
dram[6]:  1.066605  1.059464  1.058144  1.063750  1.057428  1.057905  1.055141  1.061879  1.060381  1.069721  1.059313  1.062634  1.059187  1.058683  1.058602  1.058367 
dram[7]:  1.058311  1.057200  1.064369  1.061587  1.055226  1.055179  1.060836  1.054258  1.059998  1.059709  1.061574  1.063109  1.060141  1.060271  1.060609  1.060949 
dram[8]:  1.056297  1.066436  1.063488  1.064006  1.055845  1.063453  1.053310  1.054464  1.062188  1.062688  1.061609  1.063653  1.052057  1.060616  1.061215  1.060527 
dram[9]:  1.069373  1.063519  1.063490  1.066021  1.060499  1.059321  1.055435  1.057350  1.062142  1.069064  1.065648  1.066242  1.063385  1.059576  1.060561  1.058030 
dram[10]:  1.065048  1.059259  1.065710  1.059261  1.055519  1.054194  1.057708  1.058265  1.070582  1.061545  1.060422  1.064176  1.058063  1.055591  1.056399  1.064431 
dram[11]:  1.058974  1.062889  1.061118  1.059414  1.058281  1.055239  1.052152  1.056699  1.057780  1.059330  1.060168  1.062579  1.058470  1.057967  1.057167  1.055654 
average row locality = 17275056/16294189 = 1.060197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90641     90001     87759     91023     87864     88729     86931     87539     90844     91988     90997     91291     90182     92461     88473     88459 
dram[1]:     88951     90922     86876     89969     87663     88133     87668     89015     88229     90728     89798     92256     89684     90685     87398     90484 
dram[2]:     87988     87961     88732     89125     86466     87823     86637     86290     90986     87857     88700     89382     88658     89135     87570     86406 
dram[3]:     89287     89137     87877     87845     87505     87136     86591     86525     88209     87840     88602     88183     87630     88971     88209     87872 
dram[4]:     88717     90732     86272     89319     86865     88694     87517     88336     88172     89926     87765     90534     89465     89168     87992     90848 
dram[5]:     88953     90454     88379     88395     87109     86539     86890     86768     90418     90922     89023     92158     88741     89819     88266     89350 
dram[6]:     90424     90550     89043     90338     87060     87926     86855     88792     90456     92274     89684     91436     89422     90402     88603     89243 
dram[7]:     90186     88449     89082     88139     87102     87498     88542     87001     90039     90184     91107     89813     89814     88260     88926     89244 
dram[8]:     86334     88815     87939     89505     84461     87007     86332     86387     88378     89442     88872     90621     86177     88657     88232     88750 
dram[9]:     90049     91635     89029     89953     87511     89081     86709     88871     89064     91474     90913     91779     90124     91039     88843     89101 
dram[10]:     89662     87746     88822     88183     86006     86568     87370     87375     89666     89989     89572     91059     89230     87983     88016     88635 
dram[11]:     87827     90445     87638     88734     86498     86911     86477     87227     89144     89680     89755     90056     87771     89285     87263     87962 
total dram reads = 17048815
bank skew: 92461/84461 = 1.09
chip skew: 1435182/1405909 = 1.02
number of total write accesses:
dram[0]:      1666      1657      1630      1678      1590      1595      1569      1601      1572      1636      1614      1599      1651      1696      1680      1703 
dram[1]:      1657      1686      1671      1683      1522      1636      1534      1590      1596      1605      1584      1674      1657      1633      1674      1712 
dram[2]:      1600      1615      1665      1643      1584      1617      1599      1546      1636      1556      1601      1634      1650      1688      1638      1663 
dram[3]:      1598      1591      1658      1650      1627      1595      1547      1549      1616      1575      1624      1639      1623      1672      1686      1757 
dram[4]:      1692      1602      1620      1665      1621      1642      1573      1621      1550      1597      1660      1594      1646      1625      1713      1672 
dram[5]:      1642      1591      1650      1694      1623      1558      1573      1667      1646      1574      1616      1619      1688      1667      1735      1711 
dram[6]:      1614      1617      1587      1613      1563      1613      1609      1558      1584      1637      1647      1670      1677      1628      1646      1670 
dram[7]:      1583      1670      1677      1628      1566      1591      1618      1567      1604      1609      1649      1634      1642      1728      1686      1725 
dram[8]:      1643      1668      1638      1590      1619      1617      1561      1607      1568      1608      1644      1616      1655      1688      1711      1722 
dram[9]:      1641      1669      1613      1633      1636      1645      1616      1607      1611      1631      1596      1642      1672      1648      1662      1663 
dram[10]:      1649      1658      1606      1602      1615      1573      1507      1562      1586      1604      1654      1616      1639      1646      1659      1683 
dram[11]:      1630      1626      1628      1648      1580      1576      1583      1542      1547      1576      1573      1602      1705      1663      1652      1707 
total dram writes = 312687
bank skew: 1757/1507 = 1.17
chip skew: 26254/25838 = 1.02
average mf latency per bank:
dram[0]:       2514      2218      2420      2199      2362      2126      2289      2088      4120      2939      3102      2688      3072      2524      2767      2362
dram[1]:       2803      2871      2720      2793      2666      2710      2569      2626      4577      4783      3666      3777      3041      3263      2996      3066
dram[2]:       1977      1930      1861      1942      1815      1814      1754      1817      2590      2794      2574      2412      2088      2057      2026      2035
dram[3]:       1827      1922      1760      1833      1674      1814      1786      1786      2682      2541      2414      2646      2015      2099      1902      2007
dram[4]:       1866      2253      1765      2120      1686      2052      2288      2032      2535      3547      2341      2826      1995      2623      1938      2344
dram[5]:       2295      2160      2215      2117      2100      2049      2091      2015      3135      3086      3058      2580      2613      2419      2433      2257
dram[6]:       1981      2389      1893      2303      1853      2245      1826      2297      2796      3166      2493      3195      2271      2635      2203      2636
dram[7]:       1921      1887      1859      1750      1856      1708      1824      1729      2959      2473      2475      2297      3176      2094      2059      1977
dram[8]:       2054      2511      1857      2273      1853      2318      1796      2173      2955      3873      2408      2852      2161      2689      2030      2493
dram[9]:       3105      2706      3049      2622      2919      2552      2941      2486      5169      4277      4022      3343      3531      2943      3382      2834
dram[10]:       2149      1973      2124      1842      2035      1735      1978      1736      3162      2549      2602      2281      2265      2157      2241      2016
dram[11]:       1895      1908      1810      1848      1744      1751      1691      1754      3057      3103      2256      2293      2145      2211      2039      2055
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21122208 n_act=1368116 n_pre=1368100 n_ref_event=0 n_req=1454051 n_rd=1435182 n_rd_L2_A=0 n_write=0 n_wr_bk=26137 bw_util=0.2377
n_activity=19587007 dram_eff=0.2984
bk0: 90641a 11974779i bk1: 90001a 12016763i bk2: 87759a 12254919i bk3: 91023a 11925887i bk4: 87864a 12251216i bk5: 88729a 12164839i bk6: 86931a 12349391i bk7: 87539a 12259778i bk8: 90844a 11829435i bk9: 91988a 11705726i bk10: 90997a 11895805i bk11: 91291a 11866711i bk12: 90182a 11988351i bk13: 92461a 11685646i bk14: 88473a 12168541i bk15: 88459a 12226732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059105
Row_Buffer_Locality_read = 0.058371
Row_Buffer_Locality_write = 0.114950
Bank_Level_Parallism = 10.718233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.237657 
total_CMD = 24595444 
util_bw = 5845276 
Wasted_Col = 12084023 
Wasted_Row = 998666 
Idle = 5667479 

BW Util Bottlenecks: 
RCDc_limit = 22120914 
RCDWRc_limit = 144165 
WTRc_limit = 938537 
RTWc_limit = 1970884 
CCDLc_limit = 1193010 
rwq = 0 
CCDLc_limit_alone = 1069244 
WTRc_limit_alone = 911656 
RTWc_limit_alone = 1873999 

Commands details: 
total_CMD = 24595444 
n_nop = 21122208 
Read = 1435182 
Write = 0 
L2_Alloc = 0 
L2_WB = 26137 
n_act = 1368116 
n_pre = 1368100 
n_ref = 0 
n_req = 1454051 
total_req = 1461319 

Dual Bus Interface Util: 
issued_total_row = 2736216 
issued_total_col = 1461319 
Row_Bus_Util =  0.111249 
CoL_Bus_Util = 0.059414 
Either_Row_CoL_Bus_Util = 0.141215 
Issued_on_Two_Bus_Simul_Util = 0.029449 
issued_two_Eff = 0.208537 
queue_avg = 31.215530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21112501 n_act=1364327 n_pre=1364311 n_ref_event=0 n_req=1447427 n_rd=1428459 n_rd_L2_A=0 n_write=0 n_wr_bk=26114 bw_util=0.2366
n_activity=19620585 dram_eff=0.2965
bk0: 88951a 12247088i bk1: 90922a 12089067i bk2: 86876a 12522220i bk3: 89969a 12114448i bk4: 87663a 12325305i bk5: 88133a 12333557i bk6: 87668a 12374625i bk7: 89015a 12205980i bk8: 88229a 12293116i bk9: 90728a 11950437i bk10: 89798a 12109682i bk11: 92256a 11934156i bk12: 89684a 12147879i bk13: 90685a 12049223i bk14: 87398a 12501172i bk15: 90484a 12063034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057416
Row_Buffer_Locality_read = 0.056704
Row_Buffer_Locality_write = 0.110976
Bank_Level_Parallism = 10.549698
Bank_Level_Parallism_Col = 2.077144
Bank_Level_Parallism_Ready = 1.036003
write_to_read_ratio_blp_rw_average = 0.058021
GrpLevelPara = 1.865183 

BW Util details:
bwutil = 0.236560 
total_CMD = 24595444 
util_bw = 5818292 
Wasted_Col = 12137755 
Wasted_Row = 1016205 
Idle = 5623192 

BW Util Bottlenecks: 
RCDc_limit = 22142979 
RCDWRc_limit = 146953 
WTRc_limit = 941321 
RTWc_limit = 1961461 
CCDLc_limit = 1160277 
rwq = 0 
CCDLc_limit_alone = 1038353 
WTRc_limit_alone = 914362 
RTWc_limit_alone = 1866496 

Commands details: 
total_CMD = 24595444 
n_nop = 21112501 
Read = 1428459 
Write = 0 
L2_Alloc = 0 
L2_WB = 26114 
n_act = 1364327 
n_pre = 1364311 
n_ref = 0 
n_req = 1447427 
total_req = 1454573 

Dual Bus Interface Util: 
issued_total_row = 2728638 
issued_total_col = 1454573 
Row_Bus_Util =  0.110941 
CoL_Bus_Util = 0.059140 
Either_Row_CoL_Bus_Util = 0.141609 
Issued_on_Two_Bus_Simul_Util = 0.028471 
issued_two_Eff = 0.201056 
queue_avg = 30.444555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21148492 n_act=1349467 n_pre=1349451 n_ref_event=0 n_req=1428452 n_rd=1409716 n_rd_L2_A=0 n_write=0 n_wr_bk=25935 bw_util=0.2335
n_activity=19606241 dram_eff=0.2929
bk0: 87988a 12552899i bk1: 87961a 12536585i bk2: 88732a 12407524i bk3: 89125a 12394556i bk4: 86466a 12744926i bk5: 87823a 12548138i bk6: 86637a 12664984i bk7: 86290a 12700795i bk8: 90986a 12175792i bk9: 87857a 12581852i bk10: 88700a 12553546i bk11: 89382a 12442995i bk12: 88658a 12515449i bk13: 89135a 12406656i bk14: 87570a 12638622i bk15: 86406a 12772932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055300
Row_Buffer_Locality_read = 0.054556
Row_Buffer_Locality_write = 0.111336
Bank_Level_Parallism = 10.283096
Bank_Level_Parallism_Col = 2.054848
Bank_Level_Parallism_Ready = 1.034468
write_to_read_ratio_blp_rw_average = 0.055047
GrpLevelPara = 1.847779 

BW Util details:
bwutil = 0.233482 
total_CMD = 24595444 
util_bw = 5742604 
Wasted_Col = 12122688 
Wasted_Row = 1072222 
Idle = 5657930 

BW Util Bottlenecks: 
RCDc_limit = 21992143 
RCDWRc_limit = 145453 
WTRc_limit = 927179 
RTWc_limit = 1831161 
CCDLc_limit = 1140997 
rwq = 0 
CCDLc_limit_alone = 1026002 
WTRc_limit_alone = 900961 
RTWc_limit_alone = 1742384 

Commands details: 
total_CMD = 24595444 
n_nop = 21148492 
Read = 1409716 
Write = 0 
L2_Alloc = 0 
L2_WB = 25935 
n_act = 1349467 
n_pre = 1349451 
n_ref = 0 
n_req = 1428452 
total_req = 1435651 

Dual Bus Interface Util: 
issued_total_row = 2698918 
issued_total_col = 1435651 
Row_Bus_Util =  0.109732 
CoL_Bus_Util = 0.058371 
Either_Row_CoL_Bus_Util = 0.140146 
Issued_on_Two_Bus_Simul_Util = 0.027957 
issued_two_Eff = 0.199486 
queue_avg = 28.253540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21158738 n_act=1345918 n_pre=1345902 n_ref_event=0 n_req=1426198 n_rd=1407419 n_rd_L2_A=0 n_write=0 n_wr_bk=26007 bw_util=0.2331
n_activity=19606944 dram_eff=0.2924
bk0: 89287a 12290438i bk1: 89137a 12383747i bk2: 87877a 12495804i bk3: 87845a 12483768i bk4: 87505a 12528608i bk5: 87136a 12610828i bk6: 86591a 12744130i bk7: 86525a 12679720i bk8: 88209a 12507066i bk9: 87840a 12539669i bk10: 88602a 12479347i bk11: 88183a 12572496i bk12: 87630a 12533046i bk13: 88971a 12389831i bk14: 88209a 12517630i bk15: 87872a 12493251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056294
Row_Buffer_Locality_read = 0.055560
Row_Buffer_Locality_write = 0.111295
Bank_Level_Parallism = 10.305316
Bank_Level_Parallism_Col = 2.057685
Bank_Level_Parallism_Ready = 1.034325
write_to_read_ratio_blp_rw_average = 0.056572
GrpLevelPara = 1.848797 

BW Util details:
bwutil = 0.233121 
total_CMD = 24595444 
util_bw = 5733704 
Wasted_Col = 12109798 
Wasted_Row = 1092835 
Idle = 5659107 

BW Util Bottlenecks: 
RCDc_limit = 21932780 
RCDWRc_limit = 145572 
WTRc_limit = 925433 
RTWc_limit = 1875367 
CCDLc_limit = 1148705 
rwq = 0 
CCDLc_limit_alone = 1029660 
WTRc_limit_alone = 898478 
RTWc_limit_alone = 1783277 

Commands details: 
total_CMD = 24595444 
n_nop = 21158738 
Read = 1407419 
Write = 0 
L2_Alloc = 0 
L2_WB = 26007 
n_act = 1345918 
n_pre = 1345902 
n_ref = 0 
n_req = 1426198 
total_req = 1433426 

Dual Bus Interface Util: 
issued_total_row = 2691820 
issued_total_col = 1433426 
Row_Bus_Util =  0.109444 
CoL_Bus_Util = 0.058280 
Either_Row_CoL_Bus_Util = 0.139729 
Issued_on_Two_Bus_Simul_Util = 0.027995 
issued_two_Eff = 0.200349 
queue_avg = 28.427967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21122515 n_act=1359169 n_pre=1359153 n_ref_event=0 n_req=1439192 n_rd=1420322 n_rd_L2_A=0 n_write=0 n_wr_bk=26093 bw_util=0.2352
n_activity=19646197 dram_eff=0.2945
bk0: 88717a 12448940i bk1: 90732a 12238140i bk2: 86272a 12798961i bk3: 89319a 12406772i bk4: 86865a 12706763i bk5: 88694a 12495172i bk6: 87517a 12541366i bk7: 88336a 12465626i bk8: 88172a 12542604i bk9: 89926a 12290213i bk10: 87765a 12556495i bk11: 90534a 12256639i bk12: 89465a 12349992i bk13: 89168a 12401655i bk14: 87992a 12465043i bk15: 90848a 12247139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055610
Row_Buffer_Locality_read = 0.054895
Row_Buffer_Locality_write = 0.109433
Bank_Level_Parallism = 10.328118
Bank_Level_Parallism_Col = 2.061670
Bank_Level_Parallism_Ready = 1.034610
write_to_read_ratio_blp_rw_average = 0.055621
GrpLevelPara = 1.851591 

BW Util details:
bwutil = 0.235233 
total_CMD = 24595444 
util_bw = 5785660 
Wasted_Col = 12161579 
Wasted_Row = 1046256 
Idle = 5601949 

BW Util Bottlenecks: 
RCDc_limit = 22120752 
RCDWRc_limit = 147344 
WTRc_limit = 937823 
RTWc_limit = 1864634 
CCDLc_limit = 1158032 
rwq = 0 
CCDLc_limit_alone = 1040594 
WTRc_limit_alone = 911296 
RTWc_limit_alone = 1773723 

Commands details: 
total_CMD = 24595444 
n_nop = 21122515 
Read = 1420322 
Write = 0 
L2_Alloc = 0 
L2_WB = 26093 
n_act = 1359169 
n_pre = 1359153 
n_ref = 0 
n_req = 1439192 
total_req = 1446415 

Dual Bus Interface Util: 
issued_total_row = 2718322 
issued_total_col = 1446415 
Row_Bus_Util =  0.110521 
CoL_Bus_Util = 0.058808 
Either_Row_CoL_Bus_Util = 0.141202 
Issued_on_Two_Bus_Simul_Util = 0.028127 
issued_two_Eff = 0.199200 
queue_avg = 28.861814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8618
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21132728 n_act=1359577 n_pre=1359561 n_ref_event=0 n_req=1441086 n_rd=1422184 n_rd_L2_A=0 n_write=0 n_wr_bk=26254 bw_util=0.2356
n_activity=19621700 dram_eff=0.2953
bk0: 88953a 12316151i bk1: 90454a 12162999i bk2: 88379a 12446057i bk3: 88395a 12454340i bk4: 87109a 12560464i bk5: 86539a 12694943i bk6: 86890a 12523549i bk7: 86768a 12504023i bk8: 90418a 12036979i bk9: 90922a 12029883i bk10: 89023a 12320825i bk11: 92158a 11942603i bk12: 88741a 12327352i bk13: 89819a 12244603i bk14: 88266a 12404307i bk15: 89350a 12320483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056566
Row_Buffer_Locality_read = 0.055896
Row_Buffer_Locality_write = 0.106973
Bank_Level_Parallism = 10.451548
Bank_Level_Parallism_Col = 2.064811
Bank_Level_Parallism_Ready = 1.034404
write_to_read_ratio_blp_rw_average = 0.055549
GrpLevelPara = 1.855622 

BW Util details:
bwutil = 0.235562 
total_CMD = 24595444 
util_bw = 5793752 
Wasted_Col = 12120927 
Wasted_Row = 1041077 
Idle = 5639688 

BW Util Bottlenecks: 
RCDc_limit = 22079503 
RCDWRc_limit = 148490 
WTRc_limit = 934914 
RTWc_limit = 1859534 
CCDLc_limit = 1161755 
rwq = 0 
CCDLc_limit_alone = 1044358 
WTRc_limit_alone = 907995 
RTWc_limit_alone = 1769056 

Commands details: 
total_CMD = 24595444 
n_nop = 21132728 
Read = 1422184 
Write = 0 
L2_Alloc = 0 
L2_WB = 26254 
n_act = 1359577 
n_pre = 1359561 
n_ref = 0 
n_req = 1441086 
total_req = 1448438 

Dual Bus Interface Util: 
issued_total_row = 2719138 
issued_total_col = 1448438 
Row_Bus_Util =  0.110555 
CoL_Bus_Util = 0.058890 
Either_Row_CoL_Bus_Util = 0.140787 
Issued_on_Two_Bus_Simul_Util = 0.028658 
issued_two_Eff = 0.203557 
queue_avg = 29.041725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21099449 n_act=1368540 n_pre=1368524 n_ref_event=0 n_req=1451305 n_rd=1432508 n_rd_L2_A=0 n_write=0 n_wr_bk=25933 bw_util=0.2372
n_activity=19649395 dram_eff=0.2969
bk0: 90424a 12176136i bk1: 90550a 12093800i bk2: 89043a 12323962i bk3: 90338a 12174782i bk4: 87060a 12519963i bk5: 87926a 12409892i bk6: 86855a 12507102i bk7: 88792a 12176132i bk8: 90456a 12048326i bk9: 92274a 11887531i bk10: 89684a 12178460i bk11: 91436a 11922582i bk12: 89422a 12263333i bk13: 90402a 12144690i bk14: 88603a 12360051i bk15: 89243a 12262866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057033
Row_Buffer_Locality_read = 0.056308
Row_Buffer_Locality_write = 0.112252
Bank_Level_Parallism = 10.525575
Bank_Level_Parallism_Col = 2.074209
Bank_Level_Parallism_Ready = 1.034370
write_to_read_ratio_blp_rw_average = 0.056720
GrpLevelPara = 1.862809 

BW Util details:
bwutil = 0.237189 
total_CMD = 24595444 
util_bw = 5833764 
Wasted_Col = 12157128 
Wasted_Row = 1006720 
Idle = 5597832 

BW Util Bottlenecks: 
RCDc_limit = 22210769 
RCDWRc_limit = 145080 
WTRc_limit = 935554 
RTWc_limit = 1921596 
CCDLc_limit = 1168550 
rwq = 0 
CCDLc_limit_alone = 1048194 
WTRc_limit_alone = 909291 
RTWc_limit_alone = 1827503 

Commands details: 
total_CMD = 24595444 
n_nop = 21099449 
Read = 1432508 
Write = 0 
L2_Alloc = 0 
L2_WB = 25933 
n_act = 1368540 
n_pre = 1368524 
n_ref = 0 
n_req = 1451305 
total_req = 1458441 

Dual Bus Interface Util: 
issued_total_row = 2737064 
issued_total_col = 1458441 
Row_Bus_Util =  0.111283 
CoL_Bus_Util = 0.059297 
Either_Row_CoL_Bus_Util = 0.142140 
Issued_on_Two_Bus_Simul_Util = 0.028441 
issued_two_Eff = 0.200089 
queue_avg = 30.147976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.148
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21122207 n_act=1361228 n_pre=1361212 n_ref_event=0 n_req=1442346 n_rd=1423386 n_rd_L2_A=0 n_write=0 n_wr_bk=26177 bw_util=0.2357
n_activity=19612762 dram_eff=0.2956
bk0: 90186a 12222315i bk1: 88449a 12436355i bk2: 89082a 12384201i bk3: 88139a 12477337i bk4: 87102a 12624099i bk5: 87498a 12520656i bk6: 88542a 12331066i bk7: 87001a 12524487i bk8: 90039a 12245524i bk9: 90184a 12209694i bk10: 91107a 12131321i bk11: 89813a 12269869i bk12: 89814a 12322576i bk13: 88260a 12543810i bk14: 88926a 12376115i bk15: 89244a 12300355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056246
Row_Buffer_Locality_read = 0.055488
Row_Buffer_Locality_write = 0.113133
Bank_Level_Parallism = 10.419716
Bank_Level_Parallism_Col = 2.066862
Bank_Level_Parallism_Ready = 1.035438
write_to_read_ratio_blp_rw_average = 0.055522
GrpLevelPara = 1.856848 

BW Util details:
bwutil = 0.235745 
total_CMD = 24595444 
util_bw = 5798252 
Wasted_Col = 12121928 
Wasted_Row = 1031640 
Idle = 5643624 

BW Util Bottlenecks: 
RCDc_limit = 22109303 
RCDWRc_limit = 146466 
WTRc_limit = 939779 
RTWc_limit = 1856583 
CCDLc_limit = 1162365 
rwq = 0 
CCDLc_limit_alone = 1046043 
WTRc_limit_alone = 913595 
RTWc_limit_alone = 1766445 

Commands details: 
total_CMD = 24595444 
n_nop = 21122207 
Read = 1423386 
Write = 0 
L2_Alloc = 0 
L2_WB = 26177 
n_act = 1361228 
n_pre = 1361212 
n_ref = 0 
n_req = 1442346 
total_req = 1449563 

Dual Bus Interface Util: 
issued_total_row = 2722440 
issued_total_col = 1449563 
Row_Bus_Util =  0.110689 
CoL_Bus_Util = 0.058936 
Either_Row_CoL_Bus_Util = 0.141215 
Issued_on_Two_Bus_Simul_Util = 0.028410 
issued_two_Eff = 0.201186 
queue_avg = 28.163067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1631
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21157646 n_act=1344034 n_pre=1344018 n_ref_event=0 n_req=1424877 n_rd=1405909 n_rd_L2_A=0 n_write=0 n_wr_bk=26155 bw_util=0.2329
n_activity=19572289 dram_eff=0.2927
bk0: 86334a 12687062i bk1: 88815a 12410827i bk2: 87939a 12555429i bk3: 89505a 12361645i bk4: 84461a 12919211i bk5: 87007a 12614510i bk6: 86332a 12675485i bk7: 86387a 12690847i bk8: 88378a 12392333i bk9: 89442a 12313562i bk10: 88872a 12409760i bk11: 90621a 12166498i bk12: 86177a 12769308i bk13: 88657a 12465009i bk14: 88232a 12468510i bk15: 88750a 12398384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056742
Row_Buffer_Locality_read = 0.055997
Row_Buffer_Locality_write = 0.112031
Bank_Level_Parallism = 10.321996
Bank_Level_Parallism_Col = 2.056257
Bank_Level_Parallism_Ready = 1.034283
write_to_read_ratio_blp_rw_average = 0.055865
GrpLevelPara = 1.848835 

BW Util details:
bwutil = 0.232899 
total_CMD = 24595444 
util_bw = 5728256 
Wasted_Col = 12080170 
Wasted_Row = 1092644 
Idle = 5694374 

BW Util Bottlenecks: 
RCDc_limit = 21890625 
RCDWRc_limit = 147155 
WTRc_limit = 930775 
RTWc_limit = 1843925 
CCDLc_limit = 1138050 
rwq = 0 
CCDLc_limit_alone = 1021471 
WTRc_limit_alone = 904283 
RTWc_limit_alone = 1753838 

Commands details: 
total_CMD = 24595444 
n_nop = 21157646 
Read = 1405909 
Write = 0 
L2_Alloc = 0 
L2_WB = 26155 
n_act = 1344034 
n_pre = 1344018 
n_ref = 0 
n_req = 1424877 
total_req = 1432064 

Dual Bus Interface Util: 
issued_total_row = 2688052 
issued_total_col = 1432064 
Row_Bus_Util =  0.109291 
CoL_Bus_Util = 0.058225 
Either_Row_CoL_Bus_Util = 0.139774 
Issued_on_Two_Bus_Simul_Util = 0.027742 
issued_two_Eff = 0.198475 
queue_avg = 28.643198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6432
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21110462 n_act=1368697 n_pre=1368681 n_ref_event=0 n_req=1454238 n_rd=1435175 n_rd_L2_A=0 n_write=0 n_wr_bk=26185 bw_util=0.2377
n_activity=19634854 dram_eff=0.2977
bk0: 90049a 12014282i bk1: 91635a 11812191i bk2: 89029a 12136800i bk3: 89953a 12080370i bk4: 87511a 12267414i bk5: 89081a 12109182i bk6: 86709a 12406163i bk7: 88871a 12130502i bk8: 89064a 12139143i bk9: 91474a 11886146i bk10: 90913a 11807657i bk11: 91779a 11841913i bk12: 90124a 11953750i bk13: 91039a 11936553i bk14: 88843a 12100392i bk15: 89101a 12124402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058829
Row_Buffer_Locality_read = 0.058040
Row_Buffer_Locality_write = 0.118240
Bank_Level_Parallism = 10.679526
Bank_Level_Parallism_Col = 2.088216
Bank_Level_Parallism_Ready = 1.035742
write_to_read_ratio_blp_rw_average = 0.060181
GrpLevelPara = 1.872997 

BW Util details:
bwutil = 0.237664 
total_CMD = 24595444 
util_bw = 5845440 
Wasted_Col = 12125076 
Wasted_Row = 1010043 
Idle = 5614885 

BW Util Bottlenecks: 
RCDc_limit = 22165341 
RCDWRc_limit = 145381 
WTRc_limit = 943482 
RTWc_limit = 2042822 
CCDLc_limit = 1182414 
rwq = 0 
CCDLc_limit_alone = 1055153 
WTRc_limit_alone = 916661 
RTWc_limit_alone = 1942382 

Commands details: 
total_CMD = 24595444 
n_nop = 21110462 
Read = 1435175 
Write = 0 
L2_Alloc = 0 
L2_WB = 26185 
n_act = 1368697 
n_pre = 1368681 
n_ref = 0 
n_req = 1454238 
total_req = 1461360 

Dual Bus Interface Util: 
issued_total_row = 2737378 
issued_total_col = 1461360 
Row_Bus_Util =  0.111296 
CoL_Bus_Util = 0.059416 
Either_Row_CoL_Bus_Util = 0.141692 
Issued_on_Two_Bus_Simul_Util = 0.029020 
issued_two_Eff = 0.204809 
queue_avg = 31.954960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21146068 n_act=1352830 n_pre=1352814 n_ref_event=0 n_req=1434548 n_rd=1415882 n_rd_L2_A=0 n_write=0 n_wr_bk=25859 bw_util=0.2345
n_activity=19604473 dram_eff=0.2942
bk0: 89662a 12210207i bk1: 87746a 12465389i bk2: 88822a 12277096i bk3: 88183a 12423282i bk4: 86006a 12664372i bk5: 86568a 12640365i bk6: 87370a 12411336i bk7: 87375a 12464391i bk8: 89666a 12248166i bk9: 89989a 12177835i bk10: 89572a 12253466i bk11: 91059a 12079690i bk12: 89230a 12355723i bk13: 87983a 12520442i bk14: 88016a 12379240i bk15: 88635a 12266835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056971
Row_Buffer_Locality_read = 0.056262
Row_Buffer_Locality_write = 0.110790
Bank_Level_Parallism = 10.426582
Bank_Level_Parallism_Col = 2.064960
Bank_Level_Parallism_Ready = 1.034946
write_to_read_ratio_blp_rw_average = 0.057108
GrpLevelPara = 1.854346 

BW Util details:
bwutil = 0.234473 
total_CMD = 24595444 
util_bw = 5766964 
Wasted_Col = 12114025 
Wasted_Row = 1066829 
Idle = 5647626 

BW Util Bottlenecks: 
RCDc_limit = 22006532 
RCDWRc_limit = 145506 
WTRc_limit = 916081 
RTWc_limit = 1903713 
CCDLc_limit = 1157195 
rwq = 0 
CCDLc_limit_alone = 1038549 
WTRc_limit_alone = 890170 
RTWc_limit_alone = 1810978 

Commands details: 
total_CMD = 24595444 
n_nop = 21146068 
Read = 1415882 
Write = 0 
L2_Alloc = 0 
L2_WB = 25859 
n_act = 1352830 
n_pre = 1352814 
n_ref = 0 
n_req = 1434548 
total_req = 1441741 

Dual Bus Interface Util: 
issued_total_row = 2705644 
issued_total_col = 1441741 
Row_Bus_Util =  0.110006 
CoL_Bus_Util = 0.058618 
Either_Row_CoL_Bus_Util = 0.140245 
Issued_on_Two_Bus_Simul_Util = 0.028380 
issued_two_Eff = 0.202358 
queue_avg = 29.464001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.464
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24595444 n_nop=21138375 n_act=1352381 n_pre=1352365 n_ref_event=0 n_req=1431336 n_rd=1412673 n_rd_L2_A=0 n_write=0 n_wr_bk=25838 bw_util=0.2339
n_activity=19603587 dram_eff=0.2935
bk0: 87827a 12568629i bk1: 90445a 12327404i bk2: 87638a 12674192i bk3: 88734a 12505981i bk4: 86498a 12833578i bk5: 86911a 12758696i bk6: 86477a 12770059i bk7: 87227a 12676058i bk8: 89144a 12379090i bk9: 89680a 12336866i bk10: 89755a 12350681i bk11: 90056a 12367191i bk12: 87771a 12586149i bk13: 89285a 12375131i bk14: 87263a 12599245i bk15: 87962a 12537574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055167
Row_Buffer_Locality_read = 0.054475
Row_Buffer_Locality_write = 0.107539
Bank_Level_Parallism = 10.280502
Bank_Level_Parallism_Col = 2.053999
Bank_Level_Parallism_Ready = 1.033843
write_to_read_ratio_blp_rw_average = 0.053976
GrpLevelPara = 1.847416 

BW Util details:
bwutil = 0.233948 
total_CMD = 24595444 
util_bw = 5754044 
Wasted_Col = 12124797 
Wasted_Row = 1062797 
Idle = 5653806 

BW Util Bottlenecks: 
RCDc_limit = 22032162 
RCDWRc_limit = 145912 
WTRc_limit = 927057 
RTWc_limit = 1799969 
CCDLc_limit = 1145125 
rwq = 0 
CCDLc_limit_alone = 1031114 
WTRc_limit_alone = 901023 
RTWc_limit_alone = 1711992 

Commands details: 
total_CMD = 24595444 
n_nop = 21138375 
Read = 1412673 
Write = 0 
L2_Alloc = 0 
L2_WB = 25838 
n_act = 1352381 
n_pre = 1352365 
n_ref = 0 
n_req = 1431336 
total_req = 1438511 

Dual Bus Interface Util: 
issued_total_row = 2704746 
issued_total_col = 1438511 
Row_Bus_Util =  0.109969 
CoL_Bus_Util = 0.058487 
Either_Row_CoL_Bus_Util = 0.140557 
Issued_on_Two_Bus_Simul_Util = 0.027899 
issued_two_Eff = 0.198488 
queue_avg = 27.816750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2060800, Miss = 715576, Miss_rate = 0.347, Pending_hits = 4260, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1990402, Miss = 723375, Miss_rate = 0.363, Pending_hits = 4507, Reservation_fails = 1849
L2_cache_bank[2]: Access = 2005007, Miss = 708151, Miss_rate = 0.353, Pending_hits = 4264, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2038782, Miss = 724076, Miss_rate = 0.355, Pending_hits = 4533, Reservation_fails = 183
L2_cache_bank[4]: Access = 2011309, Miss = 707620, Miss_rate = 0.352, Pending_hits = 3745, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2040618, Miss = 705859, Miss_rate = 0.346, Pending_hits = 3781, Reservation_fails = 819
L2_cache_bank[6]: Access = 2105407, Miss = 705790, Miss_rate = 0.335, Pending_hits = 3678, Reservation_fails = 2948
L2_cache_bank[7]: Access = 2041972, Miss = 705384, Miss_rate = 0.345, Pending_hits = 3665, Reservation_fails = 10
L2_cache_bank[8]: Access = 2214858, Miss = 704633, Miss_rate = 0.318, Pending_hits = 3919, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2110598, Miss = 719425, Miss_rate = 0.341, Pending_hits = 4170, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2045017, Miss = 709647, Miss_rate = 0.347, Pending_hits = 4206, Reservation_fails = 16193
L2_cache_bank[11]: Access = 2009099, Miss = 716273, Miss_rate = 0.357, Pending_hits = 4210, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2040793, Miss = 713415, Miss_rate = 0.350, Pending_hits = 4075, Reservation_fails = 4312
L2_cache_bank[13]: Access = 1990630, Miss = 722829, Miss_rate = 0.363, Pending_hits = 4263, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2251336, Miss = 716666, Miss_rate = 0.318, Pending_hits = 3790, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2024356, Miss = 710456, Miss_rate = 0.351, Pending_hits = 3698, Reservation_fails = 947
L2_cache_bank[16]: Access = 2072494, Miss = 698609, Miss_rate = 0.337, Pending_hits = 3770, Reservation_fails = 2032
L2_cache_bank[17]: Access = 2039882, Miss = 711068, Miss_rate = 0.349, Pending_hits = 4168, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2072004, Miss = 714124, Miss_rate = 0.345, Pending_hits = 5177, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2109830, Miss = 724813, Miss_rate = 0.344, Pending_hits = 4997, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2046444, Miss = 710222, Miss_rate = 0.347, Pending_hits = 4240, Reservation_fails = 1407
L2_cache_bank[21]: Access = 2036475, Miss = 709412, Miss_rate = 0.348, Pending_hits = 4061, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2112646, Miss = 704261, Miss_rate = 0.333, Pending_hits = 3852, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2068974, Miss = 712188, Miss_rate = 0.344, Pending_hits = 3708, Reservation_fails = 243
L2_total_cache_accesses = 49539733
L2_total_cache_misses = 17093872
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 98737
L2_total_cache_reservation_fails = 432462
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32099739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13969032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3079783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98737
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49247291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292442
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20631
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=49539733
icnt_total_pkts_simt_to_mem=49539733
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49539733
Req_Network_cycles = 9590863
Req_Network_injected_packets_per_cycle =       5.1653 
Req_Network_conflicts_per_cycle =       8.5826
Req_Network_conflicts_per_cycle_util =      10.4143
Req_Bank_Level_Parallism =       6.2677
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.5163
Req_Network_out_buffer_full_per_cycle =       0.2834
Req_Network_out_buffer_avg_util =      24.1712

Reply_Network_injected_packets_num = 49539733
Reply_Network_cycles = 9590863
Reply_Network_injected_packets_per_cycle =        5.1653
Reply_Network_conflicts_per_cycle =        3.1305
Reply_Network_conflicts_per_cycle_util =       3.8299
Reply_Bank_Level_Parallism =       6.3192
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2716
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1722
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 47 min, 0 sec (53220 sec)
gpgpu_simulation_rate = 3153 (inst/sec)
gpgpu_simulation_rate = 180 (cycle/sec)
gpgpu_silicon_slowdown = 7583333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff5771b1bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff5771b198..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3c0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff5771b3e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x557cdf248aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 14: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 7237
gpu_sim_insn = 5998
gpu_ipc =       0.8288
gpu_tot_sim_cycle = 9598100
gpu_tot_sim_insn = 167844090
gpu_tot_ipc =      17.4872
gpu_tot_issued_cta = 1417
gpu_occupancy = 6.4835% 
gpu_tot_occupancy = 80.6500% 
max_total_param_size = 0
gpu_stall_dramfull = 21501374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       5.1614
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.3880
L2_BW  =       0.0724 GB/Sec
L2_BW_total  =     225.4505 GB/Sec
gpu_total_sim_rate=3153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1837707, Miss = 1552631, Miss_rate = 0.845, Pending_hits = 19532, Reservation_fails = 6403268
	L1D_cache_core[1]: Access = 1904792, Miss = 1623965, Miss_rate = 0.853, Pending_hits = 21198, Reservation_fails = 6444419
	L1D_cache_core[2]: Access = 1915131, Miss = 1614463, Miss_rate = 0.843, Pending_hits = 21411, Reservation_fails = 6353376
	L1D_cache_core[3]: Access = 2007127, Miss = 1665523, Miss_rate = 0.830, Pending_hits = 21166, Reservation_fails = 6180882
	L1D_cache_core[4]: Access = 2119276, Miss = 1761572, Miss_rate = 0.831, Pending_hits = 23751, Reservation_fails = 6780063
	L1D_cache_core[5]: Access = 1982421, Miss = 1641146, Miss_rate = 0.828, Pending_hits = 21886, Reservation_fails = 6365318
	L1D_cache_core[6]: Access = 2064031, Miss = 1741465, Miss_rate = 0.844, Pending_hits = 22866, Reservation_fails = 6374255
	L1D_cache_core[7]: Access = 2236469, Miss = 1871592, Miss_rate = 0.837, Pending_hits = 25990, Reservation_fails = 6754154
	L1D_cache_core[8]: Access = 1974352, Miss = 1640346, Miss_rate = 0.831, Pending_hits = 21649, Reservation_fails = 7082734
	L1D_cache_core[9]: Access = 1984524, Miss = 1691204, Miss_rate = 0.852, Pending_hits = 22483, Reservation_fails = 5987911
	L1D_cache_core[10]: Access = 1839054, Miss = 1578124, Miss_rate = 0.858, Pending_hits = 20496, Reservation_fails = 5914952
	L1D_cache_core[11]: Access = 1803255, Miss = 1544572, Miss_rate = 0.857, Pending_hits = 19622, Reservation_fails = 6246404
	L1D_cache_core[12]: Access = 1911424, Miss = 1656249, Miss_rate = 0.867, Pending_hits = 21385, Reservation_fails = 6389261
	L1D_cache_core[13]: Access = 1861171, Miss = 1609553, Miss_rate = 0.865, Pending_hits = 20501, Reservation_fails = 6838215
	L1D_cache_core[14]: Access = 1863176, Miss = 1596091, Miss_rate = 0.857, Pending_hits = 20100, Reservation_fails = 6257336
	L1D_cache_core[15]: Access = 1865157, Miss = 1572210, Miss_rate = 0.843, Pending_hits = 19550, Reservation_fails = 6680395
	L1D_cache_core[16]: Access = 1866930, Miss = 1598248, Miss_rate = 0.856, Pending_hits = 19828, Reservation_fails = 6589727
	L1D_cache_core[17]: Access = 1866335, Miss = 1573286, Miss_rate = 0.843, Pending_hits = 20652, Reservation_fails = 6395576
	L1D_cache_core[18]: Access = 1794710, Miss = 1526557, Miss_rate = 0.851, Pending_hits = 19516, Reservation_fails = 6164872
	L1D_cache_core[19]: Access = 1812785, Miss = 1521667, Miss_rate = 0.839, Pending_hits = 19660, Reservation_fails = 6284489
	L1D_cache_core[20]: Access = 1942381, Miss = 1656484, Miss_rate = 0.853, Pending_hits = 21677, Reservation_fails = 6093258
	L1D_cache_core[21]: Access = 1909571, Miss = 1626636, Miss_rate = 0.852, Pending_hits = 21631, Reservation_fails = 6178081
	L1D_cache_core[22]: Access = 1952544, Miss = 1684719, Miss_rate = 0.863, Pending_hits = 21617, Reservation_fails = 6517640
	L1D_cache_core[23]: Access = 1846832, Miss = 1549804, Miss_rate = 0.839, Pending_hits = 18744, Reservation_fails = 6116334
	L1D_cache_core[24]: Access = 1788586, Miss = 1524649, Miss_rate = 0.852, Pending_hits = 19283, Reservation_fails = 6469118
	L1D_cache_core[25]: Access = 1886549, Miss = 1617672, Miss_rate = 0.857, Pending_hits = 20134, Reservation_fails = 5891071
	L1D_cache_core[26]: Access = 2012758, Miss = 1730956, Miss_rate = 0.860, Pending_hits = 22905, Reservation_fails = 6070401
	L1D_cache_core[27]: Access = 1887542, Miss = 1596233, Miss_rate = 0.846, Pending_hits = 20800, Reservation_fails = 6446065
	L1D_cache_core[28]: Access = 1899086, Miss = 1625850, Miss_rate = 0.856, Pending_hits = 20808, Reservation_fails = 6576163
	L1D_cache_core[29]: Access = 1879567, Miss = 1586934, Miss_rate = 0.844, Pending_hits = 21650, Reservation_fails = 6353491
	L1D_total_cache_accesses = 57515243
	L1D_total_cache_misses = 48780401
	L1D_total_cache_miss_rate = 0.8481
	L1D_total_cache_pending_hits = 632491
	L1D_total_cache_reservation_fails = 191199229
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8065487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46403412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191187748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2121411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 632493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57222801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292442

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5815234
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12076033
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 173296481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1417, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21727, 27928, 23618, 23481, 24744, 21629, 21708, 24798, 20334, 17294, 26544, 23302, 24328, 26951, 16510, 20414, 19803, 33521, 22360, 22040, 22372, 20032, 22230, 29097, 27802, 24987, 21669, 25938, 26562, 27083, 30762, 25418, 
gpgpu_n_tot_thrd_icount = 762455584
gpgpu_n_tot_w_icount = 23826737
gpgpu_n_stall_shd_mem = 80004544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49247303
gpgpu_n_mem_write_global = 292442
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 59010625
gpgpu_n_store_insn = 360493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3263488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78325009
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1679535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66183394	W0_Idle:26462347	W0_Scoreboard:839263766	W1:8142708	W2:3089828	W3:1775672	W4:1271310	W5:975604	W6:781202	W7:648666	W8:572928	W9:481054	W10:440923	W11:387226	W12:351940	W13:326517	W14:298677	W15:285403	W16:271013	W17:248021	W18:236435	W19:226211	W20:208218	W21:202812	W22:202552	W23:206511	W24:208617	W25:206661	W26:193260	W27:200054	W28:179808	W29:188142	W30:190167	W31:179103	W32:649494
single_issue_nums: WS0:5927127	WS1:5913445	WS2:5992413	WS3:5993752	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 388198568 {8:48524821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11697680 {40:292442,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28899280 {40:722482,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1940992840 {40:48524821,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2339536 {8:292442,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28899280 {40:722482,}
maxmflatency = 10881 
max_icnt2mem_latency = 6363 
maxmrqlatency = 5639 
max_icnt2sh_latency = 447 
averagemflatency = 849 
avg_icnt2mem_latency = 353 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 12 
mrq_lat_table:4541497 	76998 	220110 	478967 	813543 	1241691 	1937639 	2949640 	3329639 	1432138 	216865 	34982 	1350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13109333 	17409007 	6074796 	7658047 	4141927 	1145495 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	372205 	74581 	30765 	20660 	25778995 	5833699 	3098696 	3521728 	5418051 	3744439 	1562482 	83444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30009024 	7023132 	4072465 	3030322 	2746208 	2024301 	613640 	20653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1373 	3419 	1160 	2433 	1144 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        36        64        64        60        60        10        20        19        15        24        24        64        64 
dram[1]:        64        64        36        36        64        64        60        60        14        19        10        10        24        24        64        64 
dram[2]:        64        64        36        36        64        64        60        60        12        13        11        10        24        24        64        64 
dram[3]:        64        64        36        36        64        64        60        60        11        17         9        17        24        24        64        64 
dram[4]:        64        64        36        36        64        64        60        60        11        16        12         8        24        24        64        64 
dram[5]:        64        64        36        36        64        64        60        60        10        19        13        11        24        24        64        64 
dram[6]:        64        64        36        36        64        64        60        60        14        19        11        13        24        24        64        64 
dram[7]:        64        64        36        36        64        64        60        60        20        17        14        14        24        24        64        64 
dram[8]:        64        64        36        36        64        64        60        60        17         8        10        13        28        28        64        64 
dram[9]:        64        64        36        36        59        64        60        60        10        15        12        14        28        28        64        64 
dram[10]:        64        64        36        36        64        64        60        60        13        13        10        10        28        28        53        64 
dram[11]:        64        64        40        40        64        54        56        56        15        13         9         9        28        28        64        64 
maximum service time to same row:
dram[0]:    179856    144133    171738    182518     97471    130275    103549     68480     81795    132023     98579     95183     68628     76337     76222    215979 
dram[1]:    183445    218396    131061     81489    130031     84275    221287     77002    177301     83150     80791    117412    156452     51325    137880     76751 
dram[2]:    131932     99767    135038    152572     43223     81511    120648    160967    238891     72787    156647    118770    125831    122439    149183     90043 
dram[3]:    147577     85696    187628    127753     83357     78326     94755     84888     50843     65103    107916     90712     85053    113087    158786    151478 
dram[4]:     54810     51955    125701    129306     76861    143907    143477    136820     79227    148481    123119     71759     51586    127169    123458    123360 
dram[5]:     67335     93610    203050     45256    140107    101060    199528     59825    131109     80677     72726    123815    144581    101633    114777    150905 
dram[6]:     48363    115911     83089    101471    140954     76634     77129    262386     94681    121270    144877    134011     83395     97733     85348     72572 
dram[7]:     78188     71290    127693     57893    120280    160599     94852     83778    111362    118770    107497    125210     88396     62514    114172    298948 
dram[8]:    107267     74736     95835     96070     51102    110699    166211     95180    179952     90712    121114    137613     85704     94193    194265     83198 
dram[9]:    111814    108082    118734    143908    168053    105467     63206     91497     62294     97000    221279    131994    116753     95977     48436    241873 
dram[10]:     80648     84984    140107    108267    103336    150469     69385    149140    124905    130382    265133    222159     89404    105329    119064     95021 
dram[11]:    233687    165551    133871    149981     68647     85601     61434     59178    157682    171378     99239     87811    137168    151134    124636     76437 
average row accesses per activate:
dram[0]:  1.065009  1.064559  1.058729  1.071242  1.058128  1.057721  1.054991  1.057812  1.065781  1.069049  1.069617  1.069518  1.061960  1.068129  1.053755  1.058055 
dram[1]:  1.066415  1.059387  1.058970  1.065215  1.059387  1.061012  1.062613  1.057029  1.058484  1.062799  1.061346  1.065967  1.061294  1.057369  1.054448  1.062653 
dram[2]:  1.059653  1.058955  1.064633  1.062025  1.056582  1.058696  1.056463  1.053462  1.062836  1.054631  1.062044  1.060416  1.057817  1.060489  1.055764  1.051691 
dram[3]:  1.063581  1.061276  1.059366  1.062953  1.058460  1.061349  1.058120  1.057207  1.062204  1.055098  1.057711  1.061424  1.056228  1.060634  1.062393  1.056352 
dram[4]:  1.058294  1.060846  1.056028  1.058974  1.055376  1.057357  1.058830  1.054287  1.054523  1.060535  1.056920  1.063416  1.061262  1.059219  1.058269  1.067571 
dram[5]:  1.059667  1.062222  1.057456  1.061905  1.057505  1.052408  1.051864  1.057041  1.069433  1.068670  1.061049  1.066709  1.060174  1.060719  1.055095  1.056616 
dram[6]:  1.066605  1.059464  1.058144  1.063750  1.057428  1.057905  1.055141  1.061879  1.060381  1.069721  1.059313  1.062634  1.059187  1.058683  1.058602  1.058367 
dram[7]:  1.058311  1.057200  1.064369  1.061587  1.055226  1.055179  1.060836  1.054258  1.059998  1.059709  1.061574  1.063109  1.060141  1.060271  1.060609  1.060949 
dram[8]:  1.056297  1.066436  1.063488  1.064005  1.055845  1.063453  1.053310  1.054464  1.062188  1.062688  1.061609  1.063653  1.052057  1.060616  1.061215  1.060527 
dram[9]:  1.069373  1.063519  1.063490  1.066021  1.060499  1.059321  1.055435  1.057350  1.062142  1.069064  1.065648  1.066242  1.063385  1.059576  1.060561  1.058030 
dram[10]:  1.065048  1.059259  1.065710  1.059261  1.055519  1.054194  1.057708  1.058265  1.070582  1.061545  1.060422  1.064176  1.058063  1.055591  1.056399  1.064431 
dram[11]:  1.058974  1.062889  1.061118  1.059414  1.058281  1.055239  1.052152  1.056699  1.057780  1.059330  1.060168  1.062579  1.058470  1.057967  1.057167  1.055654 
average row locality = 17275059/16294192 = 1.060197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     90641     90001     87759     91023     87864     88729     86931     87539     90844     91988     90997     91291     90182     92461     88473     88459 
dram[1]:     88951     90923     86876     89969     87663     88133     87668     89015     88229     90728     89798     92256     89684     90685     87398     90484 
dram[2]:     87988     87961     88732     89125     86466     87823     86637     86290     90986     87857     88700     89382     88658     89135     87570     86406 
dram[3]:     89287     89137     87877     87845     87505     87136     86591     86525     88209     87840     88602     88183     87630     88971     88209     87872 
dram[4]:     88717     90732     86272     89319     86865     88694     87517     88336     88172     89926     87765     90535     89465     89168     87992     90848 
dram[5]:     88953     90454     88379     88395     87109     86539     86890     86768     90418     90922     89023     92158     88741     89819     88266     89350 
dram[6]:     90424     90550     89043     90338     87060     87926     86855     88792     90456     92274     89684     91436     89422     90402     88603     89243 
dram[7]:     90186     88449     89082     88139     87102     87498     88542     87001     90039     90184     91107     89813     89814     88260     88926     89244 
dram[8]:     86334     88815     87939     89506     84461     87007     86332     86387     88378     89442     88872     90621     86177     88657     88232     88750 
dram[9]:     90049     91635     89029     89953     87511     89081     86709     88871     89064     91474     90913     91779     90124     91039     88843     89101 
dram[10]:     89662     87746     88822     88183     86006     86568     87370     87375     89666     89989     89572     91059     89230     87983     88016     88635 
dram[11]:     87827     90445     87638     88734     86498     86911     86477     87227     89144     89680     89755     90056     87771     89285     87263     87962 
total dram reads = 17048818
bank skew: 92461/84461 = 1.09
chip skew: 1435182/1405910 = 1.02
number of total write accesses:
dram[0]:      1666      1657      1630      1678      1590      1595      1569      1601      1572      1636      1614      1599      1651      1696      1680      1703 
dram[1]:      1657      1686      1671      1683      1522      1636      1534      1590      1596      1605      1584      1674      1657      1633      1674      1712 
dram[2]:      1600      1615      1665      1643      1584      1617      1599      1546      1636      1556      1601      1634      1650      1688      1638      1663 
dram[3]:      1598      1591      1658      1650      1627      1595      1547      1549      1616      1575      1624      1639      1623      1672      1686      1757 
dram[4]:      1692      1602      1620      1665      1621      1642      1573      1621      1550      1597      1660      1594      1646      1625      1713      1672 
dram[5]:      1642      1591      1650      1694      1623      1558      1573      1667      1646      1574      1616      1619      1688      1667      1735      1711 
dram[6]:      1614      1617      1587      1613      1563      1613      1609      1558      1584      1637      1647      1670      1677      1628      1646      1670 
dram[7]:      1583      1670      1677      1628      1566      1591      1618      1567      1604      1609      1649      1634      1642      1728      1686      1725 
dram[8]:      1643      1668      1638      1590      1619      1617      1561      1607      1568      1608      1644      1616      1655      1688      1711      1722 
dram[9]:      1641      1669      1613      1633      1636      1645      1616      1607      1611      1631      1596      1642      1672      1648      1662      1663 
dram[10]:      1649      1658      1606      1602      1615      1573      1507      1562      1586      1604      1654      1616      1639      1646      1659      1683 
dram[11]:      1630      1626      1628      1648      1580      1576      1583      1542      1547      1576      1573      1602      1705      1663      1652      1707 
total dram writes = 312687
bank skew: 1757/1507 = 1.17
chip skew: 26254/25838 = 1.02
average mf latency per bank:
dram[0]:       2514      2218      2420      2199      2362      2126      2289      2088      4120      2939      3102      2688      3072      2524      2767      2362
dram[1]:       2803      2871      2720      2793      2666      2710      2569      2626      4577      4783      3666      3777      3041      3263      2996      3066
dram[2]:       1977      1930      1861      1942      1815      1814      1754      1817      2590      2794      2574      2412      2088      2057      2026      2035
dram[3]:       1827      1922      1760      1833      1674      1814      1786      1786      2682      2541      2414      2646      2015      2099      1902      2007
dram[4]:       1866      2253      1765      2120      1686      2052      2288      2032      2535      3547      2341      2826      1995      2623      1938      2344
dram[5]:       2295      2160      2215      2117      2100      2049      2091      2015      3135      3086      3058      2580      2613      2419      2433      2257
dram[6]:       1981      2389      1893      2303      1853      2245      1826      2297      2796      3166      2493      3195      2271      2635      2203      2636
dram[7]:       1921      1887      1859      1750      1856      1708      1824      1729      2959      2473      2475      2297      3176      2094      2059      1977
dram[8]:       2054      2511      1857      2273      1853      2318      1796      2173      2955      3873      2408      2852      2161      2689      2030      2493
dram[9]:       3105      2706      3049      2622      2919      2552      2941      2486      5169      4277      4022      3343      3531      2943      3382      2834
dram[10]:       2149      1973      2124      1842      2035      1735      1978      1736      3162      2549      2602      2281      2265      2157      2241      2016
dram[11]:       1895      1908      1810      1848      1744      1751      1691      1754      3057      3103      2256      2293      2145      2211      2039      2055
maximum mf latency per bank:
dram[0]:      10033      8084      9093      7972      8232      6668     10078      6295      9203      7526     10447      6837      9092      6547      9115      6985
dram[1]:       9008      8058      8956      7947      8099      7689      9251      8132      8518      7723      9057      7927      7974      7482      8355      9190
dram[2]:       7802      7108      6821      8215      7795      6737      8784      6648      7740      6538      6842      6737      6508      6692      6840      6640
dram[3]:       6868      6925      6896      6404      7181      5837      7630      6770      6343      8468      6314      6066      6729      6440      6694      7641
dram[4]:       6590      8492      6575      6540      6035      7829      5998      8227      7506      8687      6407      8369      6600      6435      6796      7396
dram[5]:       8429      7460      7628      7925     10410      7040      7696      7013      8153      7451      8388      7644      8913      7302      9149      8176
dram[6]:       6646      7344      6437      6640      7523      7133      7035      7825      7434      7666      6812      8462      6930      7372      6599      9051
dram[7]:       8598      6248      6076      7244      6445      6943      7630      8252      7540      6408      6660      7903      6528      6813      8760      6892
dram[8]:       6068      8603      7296      7695      6597      9301      5958      9259      7408      7726      7672      8635      6890     10325      7316      9339
dram[9]:       9525      8299      9391      8672      8966     10881      8627      9820      8724      8304      8376      8332      9265      8120      7899      8109
dram[10]:       7481      7525      9462      7646      7708      7164      8974      7033     10248      6057      8518      7719      8580      6390      7675      6288
dram[11]:       6734      6781      6138      8531      5994      7717      6115      6220      6055      7003      8219      9521      6385      6502      8283      5792

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21140765 n_act=1368116 n_pre=1368100 n_ref_event=0 n_req=1454051 n_rd=1435182 n_rd_L2_A=0 n_write=0 n_wr_bk=26137 bw_util=0.2375
n_activity=19587007 dram_eff=0.2984
bk0: 90641a 11993336i bk1: 90001a 12035320i bk2: 87759a 12273476i bk3: 91023a 11944444i bk4: 87864a 12269773i bk5: 88729a 12183396i bk6: 86931a 12367948i bk7: 87539a 12278335i bk8: 90844a 11847992i bk9: 91988a 11724283i bk10: 90997a 11914362i bk11: 91291a 11885268i bk12: 90182a 12006908i bk13: 92461a 11704203i bk14: 88473a 12187098i bk15: 88459a 12245289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059105
Row_Buffer_Locality_read = 0.058371
Row_Buffer_Locality_write = 0.114950
Bank_Level_Parallism = 10.718233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.034877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.237478 
total_CMD = 24614001 
util_bw = 5845276 
Wasted_Col = 12084023 
Wasted_Row = 998666 
Idle = 5686036 

BW Util Bottlenecks: 
RCDc_limit = 22120914 
RCDWRc_limit = 144165 
WTRc_limit = 938537 
RTWc_limit = 1970884 
CCDLc_limit = 1193010 
rwq = 0 
CCDLc_limit_alone = 1069244 
WTRc_limit_alone = 911656 
RTWc_limit_alone = 1873999 

Commands details: 
total_CMD = 24614001 
n_nop = 21140765 
Read = 1435182 
Write = 0 
L2_Alloc = 0 
L2_WB = 26137 
n_act = 1368116 
n_pre = 1368100 
n_ref = 0 
n_req = 1454051 
total_req = 1461319 

Dual Bus Interface Util: 
issued_total_row = 2736216 
issued_total_col = 1461319 
Row_Bus_Util =  0.111165 
CoL_Bus_Util = 0.059369 
Either_Row_CoL_Bus_Util = 0.141108 
Issued_on_Two_Bus_Simul_Util = 0.029426 
issued_two_Eff = 0.208537 
queue_avg = 31.191998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.192
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21131055 n_act=1364328 n_pre=1364312 n_ref_event=0 n_req=1447428 n_rd=1428460 n_rd_L2_A=0 n_write=0 n_wr_bk=26114 bw_util=0.2364
n_activity=19620687 dram_eff=0.2965
bk0: 88951a 12265646i bk1: 90923a 12107576i bk2: 86876a 12540776i bk3: 89969a 12133004i bk4: 87663a 12343861i bk5: 88133a 12352113i bk6: 87668a 12393181i bk7: 89015a 12224536i bk8: 88229a 12311672i bk9: 90728a 11968994i bk10: 89798a 12128239i bk11: 92256a 11952714i bk12: 89684a 12166437i bk13: 90685a 12067781i bk14: 87398a 12519730i bk15: 90484a 12081592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057416
Row_Buffer_Locality_read = 0.056704
Row_Buffer_Locality_write = 0.110976
Bank_Level_Parallism = 10.549674
Bank_Level_Parallism_Col = 2.077143
Bank_Level_Parallism_Ready = 1.036003
write_to_read_ratio_blp_rw_average = 0.058020
GrpLevelPara = 1.865182 

BW Util details:
bwutil = 0.236382 
total_CMD = 24614001 
util_bw = 5818296 
Wasted_Col = 12137779 
Wasted_Row = 1016229 
Idle = 5641697 

BW Util Bottlenecks: 
RCDc_limit = 22143003 
RCDWRc_limit = 146953 
WTRc_limit = 941321 
RTWc_limit = 1961461 
CCDLc_limit = 1160277 
rwq = 0 
CCDLc_limit_alone = 1038353 
WTRc_limit_alone = 914362 
RTWc_limit_alone = 1866496 

Commands details: 
total_CMD = 24614001 
n_nop = 21131055 
Read = 1428460 
Write = 0 
L2_Alloc = 0 
L2_WB = 26114 
n_act = 1364328 
n_pre = 1364312 
n_ref = 0 
n_req = 1447428 
total_req = 1454574 

Dual Bus Interface Util: 
issued_total_row = 2728640 
issued_total_col = 1454574 
Row_Bus_Util =  0.110857 
CoL_Bus_Util = 0.059095 
Either_Row_CoL_Bus_Util = 0.141503 
Issued_on_Two_Bus_Simul_Util = 0.028450 
issued_two_Eff = 0.201056 
queue_avg = 30.421604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21167049 n_act=1349467 n_pre=1349451 n_ref_event=0 n_req=1428452 n_rd=1409716 n_rd_L2_A=0 n_write=0 n_wr_bk=25935 bw_util=0.2333
n_activity=19606241 dram_eff=0.2929
bk0: 87988a 12571456i bk1: 87961a 12555142i bk2: 88732a 12426081i bk3: 89125a 12413113i bk4: 86466a 12763483i bk5: 87823a 12566695i bk6: 86637a 12683541i bk7: 86290a 12719352i bk8: 90986a 12194349i bk9: 87857a 12600409i bk10: 88700a 12572103i bk11: 89382a 12461552i bk12: 88658a 12534006i bk13: 89135a 12425213i bk14: 87570a 12657179i bk15: 86406a 12791489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055300
Row_Buffer_Locality_read = 0.054556
Row_Buffer_Locality_write = 0.111336
Bank_Level_Parallism = 10.283096
Bank_Level_Parallism_Col = 2.054848
Bank_Level_Parallism_Ready = 1.034468
write_to_read_ratio_blp_rw_average = 0.055047
GrpLevelPara = 1.847779 

BW Util details:
bwutil = 0.233306 
total_CMD = 24614001 
util_bw = 5742604 
Wasted_Col = 12122688 
Wasted_Row = 1072222 
Idle = 5676487 

BW Util Bottlenecks: 
RCDc_limit = 21992143 
RCDWRc_limit = 145453 
WTRc_limit = 927179 
RTWc_limit = 1831161 
CCDLc_limit = 1140997 
rwq = 0 
CCDLc_limit_alone = 1026002 
WTRc_limit_alone = 900961 
RTWc_limit_alone = 1742384 

Commands details: 
total_CMD = 24614001 
n_nop = 21167049 
Read = 1409716 
Write = 0 
L2_Alloc = 0 
L2_WB = 25935 
n_act = 1349467 
n_pre = 1349451 
n_ref = 0 
n_req = 1428452 
total_req = 1435651 

Dual Bus Interface Util: 
issued_total_row = 2698918 
issued_total_col = 1435651 
Row_Bus_Util =  0.109650 
CoL_Bus_Util = 0.058327 
Either_Row_CoL_Bus_Util = 0.140040 
Issued_on_Two_Bus_Simul_Util = 0.027936 
issued_two_Eff = 0.199486 
queue_avg = 28.232241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21177295 n_act=1345918 n_pre=1345902 n_ref_event=0 n_req=1426198 n_rd=1407419 n_rd_L2_A=0 n_write=0 n_wr_bk=26007 bw_util=0.2329
n_activity=19606944 dram_eff=0.2924
bk0: 89287a 12308995i bk1: 89137a 12402304i bk2: 87877a 12514361i bk3: 87845a 12502325i bk4: 87505a 12547165i bk5: 87136a 12629385i bk6: 86591a 12762687i bk7: 86525a 12698277i bk8: 88209a 12525623i bk9: 87840a 12558226i bk10: 88602a 12497904i bk11: 88183a 12591053i bk12: 87630a 12551603i bk13: 88971a 12408388i bk14: 88209a 12536187i bk15: 87872a 12511808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056294
Row_Buffer_Locality_read = 0.055560
Row_Buffer_Locality_write = 0.111295
Bank_Level_Parallism = 10.305316
Bank_Level_Parallism_Col = 2.057685
Bank_Level_Parallism_Ready = 1.034325
write_to_read_ratio_blp_rw_average = 0.056572
GrpLevelPara = 1.848797 

BW Util details:
bwutil = 0.232945 
total_CMD = 24614001 
util_bw = 5733704 
Wasted_Col = 12109798 
Wasted_Row = 1092835 
Idle = 5677664 

BW Util Bottlenecks: 
RCDc_limit = 21932780 
RCDWRc_limit = 145572 
WTRc_limit = 925433 
RTWc_limit = 1875367 
CCDLc_limit = 1148705 
rwq = 0 
CCDLc_limit_alone = 1029660 
WTRc_limit_alone = 898478 
RTWc_limit_alone = 1783277 

Commands details: 
total_CMD = 24614001 
n_nop = 21177295 
Read = 1407419 
Write = 0 
L2_Alloc = 0 
L2_WB = 26007 
n_act = 1345918 
n_pre = 1345902 
n_ref = 0 
n_req = 1426198 
total_req = 1433426 

Dual Bus Interface Util: 
issued_total_row = 2691820 
issued_total_col = 1433426 
Row_Bus_Util =  0.109361 
CoL_Bus_Util = 0.058236 
Either_Row_CoL_Bus_Util = 0.139624 
Issued_on_Two_Bus_Simul_Util = 0.027974 
issued_two_Eff = 0.200349 
queue_avg = 28.406536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21141069 n_act=1359170 n_pre=1359154 n_ref_event=0 n_req=1439193 n_rd=1420323 n_rd_L2_A=0 n_write=0 n_wr_bk=26093 bw_util=0.2351
n_activity=19646299 dram_eff=0.2945
bk0: 88717a 12467496i bk1: 90732a 12256696i bk2: 86272a 12817517i bk3: 89319a 12425328i bk4: 86865a 12725321i bk5: 88694a 12513730i bk6: 87517a 12559924i bk7: 88336a 12484184i bk8: 88172a 12561162i bk9: 89926a 12308771i bk10: 87765a 12575053i bk11: 90535a 12275148i bk12: 89465a 12368548i bk13: 89168a 12420211i bk14: 87992a 12483599i bk15: 90848a 12265695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055610
Row_Buffer_Locality_read = 0.054895
Row_Buffer_Locality_write = 0.109433
Bank_Level_Parallism = 10.328094
Bank_Level_Parallism_Col = 2.061668
Bank_Level_Parallism_Ready = 1.034610
write_to_read_ratio_blp_rw_average = 0.055621
GrpLevelPara = 1.851590 

BW Util details:
bwutil = 0.235056 
total_CMD = 24614001 
util_bw = 5785664 
Wasted_Col = 12161603 
Wasted_Row = 1046280 
Idle = 5620454 

BW Util Bottlenecks: 
RCDc_limit = 22120776 
RCDWRc_limit = 147344 
WTRc_limit = 937823 
RTWc_limit = 1864634 
CCDLc_limit = 1158032 
rwq = 0 
CCDLc_limit_alone = 1040594 
WTRc_limit_alone = 911296 
RTWc_limit_alone = 1773723 

Commands details: 
total_CMD = 24614001 
n_nop = 21141069 
Read = 1420323 
Write = 0 
L2_Alloc = 0 
L2_WB = 26093 
n_act = 1359170 
n_pre = 1359154 
n_ref = 0 
n_req = 1439193 
total_req = 1446416 

Dual Bus Interface Util: 
issued_total_row = 2718324 
issued_total_col = 1446416 
Row_Bus_Util =  0.110438 
CoL_Bus_Util = 0.058764 
Either_Row_CoL_Bus_Util = 0.141096 
Issued_on_Two_Bus_Simul_Util = 0.028106 
issued_two_Eff = 0.199200 
queue_avg = 28.840055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21151285 n_act=1359577 n_pre=1359561 n_ref_event=0 n_req=1441086 n_rd=1422184 n_rd_L2_A=0 n_write=0 n_wr_bk=26254 bw_util=0.2354
n_activity=19621700 dram_eff=0.2953
bk0: 88953a 12334708i bk1: 90454a 12181556i bk2: 88379a 12464614i bk3: 88395a 12472897i bk4: 87109a 12579021i bk5: 86539a 12713500i bk6: 86890a 12542106i bk7: 86768a 12522580i bk8: 90418a 12055536i bk9: 90922a 12048440i bk10: 89023a 12339382i bk11: 92158a 11961160i bk12: 88741a 12345909i bk13: 89819a 12263160i bk14: 88266a 12422864i bk15: 89350a 12339040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056566
Row_Buffer_Locality_read = 0.055896
Row_Buffer_Locality_write = 0.106973
Bank_Level_Parallism = 10.451548
Bank_Level_Parallism_Col = 2.064811
Bank_Level_Parallism_Ready = 1.034404
write_to_read_ratio_blp_rw_average = 0.055549
GrpLevelPara = 1.855622 

BW Util details:
bwutil = 0.235384 
total_CMD = 24614001 
util_bw = 5793752 
Wasted_Col = 12120927 
Wasted_Row = 1041077 
Idle = 5658245 

BW Util Bottlenecks: 
RCDc_limit = 22079503 
RCDWRc_limit = 148490 
WTRc_limit = 934914 
RTWc_limit = 1859534 
CCDLc_limit = 1161755 
rwq = 0 
CCDLc_limit_alone = 1044358 
WTRc_limit_alone = 907995 
RTWc_limit_alone = 1769056 

Commands details: 
total_CMD = 24614001 
n_nop = 21151285 
Read = 1422184 
Write = 0 
L2_Alloc = 0 
L2_WB = 26254 
n_act = 1359577 
n_pre = 1359561 
n_ref = 0 
n_req = 1441086 
total_req = 1448438 

Dual Bus Interface Util: 
issued_total_row = 2719138 
issued_total_col = 1448438 
Row_Bus_Util =  0.110471 
CoL_Bus_Util = 0.058846 
Either_Row_CoL_Bus_Util = 0.140681 
Issued_on_Two_Bus_Simul_Util = 0.028637 
issued_two_Eff = 0.203557 
queue_avg = 29.019833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0198
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21118006 n_act=1368540 n_pre=1368524 n_ref_event=0 n_req=1451305 n_rd=1432508 n_rd_L2_A=0 n_write=0 n_wr_bk=25933 bw_util=0.237
n_activity=19649395 dram_eff=0.2969
bk0: 90424a 12194693i bk1: 90550a 12112357i bk2: 89043a 12342519i bk3: 90338a 12193339i bk4: 87060a 12538520i bk5: 87926a 12428449i bk6: 86855a 12525659i bk7: 88792a 12194689i bk8: 90456a 12066883i bk9: 92274a 11906088i bk10: 89684a 12197017i bk11: 91436a 11941139i bk12: 89422a 12281890i bk13: 90402a 12163247i bk14: 88603a 12378608i bk15: 89243a 12281423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057033
Row_Buffer_Locality_read = 0.056308
Row_Buffer_Locality_write = 0.112252
Bank_Level_Parallism = 10.525575
Bank_Level_Parallism_Col = 2.074209
Bank_Level_Parallism_Ready = 1.034370
write_to_read_ratio_blp_rw_average = 0.056720
GrpLevelPara = 1.862809 

BW Util details:
bwutil = 0.237010 
total_CMD = 24614001 
util_bw = 5833764 
Wasted_Col = 12157128 
Wasted_Row = 1006720 
Idle = 5616389 

BW Util Bottlenecks: 
RCDc_limit = 22210769 
RCDWRc_limit = 145080 
WTRc_limit = 935554 
RTWc_limit = 1921596 
CCDLc_limit = 1168550 
rwq = 0 
CCDLc_limit_alone = 1048194 
WTRc_limit_alone = 909291 
RTWc_limit_alone = 1827503 

Commands details: 
total_CMD = 24614001 
n_nop = 21118006 
Read = 1432508 
Write = 0 
L2_Alloc = 0 
L2_WB = 25933 
n_act = 1368540 
n_pre = 1368524 
n_ref = 0 
n_req = 1451305 
total_req = 1458441 

Dual Bus Interface Util: 
issued_total_row = 2737064 
issued_total_col = 1458441 
Row_Bus_Util =  0.111199 
CoL_Bus_Util = 0.059252 
Either_Row_CoL_Bus_Util = 0.142033 
Issued_on_Two_Bus_Simul_Util = 0.028419 
issued_two_Eff = 0.200089 
queue_avg = 30.125248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21140764 n_act=1361228 n_pre=1361212 n_ref_event=0 n_req=1442346 n_rd=1423386 n_rd_L2_A=0 n_write=0 n_wr_bk=26177 bw_util=0.2356
n_activity=19612762 dram_eff=0.2956
bk0: 90186a 12240872i bk1: 88449a 12454912i bk2: 89082a 12402758i bk3: 88139a 12495894i bk4: 87102a 12642656i bk5: 87498a 12539213i bk6: 88542a 12349623i bk7: 87001a 12543044i bk8: 90039a 12264081i bk9: 90184a 12228251i bk10: 91107a 12149878i bk11: 89813a 12288426i bk12: 89814a 12341133i bk13: 88260a 12562367i bk14: 88926a 12394672i bk15: 89244a 12318912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056246
Row_Buffer_Locality_read = 0.055488
Row_Buffer_Locality_write = 0.113133
Bank_Level_Parallism = 10.419716
Bank_Level_Parallism_Col = 2.066862
Bank_Level_Parallism_Ready = 1.035438
write_to_read_ratio_blp_rw_average = 0.055522
GrpLevelPara = 1.856848 

BW Util details:
bwutil = 0.235567 
total_CMD = 24614001 
util_bw = 5798252 
Wasted_Col = 12121928 
Wasted_Row = 1031640 
Idle = 5662181 

BW Util Bottlenecks: 
RCDc_limit = 22109303 
RCDWRc_limit = 146466 
WTRc_limit = 939779 
RTWc_limit = 1856583 
CCDLc_limit = 1162365 
rwq = 0 
CCDLc_limit_alone = 1046043 
WTRc_limit_alone = 913595 
RTWc_limit_alone = 1766445 

Commands details: 
total_CMD = 24614001 
n_nop = 21140764 
Read = 1423386 
Write = 0 
L2_Alloc = 0 
L2_WB = 26177 
n_act = 1361228 
n_pre = 1361212 
n_ref = 0 
n_req = 1442346 
total_req = 1449563 

Dual Bus Interface Util: 
issued_total_row = 2722440 
issued_total_col = 1449563 
Row_Bus_Util =  0.110605 
CoL_Bus_Util = 0.058892 
Either_Row_CoL_Bus_Util = 0.141108 
Issued_on_Two_Bus_Simul_Util = 0.028389 
issued_two_Eff = 0.201186 
queue_avg = 28.141836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1418
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21176200 n_act=1344035 n_pre=1344019 n_ref_event=0 n_req=1424878 n_rd=1405910 n_rd_L2_A=0 n_write=0 n_wr_bk=26155 bw_util=0.2327
n_activity=19572391 dram_eff=0.2927
bk0: 86334a 12705619i bk1: 88815a 12429384i bk2: 87939a 12573986i bk3: 89506a 12380154i bk4: 84461a 12937768i bk5: 87007a 12633067i bk6: 86332a 12694042i bk7: 86387a 12709404i bk8: 88378a 12410890i bk9: 89442a 12332119i bk10: 88872a 12428317i bk11: 90621a 12185055i bk12: 86177a 12787865i bk13: 88657a 12483566i bk14: 88232a 12487067i bk15: 88750a 12416941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056742
Row_Buffer_Locality_read = 0.055996
Row_Buffer_Locality_write = 0.112031
Bank_Level_Parallism = 10.321972
Bank_Level_Parallism_Col = 2.056255
Bank_Level_Parallism_Ready = 1.034283
write_to_read_ratio_blp_rw_average = 0.055865
GrpLevelPara = 1.848834 

BW Util details:
bwutil = 0.232724 
total_CMD = 24614001 
util_bw = 5728260 
Wasted_Col = 12080194 
Wasted_Row = 1092668 
Idle = 5712879 

BW Util Bottlenecks: 
RCDc_limit = 21890649 
RCDWRc_limit = 147155 
WTRc_limit = 930775 
RTWc_limit = 1843925 
CCDLc_limit = 1138050 
rwq = 0 
CCDLc_limit_alone = 1021471 
WTRc_limit_alone = 904283 
RTWc_limit_alone = 1753838 

Commands details: 
total_CMD = 24614001 
n_nop = 21176200 
Read = 1405910 
Write = 0 
L2_Alloc = 0 
L2_WB = 26155 
n_act = 1344035 
n_pre = 1344019 
n_ref = 0 
n_req = 1424878 
total_req = 1432065 

Dual Bus Interface Util: 
issued_total_row = 2688054 
issued_total_col = 1432065 
Row_Bus_Util =  0.109208 
CoL_Bus_Util = 0.058181 
Either_Row_CoL_Bus_Util = 0.139669 
Issued_on_Two_Bus_Simul_Util = 0.027721 
issued_two_Eff = 0.198475 
queue_avg = 28.621603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21129019 n_act=1368697 n_pre=1368681 n_ref_event=0 n_req=1454238 n_rd=1435175 n_rd_L2_A=0 n_write=0 n_wr_bk=26185 bw_util=0.2375
n_activity=19634854 dram_eff=0.2977
bk0: 90049a 12032839i bk1: 91635a 11830748i bk2: 89029a 12155357i bk3: 89953a 12098927i bk4: 87511a 12285971i bk5: 89081a 12127739i bk6: 86709a 12424720i bk7: 88871a 12149059i bk8: 89064a 12157700i bk9: 91474a 11904703i bk10: 90913a 11826214i bk11: 91779a 11860470i bk12: 90124a 11972307i bk13: 91039a 11955110i bk14: 88843a 12118949i bk15: 89101a 12142959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058829
Row_Buffer_Locality_read = 0.058040
Row_Buffer_Locality_write = 0.118240
Bank_Level_Parallism = 10.679526
Bank_Level_Parallism_Col = 2.088216
Bank_Level_Parallism_Ready = 1.035742
write_to_read_ratio_blp_rw_average = 0.060181
GrpLevelPara = 1.872997 

BW Util details:
bwutil = 0.237484 
total_CMD = 24614001 
util_bw = 5845440 
Wasted_Col = 12125076 
Wasted_Row = 1010043 
Idle = 5633442 

BW Util Bottlenecks: 
RCDc_limit = 22165341 
RCDWRc_limit = 145381 
WTRc_limit = 943482 
RTWc_limit = 2042822 
CCDLc_limit = 1182414 
rwq = 0 
CCDLc_limit_alone = 1055153 
WTRc_limit_alone = 916661 
RTWc_limit_alone = 1942382 

Commands details: 
total_CMD = 24614001 
n_nop = 21129019 
Read = 1435175 
Write = 0 
L2_Alloc = 0 
L2_WB = 26185 
n_act = 1368697 
n_pre = 1368681 
n_ref = 0 
n_req = 1454238 
total_req = 1461360 

Dual Bus Interface Util: 
issued_total_row = 2737378 
issued_total_col = 1461360 
Row_Bus_Util =  0.111212 
CoL_Bus_Util = 0.059371 
Either_Row_CoL_Bus_Util = 0.141585 
Issued_on_Two_Bus_Simul_Util = 0.028998 
issued_two_Eff = 0.204809 
queue_avg = 31.930870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9309
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21164625 n_act=1352830 n_pre=1352814 n_ref_event=0 n_req=1434548 n_rd=1415882 n_rd_L2_A=0 n_write=0 n_wr_bk=25859 bw_util=0.2343
n_activity=19604473 dram_eff=0.2942
bk0: 89662a 12228764i bk1: 87746a 12483946i bk2: 88822a 12295653i bk3: 88183a 12441839i bk4: 86006a 12682929i bk5: 86568a 12658922i bk6: 87370a 12429893i bk7: 87375a 12482948i bk8: 89666a 12266723i bk9: 89989a 12196392i bk10: 89572a 12272023i bk11: 91059a 12098247i bk12: 89230a 12374280i bk13: 87983a 12538999i bk14: 88016a 12397797i bk15: 88635a 12285392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056971
Row_Buffer_Locality_read = 0.056262
Row_Buffer_Locality_write = 0.110790
Bank_Level_Parallism = 10.426582
Bank_Level_Parallism_Col = 2.064960
Bank_Level_Parallism_Ready = 1.034946
write_to_read_ratio_blp_rw_average = 0.057108
GrpLevelPara = 1.854346 

BW Util details:
bwutil = 0.234296 
total_CMD = 24614001 
util_bw = 5766964 
Wasted_Col = 12114025 
Wasted_Row = 1066829 
Idle = 5666183 

BW Util Bottlenecks: 
RCDc_limit = 22006532 
RCDWRc_limit = 145506 
WTRc_limit = 916081 
RTWc_limit = 1903713 
CCDLc_limit = 1157195 
rwq = 0 
CCDLc_limit_alone = 1038549 
WTRc_limit_alone = 890170 
RTWc_limit_alone = 1810978 

Commands details: 
total_CMD = 24614001 
n_nop = 21164625 
Read = 1415882 
Write = 0 
L2_Alloc = 0 
L2_WB = 25859 
n_act = 1352830 
n_pre = 1352814 
n_ref = 0 
n_req = 1434548 
total_req = 1441741 

Dual Bus Interface Util: 
issued_total_row = 2705644 
issued_total_col = 1441741 
Row_Bus_Util =  0.109923 
CoL_Bus_Util = 0.058574 
Either_Row_CoL_Bus_Util = 0.140139 
Issued_on_Two_Bus_Simul_Util = 0.028358 
issued_two_Eff = 0.202358 
queue_avg = 29.441790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4418
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24614001 n_nop=21156932 n_act=1352381 n_pre=1352365 n_ref_event=0 n_req=1431336 n_rd=1412673 n_rd_L2_A=0 n_write=0 n_wr_bk=25838 bw_util=0.2338
n_activity=19603587 dram_eff=0.2935
bk0: 87827a 12587186i bk1: 90445a 12345961i bk2: 87638a 12692749i bk3: 88734a 12524538i bk4: 86498a 12852135i bk5: 86911a 12777253i bk6: 86477a 12788616i bk7: 87227a 12694615i bk8: 89144a 12397647i bk9: 89680a 12355423i bk10: 89755a 12369238i bk11: 90056a 12385748i bk12: 87771a 12604706i bk13: 89285a 12393688i bk14: 87263a 12617802i bk15: 87962a 12556131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055167
Row_Buffer_Locality_read = 0.054475
Row_Buffer_Locality_write = 0.107539
Bank_Level_Parallism = 10.280502
Bank_Level_Parallism_Col = 2.053999
Bank_Level_Parallism_Ready = 1.033843
write_to_read_ratio_blp_rw_average = 0.053976
GrpLevelPara = 1.847416 

BW Util details:
bwutil = 0.233771 
total_CMD = 24614001 
util_bw = 5754044 
Wasted_Col = 12124797 
Wasted_Row = 1062797 
Idle = 5672363 

BW Util Bottlenecks: 
RCDc_limit = 22032162 
RCDWRc_limit = 145912 
WTRc_limit = 927057 
RTWc_limit = 1799969 
CCDLc_limit = 1145125 
rwq = 0 
CCDLc_limit_alone = 1031114 
WTRc_limit_alone = 901023 
RTWc_limit_alone = 1711992 

Commands details: 
total_CMD = 24614001 
n_nop = 21156932 
Read = 1412673 
Write = 0 
L2_Alloc = 0 
L2_WB = 25838 
n_act = 1352381 
n_pre = 1352365 
n_ref = 0 
n_req = 1431336 
total_req = 1438511 

Dual Bus Interface Util: 
issued_total_row = 2704746 
issued_total_col = 1438511 
Row_Bus_Util =  0.109886 
CoL_Bus_Util = 0.058443 
Either_Row_CoL_Bus_Util = 0.140451 
Issued_on_Two_Bus_Simul_Util = 0.027878 
issued_two_Eff = 0.198488 
queue_avg = 27.795780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2060800, Miss = 715576, Miss_rate = 0.347, Pending_hits = 4260, Reservation_fails = 1832
L2_cache_bank[1]: Access = 1990402, Miss = 723375, Miss_rate = 0.363, Pending_hits = 4507, Reservation_fails = 1849
L2_cache_bank[2]: Access = 2005007, Miss = 708151, Miss_rate = 0.353, Pending_hits = 4264, Reservation_fails = 2045
L2_cache_bank[3]: Access = 2038783, Miss = 724077, Miss_rate = 0.355, Pending_hits = 4533, Reservation_fails = 183
L2_cache_bank[4]: Access = 2011309, Miss = 707620, Miss_rate = 0.352, Pending_hits = 3745, Reservation_fails = 1024
L2_cache_bank[5]: Access = 2040618, Miss = 705859, Miss_rate = 0.346, Pending_hits = 3781, Reservation_fails = 819
L2_cache_bank[6]: Access = 2105407, Miss = 705790, Miss_rate = 0.335, Pending_hits = 3678, Reservation_fails = 2948
L2_cache_bank[7]: Access = 2041972, Miss = 705384, Miss_rate = 0.345, Pending_hits = 3665, Reservation_fails = 10
L2_cache_bank[8]: Access = 2214859, Miss = 704633, Miss_rate = 0.318, Pending_hits = 3919, Reservation_fails = 34555
L2_cache_bank[9]: Access = 2110599, Miss = 719426, Miss_rate = 0.341, Pending_hits = 4170, Reservation_fails = 61162
L2_cache_bank[10]: Access = 2045017, Miss = 709647, Miss_rate = 0.347, Pending_hits = 4206, Reservation_fails = 16193
L2_cache_bank[11]: Access = 2009099, Miss = 716273, Miss_rate = 0.357, Pending_hits = 4210, Reservation_fails = 6774
L2_cache_bank[12]: Access = 2040795, Miss = 713415, Miss_rate = 0.350, Pending_hits = 4075, Reservation_fails = 4312
L2_cache_bank[13]: Access = 1990631, Miss = 722829, Miss_rate = 0.363, Pending_hits = 4263, Reservation_fails = 11838
L2_cache_bank[14]: Access = 2251337, Miss = 716666, Miss_rate = 0.318, Pending_hits = 3790, Reservation_fails = 7160
L2_cache_bank[15]: Access = 2024357, Miss = 710456, Miss_rate = 0.351, Pending_hits = 3698, Reservation_fails = 947
L2_cache_bank[16]: Access = 2072495, Miss = 698609, Miss_rate = 0.337, Pending_hits = 3770, Reservation_fails = 2032
L2_cache_bank[17]: Access = 2039883, Miss = 711069, Miss_rate = 0.349, Pending_hits = 4168, Reservation_fails = 2839
L2_cache_bank[18]: Access = 2072004, Miss = 714124, Miss_rate = 0.345, Pending_hits = 5177, Reservation_fails = 136009
L2_cache_bank[19]: Access = 2109830, Miss = 724813, Miss_rate = 0.344, Pending_hits = 4997, Reservation_fails = 126088
L2_cache_bank[20]: Access = 2046444, Miss = 710222, Miss_rate = 0.347, Pending_hits = 4240, Reservation_fails = 1407
L2_cache_bank[21]: Access = 2036475, Miss = 709412, Miss_rate = 0.348, Pending_hits = 4061, Reservation_fails = 6840
L2_cache_bank[22]: Access = 2112647, Miss = 704261, Miss_rate = 0.333, Pending_hits = 3852, Reservation_fails = 3353
L2_cache_bank[23]: Access = 2068975, Miss = 712188, Miss_rate = 0.344, Pending_hits = 3708, Reservation_fails = 243
L2_total_cache_accesses = 49539745
L2_total_cache_misses = 17093875
L2_total_cache_miss_rate = 0.3451
L2_total_cache_pending_hits = 98737
L2_total_cache_reservation_fails = 432462
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32099748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13969035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3079783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98737
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49247303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292442
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 887
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410944
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20631
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=49539745
icnt_total_pkts_simt_to_mem=49539745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49539745
Req_Network_cycles = 9598100
Req_Network_injected_packets_per_cycle =       5.1614 
Req_Network_conflicts_per_cycle =       8.5761
Req_Network_conflicts_per_cycle_util =      10.4143
Req_Bank_Level_Parallism =       6.2677
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.4978
Req_Network_out_buffer_full_per_cycle =       0.2831
Req_Network_out_buffer_avg_util =      24.1530

Reply_Network_injected_packets_num = 49539745
Reply_Network_cycles = 9598100
Reply_Network_injected_packets_per_cycle =        5.1614
Reply_Network_conflicts_per_cycle =        3.1282
Reply_Network_conflicts_per_cycle_util =       3.8299
Reply_Bank_Level_Parallism =       6.3192
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2699
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1720
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 47 min, 6 sec (53226 sec)
gpgpu_simulation_rate = 3153 (inst/sec)
gpgpu_simulation_rate = 180 (cycle/sec)
gpgpu_silicon_slowdown = 7583333x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 13.
	runtime [cuda_linear_base] = 53187593.687000 ms.
Verifying...
	iterations = 360493.
	runtime [verify] = 764.195000 ms.
Correct
GPGPU-Sim: *** exit detected ***
