{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721236822431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721236822432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:20:22 2024 " "Processing started: Wed Jul 17 14:20:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721236822432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236822432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236822432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721236822543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721236822543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/maquina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827415 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 mef.v(10) " "Verilog HDL Expression warning at mef.v(10): truncated literal to match 1 bits" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721236827416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.v 1 1 " "Found 1 design units, including 1 entities, in source file mef.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef " "Found entity 1: mef" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinacional.v 1 1 " "Found 1 design units, including 1 entities, in source file combinacional.v" { { "Info" "ISGN_ENTITY_NAME" "1 combinacional " "Found entity 1: combinacional" {  } { { "combinacional.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/combinacional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_5 " "Found entity 1: encoder_bcd_7seg_until_5" {  } { { "encoder_bcd_7seg_until_5.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/encoder_bcd_7seg_until_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_2.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_2 " "Found entity 1: encoder_bcd_7seg_until_2" {  } { { "encoder_bcd_7seg_until_2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/encoder_bcd_7seg_until_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_9.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_9 " "Found entity 1: encoder_bcd_7seg_until_9" {  } { { "encoder_bcd_7seg_until_9.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/encoder_bcd_7seg_until_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_1s " "Found entity 1: bcd_counter_1s" {  } { { "bcd_counter_1s.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2 " "Found entity 1: pbl2" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/pbl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_50mhz_to_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file from_50mhz_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_50mhz_to_1hz " "Found entity 1: from_50mhz_to_1hz" {  } { { "from_50mhz_to_1hz.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/from_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827419 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_comparator.v " "Can't analyze file -- file bcd_comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721236827419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_column_alternator.v 1 1 " "Found 1 design units, including 1 entities, in source file led_column_alternator.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_column_alternator " "Found entity 1: led_column_alternator" {  } { { "led_column_alternator.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/led_column_alternator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl1 " "Found entity 1: pbl1" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/pbl1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_D " "Found entity 1: flipflop_D" {  } { { "flipflop_D.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/flipflop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_10s.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_10s.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_10s " "Found entity 1: bcd_counter_10s" {  } { { "bcd_counter_10s.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_10s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1m.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_1m.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_1m " "Found entity 1: bcd_counter_1m" {  } { { "bcd_counter_1m.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_1m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_10m.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_10m.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_10m " "Found entity 1: bcd_counter_10m" {  } { { "bcd_counter_10m.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/bcd_counter_10m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_digit_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_digit_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_digit_alt " "Found entity 1: seven_seg_digit_alt" {  } { { "seven_seg_digit_alt.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/seven_seg_digit_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721236827422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mef " "Elaborating entity \"mef\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721236827456 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(38) " "Verilog HDL Case Statement warning at mef.v(38): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(47) " "Verilog HDL Case Statement warning at mef.v(47): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(56) " "Verilog HDL Case Statement warning at mef.v(56): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(63) " "Verilog HDL Case Statement warning at mef.v(63): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(99) " "Verilog HDL Case Statement warning at mef.v(99): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 99 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(109) " "Verilog HDL Case Statement warning at mef.v(109): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 109 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(119) " "Verilog HDL Case Statement warning at mef.v(119): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 119 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mef.v(129) " "Verilog HDL Case Statement warning at mef.v(129): case item expression covers a value already covered by a previous case item" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1721236827457 "|mef"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Gotejamento GND " "Pin \"Gotejamento\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236827638 "|mef|Gotejamento"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aspersao GND " "Pin \"Aspersao\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236827638 "|mef|Aspersao"} { "Warning" "WMLS_MLS_STUCK_PIN" "Limpando GND " "Pin \"Limpando\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236827638 "|mef|Limpando"} { "Warning" "WMLS_MLS_STUCK_PIN" "Erro GND " "Pin \"Erro\" is stuck at GND" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721236827638 "|mef|Erro"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721236827638 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721236827641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "No output dependent on input pin \"M\"" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721236827643 "|mef|M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ve " "No output dependent on input pin \"Ve\"" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721236827643 "|mef|Ve"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721236827643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721236827643 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721236827643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721236827643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721236827643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721236827664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:20:27 2024 " "Processing ended: Wed Jul 17 14:20:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721236827664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721236827664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721236827664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721236827664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721236828245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721236828246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:20:28 2024 " "Processing started: Wed Jul 17 14:20:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721236828246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721236828246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721236828246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721236828274 ""}
{ "Info" "0" "" "Project  = pbl2" {  } {  } 0 0 "Project  = pbl2" 0 0 "Fitter" 0 0 1721236828274 ""}
{ "Info" "0" "" "Revision = pbl2" {  } {  } 0 0 "Revision = pbl2" 0 0 "Fitter" 0 0 1721236828274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721236828310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721236828310 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721236828312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721236828364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721236828364 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721236828389 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721236828392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721236828420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721236828420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721236828420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721236828420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721236828420 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721236828420 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 15 " "No exact pin location assignment(s) for 8 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1721236828423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl2.sdc " "Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721236828446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721236828446 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721236828448 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721236828448 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721236828448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721236828448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          Clk " "   1.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721236828448 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721236828448 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721236828449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721236828449 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721236828450 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk Global clock in PIN 14 " "Automatically promoted signal \"Clk\" to use Global clock in PIN 14" {  } { { "mef.v" "" { Text "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/mef.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721236828451 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721236828451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721236828452 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721236828456 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721236828460 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721236828460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721236828460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721236828460 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 1 6 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1721236828460 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1721236828460 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721236828460 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 34 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721236828460 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 38 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721236828460 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1721236828460 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721236828460 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Al " "Node \"Al\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Al" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "T " "Node \"T\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Ua " "Node \"Ua\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Ua" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Us " "Node \"Us\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Us" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "column\[0\] " "Node \"column\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "column\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "column\[1\] " "Node \"column\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "column\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "column\[2\] " "Node \"column\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "column\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "column\[3\] " "Node \"column\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "column\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "column\[4\] " "Node \"column\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "column\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[0\] " "Node \"lines\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[1\] " "Node \"lines\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[2\] " "Node \"lines\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[3\] " "Node \"lines\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[4\] " "Node \"lines\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[5\] " "Node \"lines\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lines\[6\] " "Node \"lines\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lines\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segA " "Node \"segA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segB " "Node \"segB\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segC " "Node \"segC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segD " "Node \"segD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segE " "Node \"segE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segF " "Node \"segF\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segG " "Node \"segG\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit\[0\] " "Node \"seven_seg_digit\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit\[1\] " "Node \"seven_seg_digit\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit\[2\] " "Node \"seven_seg_digit\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit\[3\] " "Node \"seven_seg_digit\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "working " "Node \"working\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "working" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1721236828463 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1721236828463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721236828463 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721236828465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721236828539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721236828549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721236828550 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721236828661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721236828661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721236828667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721236828708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721236828708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721236828719 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721236828719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721236828719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721236828727 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721236828732 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1721236828735 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721236828735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/output_files/pbl2.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/CD-PBL3-M-quina-de-Estados/output_files/pbl2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721236828749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721236828755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:20:28 2024 " "Processing ended: Wed Jul 17 14:20:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721236828755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721236828755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721236828755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721236828755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721236829395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721236829396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:20:29 2024 " "Processing started: Wed Jul 17 14:20:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721236829396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721236829396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721236829396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721236829521 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721236829530 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721236829532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721236829573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:20:29 2024 " "Processing ended: Wed Jul 17 14:20:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721236829573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721236829573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721236829573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721236829573 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721236829664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721236830163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721236830164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:20:30 2024 " "Processing started: Wed Jul 17 14:20:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721236830164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721236830164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl2 -c pbl2 " "Command: quartus_sta pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721236830164 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721236830194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721236830244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721236830244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721236830301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721236830301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721236830365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721236830392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl2.sdc " "Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721236830404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721236830404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721236830404 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721236830404 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721236830405 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721236830408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721236830408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.242 " "Worst-case setup slack is -1.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242              -3.714 Clk  " "   -1.242              -3.714 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721236830409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.677 " "Worst-case hold slack is 1.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.677               0.000 Clk  " "    1.677               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721236830409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721236830410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721236830410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Clk  " "   -2.289              -2.289 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721236830410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721236830410 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721236830412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721236830414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721236830414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721236830420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:20:30 2024 " "Processing ended: Wed Jul 17 14:20:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721236830420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721236830420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721236830420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721236830420 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721236830487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721236834550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721236834550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 14:20:34 2024 " "Processing started: Wed Jul 17 14:20:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721236834550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721236834550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pbl2 -c pbl2 --netlist_type=sgate " "Command: quartus_npp pbl2 -c pbl2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721236834550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1721236834598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721236834601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 14:20:34 2024 " "Processing ended: Wed Jul 17 14:20:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721236834601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721236834601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721236834601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721236834601 ""}
