
WSN_Gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006854  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  08006964  08006964  00016964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c68  08006c68  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c68  08006c68  00016c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c70  08006c70  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c70  08006c70  00016c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c74  08006c74  00016c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006c78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000130c  20000080  08006cf4  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000138c  08006cf4  0002138c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2a1  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000389f  00000000  00000000  0003b346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001480  00000000  00000000  0003ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001338  00000000  00000000  00040068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac6b  00000000  00000000  000413a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001621b  00000000  00000000  0005c00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000966e1  00000000  00000000  00072226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00108907  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ad4  00000000  00000000  0010895c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	0800694c 	.word	0x0800694c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	0800694c 	.word	0x0800694c

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b96e 	b.w	8000444 <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9e08      	ldr	r6, [sp, #32]
 8000186:	460d      	mov	r5, r1
 8000188:	4604      	mov	r4, r0
 800018a:	468e      	mov	lr, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	f040 8083 	bne.w	8000298 <__udivmoddi4+0x118>
 8000192:	428a      	cmp	r2, r1
 8000194:	4617      	mov	r7, r2
 8000196:	d947      	bls.n	8000228 <__udivmoddi4+0xa8>
 8000198:	fab2 f382 	clz	r3, r2
 800019c:	b14b      	cbz	r3, 80001b2 <__udivmoddi4+0x32>
 800019e:	f1c3 0120 	rsb	r1, r3, #32
 80001a2:	fa05 fe03 	lsl.w	lr, r5, r3
 80001a6:	fa20 f101 	lsr.w	r1, r0, r1
 80001aa:	409f      	lsls	r7, r3
 80001ac:	ea41 0e0e 	orr.w	lr, r1, lr
 80001b0:	409c      	lsls	r4, r3
 80001b2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001b6:	fbbe fcf8 	udiv	ip, lr, r8
 80001ba:	fa1f f987 	uxth.w	r9, r7
 80001be:	fb08 e21c 	mls	r2, r8, ip, lr
 80001c2:	fb0c f009 	mul.w	r0, ip, r9
 80001c6:	0c21      	lsrs	r1, r4, #16
 80001c8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001cc:	4290      	cmp	r0, r2
 80001ce:	d90a      	bls.n	80001e6 <__udivmoddi4+0x66>
 80001d0:	18ba      	adds	r2, r7, r2
 80001d2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80001d6:	f080 8118 	bcs.w	800040a <__udivmoddi4+0x28a>
 80001da:	4290      	cmp	r0, r2
 80001dc:	f240 8115 	bls.w	800040a <__udivmoddi4+0x28a>
 80001e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80001e4:	443a      	add	r2, r7
 80001e6:	1a12      	subs	r2, r2, r0
 80001e8:	fbb2 f0f8 	udiv	r0, r2, r8
 80001ec:	fb08 2210 	mls	r2, r8, r0, r2
 80001f0:	fb00 f109 	mul.w	r1, r0, r9
 80001f4:	b2a4      	uxth	r4, r4
 80001f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80001fa:	42a1      	cmp	r1, r4
 80001fc:	d909      	bls.n	8000212 <__udivmoddi4+0x92>
 80001fe:	193c      	adds	r4, r7, r4
 8000200:	f100 32ff 	add.w	r2, r0, #4294967295
 8000204:	f080 8103 	bcs.w	800040e <__udivmoddi4+0x28e>
 8000208:	42a1      	cmp	r1, r4
 800020a:	f240 8100 	bls.w	800040e <__udivmoddi4+0x28e>
 800020e:	3802      	subs	r0, #2
 8000210:	443c      	add	r4, r7
 8000212:	1a64      	subs	r4, r4, r1
 8000214:	2100      	movs	r1, #0
 8000216:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800021a:	b11e      	cbz	r6, 8000224 <__udivmoddi4+0xa4>
 800021c:	2200      	movs	r2, #0
 800021e:	40dc      	lsrs	r4, r3
 8000220:	e9c6 4200 	strd	r4, r2, [r6]
 8000224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000228:	b902      	cbnz	r2, 800022c <__udivmoddi4+0xac>
 800022a:	deff      	udf	#255	; 0xff
 800022c:	fab2 f382 	clz	r3, r2
 8000230:	2b00      	cmp	r3, #0
 8000232:	d14f      	bne.n	80002d4 <__udivmoddi4+0x154>
 8000234:	1a8d      	subs	r5, r1, r2
 8000236:	2101      	movs	r1, #1
 8000238:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800023c:	fa1f f882 	uxth.w	r8, r2
 8000240:	fbb5 fcfe 	udiv	ip, r5, lr
 8000244:	fb0e 551c 	mls	r5, lr, ip, r5
 8000248:	fb08 f00c 	mul.w	r0, r8, ip
 800024c:	0c22      	lsrs	r2, r4, #16
 800024e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000252:	42a8      	cmp	r0, r5
 8000254:	d907      	bls.n	8000266 <__udivmoddi4+0xe6>
 8000256:	197d      	adds	r5, r7, r5
 8000258:	f10c 32ff 	add.w	r2, ip, #4294967295
 800025c:	d202      	bcs.n	8000264 <__udivmoddi4+0xe4>
 800025e:	42a8      	cmp	r0, r5
 8000260:	f200 80e9 	bhi.w	8000436 <__udivmoddi4+0x2b6>
 8000264:	4694      	mov	ip, r2
 8000266:	1a2d      	subs	r5, r5, r0
 8000268:	fbb5 f0fe 	udiv	r0, r5, lr
 800026c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000270:	fb08 f800 	mul.w	r8, r8, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027a:	45a0      	cmp	r8, r4
 800027c:	d907      	bls.n	800028e <__udivmoddi4+0x10e>
 800027e:	193c      	adds	r4, r7, r4
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	d202      	bcs.n	800028c <__udivmoddi4+0x10c>
 8000286:	45a0      	cmp	r8, r4
 8000288:	f200 80d9 	bhi.w	800043e <__udivmoddi4+0x2be>
 800028c:	4610      	mov	r0, r2
 800028e:	eba4 0408 	sub.w	r4, r4, r8
 8000292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000296:	e7c0      	b.n	800021a <__udivmoddi4+0x9a>
 8000298:	428b      	cmp	r3, r1
 800029a:	d908      	bls.n	80002ae <__udivmoddi4+0x12e>
 800029c:	2e00      	cmp	r6, #0
 800029e:	f000 80b1 	beq.w	8000404 <__udivmoddi4+0x284>
 80002a2:	2100      	movs	r1, #0
 80002a4:	e9c6 0500 	strd	r0, r5, [r6]
 80002a8:	4608      	mov	r0, r1
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d14b      	bne.n	800034e <__udivmoddi4+0x1ce>
 80002b6:	42ab      	cmp	r3, r5
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0x140>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 80b9 	bhi.w	8000432 <__udivmoddi4+0x2b2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb65 0303 	sbc.w	r3, r5, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	469e      	mov	lr, r3
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	d0aa      	beq.n	8000224 <__udivmoddi4+0xa4>
 80002ce:	e9c6 4e00 	strd	r4, lr, [r6]
 80002d2:	e7a7      	b.n	8000224 <__udivmoddi4+0xa4>
 80002d4:	409f      	lsls	r7, r3
 80002d6:	f1c3 0220 	rsb	r2, r3, #32
 80002da:	40d1      	lsrs	r1, r2
 80002dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fa1f f887 	uxth.w	r8, r7
 80002e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002ec:	fa24 f202 	lsr.w	r2, r4, r2
 80002f0:	409d      	lsls	r5, r3
 80002f2:	fb00 fc08 	mul.w	ip, r0, r8
 80002f6:	432a      	orrs	r2, r5
 80002f8:	0c15      	lsrs	r5, r2, #16
 80002fa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80002fe:	45ac      	cmp	ip, r5
 8000300:	fa04 f403 	lsl.w	r4, r4, r3
 8000304:	d909      	bls.n	800031a <__udivmoddi4+0x19a>
 8000306:	197d      	adds	r5, r7, r5
 8000308:	f100 31ff 	add.w	r1, r0, #4294967295
 800030c:	f080 808f 	bcs.w	800042e <__udivmoddi4+0x2ae>
 8000310:	45ac      	cmp	ip, r5
 8000312:	f240 808c 	bls.w	800042e <__udivmoddi4+0x2ae>
 8000316:	3802      	subs	r0, #2
 8000318:	443d      	add	r5, r7
 800031a:	eba5 050c 	sub.w	r5, r5, ip
 800031e:	fbb5 f1fe 	udiv	r1, r5, lr
 8000322:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000326:	fb01 f908 	mul.w	r9, r1, r8
 800032a:	b295      	uxth	r5, r2
 800032c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000330:	45a9      	cmp	r9, r5
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x1c4>
 8000334:	197d      	adds	r5, r7, r5
 8000336:	f101 32ff 	add.w	r2, r1, #4294967295
 800033a:	d274      	bcs.n	8000426 <__udivmoddi4+0x2a6>
 800033c:	45a9      	cmp	r9, r5
 800033e:	d972      	bls.n	8000426 <__udivmoddi4+0x2a6>
 8000340:	3902      	subs	r1, #2
 8000342:	443d      	add	r5, r7
 8000344:	eba5 0509 	sub.w	r5, r5, r9
 8000348:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800034c:	e778      	b.n	8000240 <__udivmoddi4+0xc0>
 800034e:	f1c1 0720 	rsb	r7, r1, #32
 8000352:	408b      	lsls	r3, r1
 8000354:	fa22 fc07 	lsr.w	ip, r2, r7
 8000358:	ea4c 0c03 	orr.w	ip, ip, r3
 800035c:	fa25 f407 	lsr.w	r4, r5, r7
 8000360:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000364:	fbb4 f9fe 	udiv	r9, r4, lr
 8000368:	fa1f f88c 	uxth.w	r8, ip
 800036c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000370:	fa20 f307 	lsr.w	r3, r0, r7
 8000374:	fb09 fa08 	mul.w	sl, r9, r8
 8000378:	408d      	lsls	r5, r1
 800037a:	431d      	orrs	r5, r3
 800037c:	0c2b      	lsrs	r3, r5, #16
 800037e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000382:	45a2      	cmp	sl, r4
 8000384:	fa02 f201 	lsl.w	r2, r2, r1
 8000388:	fa00 f301 	lsl.w	r3, r0, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x222>
 800038e:	eb1c 0404 	adds.w	r4, ip, r4
 8000392:	f109 30ff 	add.w	r0, r9, #4294967295
 8000396:	d248      	bcs.n	800042a <__udivmoddi4+0x2aa>
 8000398:	45a2      	cmp	sl, r4
 800039a:	d946      	bls.n	800042a <__udivmoddi4+0x2aa>
 800039c:	f1a9 0902 	sub.w	r9, r9, #2
 80003a0:	4464      	add	r4, ip
 80003a2:	eba4 040a 	sub.w	r4, r4, sl
 80003a6:	fbb4 f0fe 	udiv	r0, r4, lr
 80003aa:	fb0e 4410 	mls	r4, lr, r0, r4
 80003ae:	fb00 fa08 	mul.w	sl, r0, r8
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	45a2      	cmp	sl, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x24e>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 35ff 	add.w	r5, r0, #4294967295
 80003c4:	d22d      	bcs.n	8000422 <__udivmoddi4+0x2a2>
 80003c6:	45a2      	cmp	sl, r4
 80003c8:	d92b      	bls.n	8000422 <__udivmoddi4+0x2a2>
 80003ca:	3802      	subs	r0, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d2:	fba0 8902 	umull	r8, r9, r0, r2
 80003d6:	eba4 040a 	sub.w	r4, r4, sl
 80003da:	454c      	cmp	r4, r9
 80003dc:	46c6      	mov	lr, r8
 80003de:	464d      	mov	r5, r9
 80003e0:	d319      	bcc.n	8000416 <__udivmoddi4+0x296>
 80003e2:	d016      	beq.n	8000412 <__udivmoddi4+0x292>
 80003e4:	b15e      	cbz	r6, 80003fe <__udivmoddi4+0x27e>
 80003e6:	ebb3 020e 	subs.w	r2, r3, lr
 80003ea:	eb64 0405 	sbc.w	r4, r4, r5
 80003ee:	fa04 f707 	lsl.w	r7, r4, r7
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431f      	orrs	r7, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c6 7400 	strd	r7, r4, [r6]
 80003fe:	2100      	movs	r1, #0
 8000400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000404:	4631      	mov	r1, r6
 8000406:	4630      	mov	r0, r6
 8000408:	e70c      	b.n	8000224 <__udivmoddi4+0xa4>
 800040a:	468c      	mov	ip, r1
 800040c:	e6eb      	b.n	80001e6 <__udivmoddi4+0x66>
 800040e:	4610      	mov	r0, r2
 8000410:	e6ff      	b.n	8000212 <__udivmoddi4+0x92>
 8000412:	4543      	cmp	r3, r8
 8000414:	d2e6      	bcs.n	80003e4 <__udivmoddi4+0x264>
 8000416:	ebb8 0e02 	subs.w	lr, r8, r2
 800041a:	eb69 050c 	sbc.w	r5, r9, ip
 800041e:	3801      	subs	r0, #1
 8000420:	e7e0      	b.n	80003e4 <__udivmoddi4+0x264>
 8000422:	4628      	mov	r0, r5
 8000424:	e7d3      	b.n	80003ce <__udivmoddi4+0x24e>
 8000426:	4611      	mov	r1, r2
 8000428:	e78c      	b.n	8000344 <__udivmoddi4+0x1c4>
 800042a:	4681      	mov	r9, r0
 800042c:	e7b9      	b.n	80003a2 <__udivmoddi4+0x222>
 800042e:	4608      	mov	r0, r1
 8000430:	e773      	b.n	800031a <__udivmoddi4+0x19a>
 8000432:	4608      	mov	r0, r1
 8000434:	e749      	b.n	80002ca <__udivmoddi4+0x14a>
 8000436:	f1ac 0c02 	sub.w	ip, ip, #2
 800043a:	443d      	add	r5, r7
 800043c:	e713      	b.n	8000266 <__udivmoddi4+0xe6>
 800043e:	3802      	subs	r0, #2
 8000440:	443c      	add	r4, r7
 8000442:	e724      	b.n	800028e <__udivmoddi4+0x10e>

08000444 <__aeabi_idiv0>:
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop

08000448 <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	78fa      	ldrb	r2, [r7, #3]
 800045a:	4611      	mov	r1, r2
 800045c:	4618      	mov	r0, r3
 800045e:	f000 fbd0 	bl	8000c02 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4618      	mov	r0, r3
 8000468:	f000 fbeb 	bl	8000c42 <SX1278_hw_SPIReadByte>
 800046c:	4603      	mov	r3, r0
 800046e:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	2101      	movs	r1, #1
 8000476:	4618      	mov	r0, r3
 8000478:	f000 fb88 	bl	8000b8c <SX1278_hw_SetNSS>
	return tmp;
 800047c:	7bfb      	ldrb	r3, [r7, #15]
}
 800047e:	4618      	mov	r0, r3
 8000480:	3710      	adds	r7, #16
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b082      	sub	sp, #8
 800048a:	af00      	add	r7, sp, #0
 800048c:	6078      	str	r0, [r7, #4]
 800048e:	460b      	mov	r3, r1
 8000490:	70fb      	strb	r3, [r7, #3]
 8000492:	4613      	mov	r3, r2
 8000494:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2100      	movs	r1, #0
 800049c:	4618      	mov	r0, r3
 800049e:	f000 fb75 	bl	8000b8c <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	78fb      	ldrb	r3, [r7, #3]
 80004a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	4619      	mov	r1, r3
 80004b0:	4610      	mov	r0, r2
 80004b2:	f000 fba6 	bl	8000c02 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	78ba      	ldrb	r2, [r7, #2]
 80004bc:	4611      	mov	r1, r2
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fb9f 	bl	8000c02 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2101      	movs	r1, #1
 80004ca:	4618      	mov	r0, r3
 80004cc:	f000 fb5e 	bl	8000b8c <SX1278_hw_SetNSS>
}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b087      	sub	sp, #28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	60f8      	str	r0, [r7, #12]
 80004e0:	607a      	str	r2, [r7, #4]
 80004e2:	461a      	mov	r2, r3
 80004e4:	460b      	mov	r3, r1
 80004e6:	72fb      	strb	r3, [r7, #11]
 80004e8:	4613      	mov	r3, r2
 80004ea:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 80004ec:	7abb      	ldrb	r3, [r7, #10]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d927      	bls.n	8000542 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2100      	movs	r1, #0
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 fb47 	bl	8000b8c <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	7afa      	ldrb	r2, [r7, #11]
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fb7b 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800050c:	2300      	movs	r3, #0
 800050e:	75fb      	strb	r3, [r7, #23]
 8000510:	e00c      	b.n	800052c <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	6819      	ldr	r1, [r3, #0]
 8000516:	7dfb      	ldrb	r3, [r7, #23]
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	18d4      	adds	r4, r2, r3
 800051c:	4608      	mov	r0, r1
 800051e:	f000 fb90 	bl	8000c42 <SX1278_hw_SPIReadByte>
 8000522:	4603      	mov	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000526:	7dfb      	ldrb	r3, [r7, #23]
 8000528:	3301      	adds	r3, #1
 800052a:	75fb      	strb	r3, [r7, #23]
 800052c:	7dfa      	ldrb	r2, [r7, #23]
 800052e:	7abb      	ldrb	r3, [r7, #10]
 8000530:	429a      	cmp	r2, r3
 8000532:	d3ee      	bcc.n	8000512 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2101      	movs	r1, #1
 800053a:	4618      	mov	r0, r3
 800053c:	f000 fb26 	bl	8000b8c <SX1278_hw_SetNSS>
 8000540:	e000      	b.n	8000544 <SX1278_SPIBurstRead+0x6c>
		return;
 8000542:	bf00      	nop
	}
}
 8000544:	371c      	adds	r7, #28
 8000546:	46bd      	mov	sp, r7
 8000548:	bd90      	pop	{r4, r7, pc}

0800054a <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800054a:	b580      	push	{r7, lr}
 800054c:	b086      	sub	sp, #24
 800054e:	af00      	add	r7, sp, #0
 8000550:	60f8      	str	r0, [r7, #12]
 8000552:	607a      	str	r2, [r7, #4]
 8000554:	461a      	mov	r2, r3
 8000556:	460b      	mov	r3, r1
 8000558:	72fb      	strb	r3, [r7, #11]
 800055a:	4613      	mov	r3, r2
 800055c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 800055e:	7abb      	ldrb	r3, [r7, #10]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d929      	bls.n	80005b8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fb0e 	bl	8000b8c <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	681a      	ldr	r2, [r3, #0]
 8000574:	7afb      	ldrb	r3, [r7, #11]
 8000576:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800057a:	b2db      	uxtb	r3, r3
 800057c:	4619      	mov	r1, r3
 800057e:	4610      	mov	r0, r2
 8000580:	f000 fb3f 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000584:	2300      	movs	r3, #0
 8000586:	75fb      	strb	r3, [r7, #23]
 8000588:	e00b      	b.n	80005a2 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	6818      	ldr	r0, [r3, #0]
 800058e:	7dfb      	ldrb	r3, [r7, #23]
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	4413      	add	r3, r2
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	4619      	mov	r1, r3
 8000598:	f000 fb33 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800059c:	7dfb      	ldrb	r3, [r7, #23]
 800059e:	3301      	adds	r3, #1
 80005a0:	75fb      	strb	r3, [r7, #23]
 80005a2:	7dfa      	ldrb	r2, [r7, #23]
 80005a4:	7abb      	ldrb	r3, [r7, #10]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d3ef      	bcc.n	800058a <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2101      	movs	r1, #1
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 faeb 	bl	8000b8c <SX1278_hw_SetNSS>
 80005b6:	e000      	b.n	80005ba <SX1278_SPIBurstWrite+0x70>
		return;
 80005b8:	bf00      	nop
	}
}
 80005ba:	3718      	adds	r7, #24
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f000 f90d 	bl	80007e8 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 80005ce:	200f      	movs	r0, #15
 80005d0:	f000 fb5d 	bl	8000c8e <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f000 f917 	bl	8000808 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80005e0:	f04f 0000 	mov.w	r0, #0
 80005e4:	f04f 0100 	mov.w	r1, #0
 80005e8:	04d9      	lsls	r1, r3, #19
 80005ea:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80005ee:	04d0      	lsls	r0, r2, #19
 80005f0:	4a6f      	ldr	r2, [pc, #444]	; (80007b0 <SX1278_config+0x1f0>)
 80005f2:	f04f 0300 	mov.w	r3, #0
 80005f6:	f7ff fdab 	bl	8000150 <__aeabi_uldivmod>
 80005fa:	4602      	mov	r2, r0
 80005fc:	460b      	mov	r3, r1
 80005fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000602:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000606:	f04f 0200 	mov.w	r2, #0
 800060a:	f04f 0300 	mov.w	r3, #0
 800060e:	0c02      	lsrs	r2, r0, #16
 8000610:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000614:	0c0b      	lsrs	r3, r1, #16
 8000616:	b2d3      	uxtb	r3, r2
 8000618:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800061a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800061e:	f04f 0200 	mov.w	r2, #0
 8000622:	f04f 0300 	mov.w	r3, #0
 8000626:	0a02      	lsrs	r2, r0, #8
 8000628:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800062c:	0a0b      	lsrs	r3, r1, #8
 800062e:	b2d3      	uxtb	r3, r2
 8000630:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000632:	7c3b      	ldrb	r3, [r7, #16]
 8000634:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000636:	f107 020c 	add.w	r2, r7, #12
 800063a:	2303      	movs	r3, #3
 800063c:	2106      	movs	r1, #6
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff83 	bl	800054a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000644:	2234      	movs	r2, #52	; 0x34
 8000646:	2139      	movs	r1, #57	; 0x39
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f7ff ff1c 	bl	8000486 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	7c1b      	ldrb	r3, [r3, #16]
 8000652:	461a      	mov	r2, r3
 8000654:	4b57      	ldr	r3, [pc, #348]	; (80007b4 <SX1278_config+0x1f4>)
 8000656:	5c9b      	ldrb	r3, [r3, r2]
 8000658:	461a      	mov	r2, r3
 800065a:	2109      	movs	r1, #9
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff ff12 	bl	8000486 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000662:	220b      	movs	r2, #11
 8000664:	210b      	movs	r1, #11
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f7ff ff0d 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 800066c:	2223      	movs	r2, #35	; 0x23
 800066e:	210c      	movs	r1, #12
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff08 	bl	8000486 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	7c5b      	ldrb	r3, [r3, #17]
 800067a:	461a      	mov	r2, r3
 800067c:	4b4e      	ldr	r3, [pc, #312]	; (80007b8 <SX1278_config+0x1f8>)
 800067e:	5c9b      	ldrb	r3, [r3, r2]
 8000680:	2b06      	cmp	r3, #6
 8000682:	d147      	bne.n	8000714 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	7c9b      	ldrb	r3, [r3, #18]
 8000688:	461a      	mov	r2, r3
 800068a:	4b4c      	ldr	r3, [pc, #304]	; (80007bc <SX1278_config+0x1fc>)
 800068c:	5c9b      	ldrb	r3, [r3, r2]
 800068e:	011b      	lsls	r3, r3, #4
 8000690:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	7cdb      	ldrb	r3, [r3, #19]
 8000696:	4619      	mov	r1, r3
 8000698:	4b49      	ldr	r3, [pc, #292]	; (80007c0 <SX1278_config+0x200>)
 800069a:	5c5b      	ldrb	r3, [r3, r1]
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4413      	add	r3, r2
 80006a2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80006a4:	3301      	adds	r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	211d      	movs	r1, #29
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff feea 	bl	8000486 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	7c5b      	ldrb	r3, [r3, #17]
 80006b6:	461a      	mov	r2, r3
 80006b8:	4b3f      	ldr	r3, [pc, #252]	; (80007b8 <SX1278_config+0x1f8>)
 80006ba:	5c9b      	ldrb	r3, [r3, r2]
 80006bc:	011b      	lsls	r3, r3, #4
 80006be:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	7d1b      	ldrb	r3, [r3, #20]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4b3f      	ldr	r3, [pc, #252]	; (80007c4 <SX1278_config+0x204>)
 80006c8:	5c5b      	ldrb	r3, [r3, r1]
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	4413      	add	r3, r2
 80006d0:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80006d2:	3303      	adds	r3, #3
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	461a      	mov	r2, r3
 80006d8:	211e      	movs	r1, #30
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f7ff fed3 	bl	8000486 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 80006e0:	2131      	movs	r1, #49	; 0x31
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff feb0 	bl	8000448 <SX1278_SPIRead>
 80006e8:	4603      	mov	r3, r0
 80006ea:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	f023 0307 	bic.w	r3, r3, #7
 80006f2:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	f043 0305 	orr.w	r3, r3, #5
 80006fa:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	461a      	mov	r2, r3
 8000700:	2131      	movs	r1, #49	; 0x31
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff febf 	bl	8000486 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000708:	220c      	movs	r2, #12
 800070a:	2137      	movs	r1, #55	; 0x37
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff feba 	bl	8000486 <SX1278_SPIWrite>
 8000712:	e029      	b.n	8000768 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	7c9b      	ldrb	r3, [r3, #18]
 8000718:	461a      	mov	r2, r3
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <SX1278_config+0x1fc>)
 800071c:	5c9b      	ldrb	r3, [r3, r2]
 800071e:	011b      	lsls	r3, r3, #4
 8000720:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	7cdb      	ldrb	r3, [r3, #19]
 8000726:	4619      	mov	r1, r3
 8000728:	4b25      	ldr	r3, [pc, #148]	; (80007c0 <SX1278_config+0x200>)
 800072a:	5c5b      	ldrb	r3, [r3, r1]
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000730:	4413      	add	r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	461a      	mov	r2, r3
 8000736:	211d      	movs	r1, #29
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff fea4 	bl	8000486 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	7c5b      	ldrb	r3, [r3, #17]
 8000742:	461a      	mov	r2, r3
 8000744:	4b1c      	ldr	r3, [pc, #112]	; (80007b8 <SX1278_config+0x1f8>)
 8000746:	5c9b      	ldrb	r3, [r3, r2]
 8000748:	011b      	lsls	r3, r3, #4
 800074a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	7d1b      	ldrb	r3, [r3, #20]
 8000750:	4619      	mov	r1, r3
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <SX1278_config+0x204>)
 8000754:	5c5b      	ldrb	r3, [r3, r1]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800075a:	4413      	add	r3, r2
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	211e      	movs	r1, #30
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f7ff fe8f 	bl	8000486 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000768:	2204      	movs	r2, #4
 800076a:	2126      	movs	r1, #38	; 0x26
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff fe8a 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000772:	2208      	movs	r2, #8
 8000774:	211f      	movs	r1, #31
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff fe85 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 800077c:	2200      	movs	r2, #0
 800077e:	2120      	movs	r1, #32
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff fe80 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000786:	2208      	movs	r2, #8
 8000788:	2121      	movs	r1, #33	; 0x21
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff fe7b 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000790:	2201      	movs	r2, #1
 8000792:	2141      	movs	r1, #65	; 0x41
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f7ff fe76 	bl	8000486 <SX1278_SPIWrite>
	module->readBytes = 0;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2200      	movs	r2, #0
 800079e:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f000 f810 	bl	80007c8 <SX1278_standby>
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	01e84800 	.word	0x01e84800
 80007b4:	08006b88 	.word	0x08006b88
 80007b8:	08006b8c 	.word	0x08006b8c
 80007bc:	08006b94 	.word	0x08006b94
 80007c0:	08006ba0 	.word	0x08006ba0
 80007c4:	08006ba4 	.word	0x08006ba4

080007c8 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 80007d0:	2209      	movs	r2, #9
 80007d2:	2101      	movs	r1, #1
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f7ff fe56 	bl	8000486 <SX1278_SPIWrite>
	module->status = STANDBY;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2201      	movs	r2, #1
 80007de:	759a      	strb	r2, [r3, #22]
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 80007f0:	2208      	movs	r2, #8
 80007f2:	2101      	movs	r1, #1
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f7ff fe46 	bl	8000486 <SX1278_SPIWrite>
	module->status = SLEEP;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2200      	movs	r2, #0
 80007fe:	759a      	strb	r2, [r3, #22]
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000810:	2288      	movs	r2, #136	; 0x88
 8000812:	2101      	movs	r1, #1
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f7ff fe36 	bl	8000486 <SX1278_SPIWrite>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800082a:	22ff      	movs	r2, #255	; 0xff
 800082c:	2112      	movs	r1, #18
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff fe29 	bl	8000486 <SX1278_SPIWrite>
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	460b      	mov	r3, r1
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	7afa      	ldrb	r2, [r7, #11]
 800084e:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f7ff feb5 	bl	80005c0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000856:	2284      	movs	r2, #132	; 0x84
 8000858:	214d      	movs	r1, #77	; 0x4d
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	f7ff fe13 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000860:	22ff      	movs	r2, #255	; 0xff
 8000862:	2124      	movs	r1, #36	; 0x24
 8000864:	68f8      	ldr	r0, [r7, #12]
 8000866:	f7ff fe0e 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	; 0x40
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f7ff fe09 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000874:	223f      	movs	r2, #63	; 0x3f
 8000876:	2111      	movs	r1, #17
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f7ff fe04 	bl	8000486 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800087e:	68f8      	ldr	r0, [r7, #12]
 8000880:	f7ff ffcf 	bl	8000822 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000884:	7afb      	ldrb	r3, [r7, #11]
 8000886:	461a      	mov	r2, r3
 8000888:	2122      	movs	r1, #34	; 0x22
 800088a:	68f8      	ldr	r0, [r7, #12]
 800088c:	f7ff fdfb 	bl	8000486 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000890:	210f      	movs	r1, #15
 8000892:	68f8      	ldr	r0, [r7, #12]
 8000894:	f7ff fdd8 	bl	8000448 <SX1278_SPIRead>
 8000898:	4603      	mov	r3, r0
 800089a:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 800089c:	7dfb      	ldrb	r3, [r7, #23]
 800089e:	461a      	mov	r2, r3
 80008a0:	210d      	movs	r1, #13
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f7ff fdef 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80008a8:	228d      	movs	r2, #141	; 0x8d
 80008aa:	2101      	movs	r1, #1
 80008ac:	68f8      	ldr	r0, [r7, #12]
 80008ae:	f7ff fdea 	bl	8000486 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	2200      	movs	r2, #0
 80008b6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80008ba:	2118      	movs	r1, #24
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f7ff fdc3 	bl	8000448 <SX1278_SPIRead>
 80008c2:	4603      	mov	r3, r0
 80008c4:	f003 0304 	and.w	r3, r3, #4
 80008c8:	2b04      	cmp	r3, #4
 80008ca:	d104      	bne.n	80008d6 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2203      	movs	r2, #3
 80008d0:	759a      	strb	r2, [r3, #22]
			return 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	e013      	b.n	80008fe <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3b01      	subs	r3, #1
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d109      	bne.n	80008f6 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f967 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 80008ec:	68f8      	ldr	r0, [r7, #12]
 80008ee:	f7ff fe67 	bl	80005c0 <SX1278_config>
			return 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	e003      	b.n	80008fe <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80008f6:	2001      	movs	r0, #1
 80008f8:	f000 f9c9 	bl	8000c8e <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80008fc:	e7dd      	b.n	80008ba <SX1278_LoRaEntryRx+0x7e>
	}
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 f9c6 	bl	8000ca4 <SX1278_hw_GetDIO0>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d030      	beq.n	8000980 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3317      	adds	r3, #23
 8000922:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000926:	2100      	movs	r1, #0
 8000928:	4618      	mov	r0, r3
 800092a:	f005 fb59 	bl	8005fe0 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 800092e:	2110      	movs	r1, #16
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff fd89 	bl	8000448 <SX1278_SPIRead>
 8000936:	4603      	mov	r3, r0
 8000938:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 800093a:	7bbb      	ldrb	r3, [r7, #14]
 800093c:	461a      	mov	r2, r3
 800093e:	210d      	movs	r1, #13
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fda0 	bl	8000486 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7c5b      	ldrb	r3, [r3, #17]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d103      	bne.n	8000956 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	7d5b      	ldrb	r3, [r3, #21]
 8000952:	73fb      	strb	r3, [r7, #15]
 8000954:	e005      	b.n	8000962 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000956:	2113      	movs	r1, #19
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f7ff fd75 	bl	8000448 <SX1278_SPIRead>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f103 0217 	add.w	r2, r3, #23
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	2100      	movs	r1, #0
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f7ff fdb3 	bl	80004d8 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	7bfa      	ldrb	r2, [r7, #15]
 8000976:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff ff51 	bl	8000822 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	460b      	mov	r3, r1
 8000998:	607a      	str	r2, [r7, #4]
 800099a:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	7afa      	ldrb	r2, [r7, #11]
 80009a0:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f7ff fe0c 	bl	80005c0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 80009a8:	2287      	movs	r2, #135	; 0x87
 80009aa:	214d      	movs	r1, #77	; 0x4d
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f7ff fd6a 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 80009b2:	2200      	movs	r2, #0
 80009b4:	2124      	movs	r1, #36	; 0x24
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f7ff fd65 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 80009bc:	2241      	movs	r2, #65	; 0x41
 80009be:	2140      	movs	r1, #64	; 0x40
 80009c0:	68f8      	ldr	r0, [r7, #12]
 80009c2:	f7ff fd60 	bl	8000486 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80009c6:	68f8      	ldr	r0, [r7, #12]
 80009c8:	f7ff ff2b 	bl	8000822 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 80009cc:	22f7      	movs	r2, #247	; 0xf7
 80009ce:	2111      	movs	r1, #17
 80009d0:	68f8      	ldr	r0, [r7, #12]
 80009d2:	f7ff fd58 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 80009d6:	7afb      	ldrb	r3, [r7, #11]
 80009d8:	461a      	mov	r2, r3
 80009da:	2122      	movs	r1, #34	; 0x22
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	f7ff fd52 	bl	8000486 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 80009e2:	210e      	movs	r1, #14
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	f7ff fd2f 	bl	8000448 <SX1278_SPIRead>
 80009ea:	4603      	mov	r3, r0
 80009ec:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80009ee:	7dfb      	ldrb	r3, [r7, #23]
 80009f0:	461a      	mov	r2, r3
 80009f2:	210d      	movs	r1, #13
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f7ff fd46 	bl	8000486 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 80009fa:	2122      	movs	r1, #34	; 0x22
 80009fc:	68f8      	ldr	r0, [r7, #12]
 80009fe:	f7ff fd23 	bl	8000448 <SX1278_SPIRead>
 8000a02:	4603      	mov	r3, r0
 8000a04:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8000a06:	7dba      	ldrb	r2, [r7, #22]
 8000a08:	7afb      	ldrb	r3, [r7, #11]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d104      	bne.n	8000a18 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2202      	movs	r2, #2
 8000a12:	759a      	strb	r2, [r3, #22]
			return 1;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e00e      	b.n	8000a36 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1ea      	bne.n	80009fa <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 f8c6 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f7ff fdc6 	bl	80005c0 <SX1278_config>
			return 0;
 8000a34:	2300      	movs	r3, #0
		}
	}
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b084      	sub	sp, #16
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	60f8      	str	r0, [r7, #12]
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	68ba      	ldr	r2, [r7, #8]
 8000a52:	2100      	movs	r1, #0
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff fd78 	bl	800054a <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8000a5a:	228b      	movs	r2, #139	; 0x8b
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f7ff fd11 	bl	8000486 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 f91b 	bl	8000ca4 <SX1278_hw_GetDIO0>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d00b      	beq.n	8000a8c <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8000a74:	2112      	movs	r1, #18
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f7ff fce6 	bl	8000448 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f7ff fed0 	bl	8000822 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8000a82:	68f8      	ldr	r0, [r7, #12]
 8000a84:	f7ff fea0 	bl	80007c8 <SX1278_standby>
			return 1;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	e013      	b.n	8000ab4 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d109      	bne.n	8000aac <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 f88c 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f7ff fd8c 	bl	80005c0 <SX1278_config>
			return 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	e003      	b.n	8000ab4 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8000aac:	2001      	movs	r0, #1
 8000aae:	f000 f8ee 	bl	8000c8e <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000ab2:	e7d7      	b.n	8000a64 <SX1278_LoRaTxPacket+0x26>
	}
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f848 	bl	8000b62 <SX1278_hw_init>
	module->frequency = frequency;
 8000ad2:	68f9      	ldr	r1, [r7, #12]
 8000ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ad8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	7e3a      	ldrb	r2, [r7, #24]
 8000ae0:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	7f3a      	ldrb	r2, [r7, #28]
 8000ae6:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000aee:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000af6:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000afe:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000b06:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8000b08:	68f8      	ldr	r0, [r7, #12]
 8000b0a:	f7ff fd59 	bl	80005c0 <SX1278_config>
}
 8000b0e:	bf00      	nop
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	4613      	mov	r3, r2
 8000b22:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8000b2a:	79fa      	ldrb	r2, [r7, #7]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d003      	beq.n	8000b38 <SX1278_read+0x22>
		length = module->readBytes;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8000b36:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3317      	adds	r3, #23
 8000b3c:	79fa      	ldrb	r2, [r7, #7]
 8000b3e:	4619      	mov	r1, r3
 8000b40:	68b8      	ldr	r0, [r7, #8]
 8000b42:	f005 fa3f 	bl	8005fc4 <memcpy>
	rxBuf[length] = '\0';
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	68ba      	ldr	r2, [r7, #8]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <SX1278_hw_init>:

#include "SX1278_hw.h"
#include <string.h>


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 f80d 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6858      	ldr	r0, [r3, #4]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	4619      	mov	r1, r3
 8000b80:	f001 f9a9 	bl	8001ed6 <HAL_GPIO_WritePin>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6958      	ldr	r0, [r3, #20]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	691b      	ldr	r3, [r3, #16]
 8000b9e:	b299      	uxth	r1, r3
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	bf0c      	ite	eq
 8000ba6:	2301      	moveq	r3, #1
 8000ba8:	2300      	movne	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	f001 f992 	bl	8001ed6 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff ffe1 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6858      	ldr	r0, [r3, #4]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f001 f97d 	bl	8001ed6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f000 f856 	bl	8000c8e <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6858      	ldr	r0, [r3, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	f001 f971 	bl	8001ed6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f000 f84a 	bl	8000c8e <SX1278_hw_DelayMs>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b082      	sub	sp, #8
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff ffbb 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6998      	ldr	r0, [r3, #24]
 8000c1a:	1cf9      	adds	r1, r7, #3
 8000c1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c20:	2201      	movs	r2, #1
 8000c22:	f001 fe33 	bl	800288c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c26:	bf00      	nop
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f002 f91a 	bl	8002e66 <HAL_SPI_GetState>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d1f7      	bne.n	8000c28 <SX1278_hw_SPICommand+0x26>
		;
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b086      	sub	sp, #24
 8000c46:	af02      	add	r7, sp, #8
 8000c48:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8000c52:	2100      	movs	r1, #0
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff99 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6998      	ldr	r0, [r3, #24]
 8000c5e:	f107 020e 	add.w	r2, r7, #14
 8000c62:	f107 010f 	add.w	r1, r7, #15
 8000c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	f001 ff51 	bl	8002b14 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c72:	bf00      	nop
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f002 f8f4 	bl	8002e66 <HAL_SPI_GetState>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d1f7      	bne.n	8000c74 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000c84:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f000 fe7e 	bl	8001998 <HAL_Delay>
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4610      	mov	r0, r2
 8000cba:	f001 f8f5 	bl	8001ea8 <HAL_GPIO_ReadPin>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	bf0c      	ite	eq
 8000cc4:	2301      	moveq	r3, #1
 8000cc6:	2300      	movne	r3, #0
 8000cc8:	b2db      	uxtb	r3, r3
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4a06      	ldr	r2, [pc, #24]	; (8000cfc <vApplicationGetIdleTaskMemory+0x28>)
 8000ce4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	4a05      	ldr	r2, [pc, #20]	; (8000d00 <vApplicationGetIdleTaskMemory+0x2c>)
 8000cea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000cf2:	bf00      	nop
 8000cf4:	3714      	adds	r7, #20
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr
 8000cfc:	2000009c 	.word	0x2000009c
 8000d00:	20000150 	.word	0x20000150

08000d04 <uart_printf>:
osSemaphoreId dataReadyHandle;
/* USER CODE BEGIN PV */


void uart_printf(const char *format,...)
{
 8000d04:	b40f      	push	{r0, r1, r2, r3}
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b0a2      	sub	sp, #136	; 0x88
 8000d0a:	af00      	add	r7, sp, #0
	char packet[128];
	va_list args;
	va_start(args, format);
 8000d0c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000d10:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(packet, sizeof(packet), format, args);
 8000d12:	1d38      	adds	r0, r7, #4
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000d1a:	2180      	movs	r1, #128	; 0x80
 8000d1c:	f005 fa68 	bl	80061f0 <vsniprintf>
 8000d20:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8000d24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	dd0f      	ble.n	8000d4c <uart_printf+0x48>
	    if (len > sizeof(packet)) len = sizeof(packet);
 8000d2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d30:	2b80      	cmp	r3, #128	; 0x80
 8000d32:	d902      	bls.n	8000d3a <uart_printf+0x36>
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)packet, len, 500);
 8000d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	1d39      	adds	r1, r7, #4
 8000d42:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d46:	4805      	ldr	r0, [pc, #20]	; (8000d5c <uart_printf+0x58>)
 8000d48:	f002 fbe2 	bl	8003510 <HAL_UART_Transmit>
	}
}
 8000d4c:	bf00      	nop
 8000d4e:	3788      	adds	r7, #136	; 0x88
 8000d50:	46bd      	mov	sp, r7
 8000d52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d56:	b004      	add	sp, #16
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	20001158 	.word	0x20001158

08000d60 <send_to_esp>:

void send_to_esp(uint8_t *receive_packet, uint32_t size)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
	    HAL_UART_Transmit(&huart3,receive_packet, size, 500);
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <send_to_esp+0x24>)
 8000d76:	f002 fbcb 	bl	8003510 <HAL_UART_Transmit>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20001108 	.word	0x20001108

08000d88 <transmit_mode>:
int transmit_mode(uint8_t* packet,uint32_t size)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
    HAL_Delay(100);
 8000d92:	2064      	movs	r0, #100	; 0x64
 8000d94:	f000 fe00 	bl	8001998 <HAL_Delay>
    uart_printf("[TX] Sending package...\n");
 8000d98:	4820      	ldr	r0, [pc, #128]	; (8000e1c <transmit_mode+0x94>)
 8000d9a:	f7ff ffb3 	bl	8000d04 <uart_printf>

    int ret = SX1278_LoRaEntryTx(&SX1278, size, 2000);
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000da6:	4619      	mov	r1, r3
 8000da8:	481d      	ldr	r0, [pc, #116]	; (8000e20 <transmit_mode+0x98>)
 8000daa:	f7ff fdf0 	bl	800098e <SX1278_LoRaEntryTx>
 8000dae:	60b8      	str	r0, [r7, #8]
    uart_printf("[TX] Entry: %d\n", ret);
 8000db0:	68b9      	ldr	r1, [r7, #8]
 8000db2:	481c      	ldr	r0, [pc, #112]	; (8000e24 <transmit_mode+0x9c>)
 8000db4:	f7ff ffa6 	bl	8000d04 <uart_printf>
    if (!ret) return 0;
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d101      	bne.n	8000dc2 <transmit_mode+0x3a>
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e028      	b.n	8000e14 <transmit_mode+0x8c>

    uart_printf("[TX] TX HEX: ");
 8000dc2:	4819      	ldr	r0, [pc, #100]	; (8000e28 <transmit_mode+0xa0>)
 8000dc4:	f7ff ff9e 	bl	8000d04 <uart_printf>
    for(int i=0;i<size;i++)
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	e00a      	b.n	8000de4 <transmit_mode+0x5c>
        uart_printf("%02X ", packet[i]);
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4814      	ldr	r0, [pc, #80]	; (8000e2c <transmit_mode+0xa4>)
 8000dda:	f7ff ff93 	bl	8000d04 <uart_printf>
    for(int i=0;i<size;i++)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	3301      	adds	r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d8f0      	bhi.n	8000dce <transmit_mode+0x46>
    uart_printf("\n");
 8000dec:	4810      	ldr	r0, [pc, #64]	; (8000e30 <transmit_mode+0xa8>)
 8000dee:	f7ff ff89 	bl	8000d04 <uart_printf>

    ret = SX1278_LoRaTxPacket(&SX1278, packet, size, 2000);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000dfa:	6879      	ldr	r1, [r7, #4]
 8000dfc:	4808      	ldr	r0, [pc, #32]	; (8000e20 <transmit_mode+0x98>)
 8000dfe:	f7ff fe1e 	bl	8000a3e <SX1278_LoRaTxPacket>
 8000e02:	60b8      	str	r0, [r7, #8]

    uart_printf("[TX] Transmission: %d\n", ret);
 8000e04:	68b9      	ldr	r1, [r7, #8]
 8000e06:	480b      	ldr	r0, [pc, #44]	; (8000e34 <transmit_mode+0xac>)
 8000e08:	f7ff ff7c 	bl	8000d04 <uart_printf>
    uart_printf("[TX] Package sent...\n");
 8000e0c:	480a      	ldr	r0, [pc, #40]	; (8000e38 <transmit_mode+0xb0>)
 8000e0e:	f7ff ff79 	bl	8000d04 <uart_printf>

    return 1;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	08006980 	.word	0x08006980
 8000e20:	200011f8 	.word	0x200011f8
 8000e24:	0800699c 	.word	0x0800699c
 8000e28:	080069ac 	.word	0x080069ac
 8000e2c:	080069bc 	.word	0x080069bc
 8000e30:	080069c4 	.word	0x080069c4
 8000e34:	080069c8 	.word	0x080069c8
 8000e38:	080069e0 	.word	0x080069e0

08000e3c <receive_mode>:

int receive_mode(uint8_t* packet,uint32_t size)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
    int ret;
    ret = SX1278_LoRaEntryRx(&SX1278, size, 2000);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4823      	ldr	r0, [pc, #140]	; (8000ee0 <receive_mode+0xa4>)
 8000e52:	f7ff fcf3 	bl	800083c <SX1278_LoRaEntryRx>
 8000e56:	60b8      	str	r0, [r7, #8]
    uart_printf("[RX] enter receive mode: %d\n", ret);
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	4822      	ldr	r0, [pc, #136]	; (8000ee4 <receive_mode+0xa8>)
 8000e5c:	f7ff ff52 	bl	8000d04 <uart_printf>
    if (!ret) return 0;
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <receive_mode+0x2e>
 8000e66:	2300      	movs	r3, #0
 8000e68:	e035      	b.n	8000ed6 <receive_mode+0x9a>

    HAL_Delay(800);
 8000e6a:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000e6e:	f000 fd93 	bl	8001998 <HAL_Delay>

    uart_printf("[RX] Receiving package...\n");
 8000e72:	481d      	ldr	r0, [pc, #116]	; (8000ee8 <receive_mode+0xac>)
 8000e74:	f7ff ff46 	bl	8000d04 <uart_printf>

    ret = SX1278_LoRaRxPacket(&SX1278);
 8000e78:	4819      	ldr	r0, [pc, #100]	; (8000ee0 <receive_mode+0xa4>)
 8000e7a:	f7ff fd44 	bl	8000906 <SX1278_LoRaRxPacket>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	60bb      	str	r3, [r7, #8]
    uart_printf("[RX] Received: %d bytes\n", ret);
 8000e82:	68b9      	ldr	r1, [r7, #8]
 8000e84:	4819      	ldr	r0, [pc, #100]	; (8000eec <receive_mode+0xb0>)
 8000e86:	f7ff ff3d 	bl	8000d04 <uart_printf>

    if (ret > 0)
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	dd1e      	ble.n	8000ece <receive_mode+0x92>
    {
        SX1278_read(&SX1278, packet, ret);
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	461a      	mov	r2, r3
 8000e96:	6879      	ldr	r1, [r7, #4]
 8000e98:	4811      	ldr	r0, [pc, #68]	; (8000ee0 <receive_mode+0xa4>)
 8000e9a:	f7ff fe3c 	bl	8000b16 <SX1278_read>

        uart_printf("[RX] Content HEX: ");
 8000e9e:	4814      	ldr	r0, [pc, #80]	; (8000ef0 <receive_mode+0xb4>)
 8000ea0:	f7ff ff30 	bl	8000d04 <uart_printf>
        for(int i=0;i<ret;i++)
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	e00a      	b.n	8000ec0 <receive_mode+0x84>
            uart_printf("%02X ", packet[i]);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	4413      	add	r3, r2
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	480f      	ldr	r0, [pc, #60]	; (8000ef4 <receive_mode+0xb8>)
 8000eb6:	f7ff ff25 	bl	8000d04 <uart_printf>
        for(int i=0;i<ret;i++)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fa      	ldr	r2, [r7, #12]
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	dbf0      	blt.n	8000eaa <receive_mode+0x6e>
        uart_printf("\n");
 8000ec8:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <receive_mode+0xbc>)
 8000eca:	f7ff ff1b 	bl	8000d04 <uart_printf>
    }

    uart_printf("[RX] Package received...\n");
 8000ece:	480b      	ldr	r0, [pc, #44]	; (8000efc <receive_mode+0xc0>)
 8000ed0:	f7ff ff18 	bl	8000d04 <uart_printf>
    return ret;   // <-- IMPORTANT: return number of bytes!
 8000ed4:	68bb      	ldr	r3, [r7, #8]
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200011f8 	.word	0x200011f8
 8000ee4:	080069f8 	.word	0x080069f8
 8000ee8:	08006a18 	.word	0x08006a18
 8000eec:	08006a34 	.word	0x08006a34
 8000ef0:	08006a50 	.word	0x08006a50
 8000ef4:	080069bc 	.word	0x080069bc
 8000ef8:	080069c4 	.word	0x080069c4
 8000efc:	08006a64 	.word	0x08006a64

08000f00 <gateway_handle>:
uint8_t connected_dev[5] = {0x23,0x45,0x58,0x00,0x54};
uint32_t timeout_check[5] = {0};
uint8_t transmit_packet[7] = {0};

uint32_t gateway_handle(uint8_t *rx, uint32_t size)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]

    if (size < 3)        // every packet must have at least cmd + dest + src
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d801      	bhi.n	8000f14 <gateway_handle+0x14>
        return 0;       // invalid, ignore
 8000f10:	2300      	movs	r3, #0
 8000f12:	e085      	b.n	8001020 <gateway_handle+0x120>

    uint8_t cmd = rx[0];
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	72fb      	strb	r3, [r7, #11]
    uint8_t dest = rx[1];
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	785b      	ldrb	r3, [r3, #1]
 8000f1e:	72bb      	strb	r3, [r7, #10]
    uint8_t src = rx[2];
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	789b      	ldrb	r3, [r3, #2]
 8000f24:	727b      	strb	r3, [r7, #9]


    switch (cmd)
 8000f26:	7afb      	ldrb	r3, [r7, #11]
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d002      	beq.n	8000f32 <gateway_handle+0x32>
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d053      	beq.n	8000fd8 <gateway_handle+0xd8>
 8000f30:	e075      	b.n	800101e <gateway_handle+0x11e>
       Packet: [0x01][0xFF][dev_id]
       ============================================================*/
    case 0x01:
    {

        if (dest != 0xFF)     // not for gateway
 8000f32:	7abb      	ldrb	r3, [r7, #10]
 8000f34:	2bff      	cmp	r3, #255	; 0xff
 8000f36:	d001      	beq.n	8000f3c <gateway_handle+0x3c>
            return 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	e071      	b.n	8001020 <gateway_handle+0x120>

        // add device into list if needed
        for (int i = 0; i < 5; i++)
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	e02e      	b.n	8000fa0 <gateway_handle+0xa0>
        {
            if (connected_dev[i] == src)
 8000f42:	4a39      	ldr	r2, [pc, #228]	; (8001028 <gateway_handle+0x128>)
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	4413      	add	r3, r2
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	7a7a      	ldrb	r2, [r7, #9]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d10c      	bne.n	8000f6a <gateway_handle+0x6a>
            {
                uart_printf("Device %02X already connected\n", src);
 8000f50:	7a7b      	ldrb	r3, [r7, #9]
 8000f52:	4619      	mov	r1, r3
 8000f54:	4835      	ldr	r0, [pc, #212]	; (800102c <gateway_handle+0x12c>)
 8000f56:	f7ff fed5 	bl	8000d04 <uart_printf>


                timeout_check[i] = HAL_GetTick();
 8000f5a:	f000 fd13 	bl	8001984 <HAL_GetTick>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	4933      	ldr	r1, [pc, #204]	; (8001030 <gateway_handle+0x130>)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                break;
 8000f68:	e01d      	b.n	8000fa6 <gateway_handle+0xa6>
            }
            else if (connected_dev[i] == 0)
 8000f6a:	4a2f      	ldr	r2, [pc, #188]	; (8001028 <gateway_handle+0x128>)
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	4413      	add	r3, r2
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d111      	bne.n	8000f9a <gateway_handle+0x9a>
            {
                connected_dev[i] = src;
 8000f76:	4a2c      	ldr	r2, [pc, #176]	; (8001028 <gateway_handle+0x128>)
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	7a7a      	ldrb	r2, [r7, #9]
 8000f7e:	701a      	strb	r2, [r3, #0]

                timeout_check[i] = HAL_GetTick();
 8000f80:	f000 fd00 	bl	8001984 <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	492a      	ldr	r1, [pc, #168]	; (8001030 <gateway_handle+0x130>)
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                uart_printf("Added dev %02X\n", src);
 8000f8e:	7a7b      	ldrb	r3, [r7, #9]
 8000f90:	4619      	mov	r1, r3
 8000f92:	4828      	ldr	r0, [pc, #160]	; (8001034 <gateway_handle+0x134>)
 8000f94:	f7ff feb6 	bl	8000d04 <uart_printf>
                break;
 8000f98:	e005      	b.n	8000fa6 <gateway_handle+0xa6>
        for (int i = 0; i < 5; i++)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	2b04      	cmp	r3, #4
 8000fa4:	ddcd      	ble.n	8000f42 <gateway_handle+0x42>
            }
        }

        // Build reply packet: [0x01][0xFF][dev0][dev1][dev2][dev3][dev4]
        transmit_packet[0] = 0x01;
 8000fa6:	4b24      	ldr	r3, [pc, #144]	; (8001038 <gateway_handle+0x138>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
        transmit_packet[1] = 0xFF;
 8000fac:	4b22      	ldr	r3, [pc, #136]	; (8001038 <gateway_handle+0x138>)
 8000fae:	22ff      	movs	r2, #255	; 0xff
 8000fb0:	705a      	strb	r2, [r3, #1]
        for (int i = 0; i < 5; i++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	e00a      	b.n	8000fce <gateway_handle+0xce>
            transmit_packet[2 + i] = connected_dev[i];
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	3302      	adds	r3, #2
 8000fbc:	491a      	ldr	r1, [pc, #104]	; (8001028 <gateway_handle+0x128>)
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	440a      	add	r2, r1
 8000fc2:	7811      	ldrb	r1, [r2, #0]
 8000fc4:	4a1c      	ldr	r2, [pc, #112]	; (8001038 <gateway_handle+0x138>)
 8000fc6:	54d1      	strb	r1, [r2, r3]
        for (int i = 0; i < 5; i++)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	ddf1      	ble.n	8000fb8 <gateway_handle+0xb8>

        return 2 + 5;  // = 7 bytes
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	e023      	b.n	8001020 <gateway_handle+0x120>
       0x02  SENSOR DATA FROM NODE
       Packet: [0x02][0xFF][dev_id][data...]
       ============================================================*/
    case 0x02:
    {
        if (dest != 0xFF)
 8000fd8:	7abb      	ldrb	r3, [r7, #10]
 8000fda:	2bff      	cmp	r3, #255	; 0xff
 8000fdc:	d001      	beq.n	8000fe2 <gateway_handle+0xe2>
            return 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e01e      	b.n	8001020 <gateway_handle+0x120>
        for (int i = 0;i < 5;i++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	e015      	b.n	8001014 <gateway_handle+0x114>
        {
        	if (connected_dev[i] == src)
 8000fe8:	4a0f      	ldr	r2, [pc, #60]	; (8001028 <gateway_handle+0x128>)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4413      	add	r3, r2
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	7a7a      	ldrb	r2, [r7, #9]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d10b      	bne.n	800100e <gateway_handle+0x10e>
        	{

        		timeout_check[i] = HAL_GetTick();
 8000ff6:	f000 fcc5 	bl	8001984 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	490c      	ldr	r1, [pc, #48]	; (8001030 <gateway_handle+0x130>)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        		send_to_esp(rx, size);  // relay packet to ESP
 8001004:	6839      	ldr	r1, [r7, #0]
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff feaa 	bl	8000d60 <send_to_esp>
        		break;
 800100c:	e005      	b.n	800101a <gateway_handle+0x11a>
        for (int i = 0;i < 5;i++)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	3301      	adds	r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b04      	cmp	r3, #4
 8001018:	dde6      	ble.n	8000fe8 <gateway_handle+0xe8>
        	}
        }

        return size;             // forward as-is
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	e000      	b.n	8001020 <gateway_handle+0x120>
    }

    default:
        return 0;  // unknown command
 800101e:	2300      	movs	r3, #0
    }
}
 8001020:	4618      	mov	r0, r3
 8001022:	3718      	adds	r7, #24
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000000 	.word	0x20000000
 800102c:	08006a80 	.word	0x08006a80
 8001030:	2000038c 	.word	0x2000038c
 8001034:	08006aa0 	.word	0x08006aa0
 8001038:	200003a0 	.word	0x200003a0

0800103c <gateway_timeout_check>:

void gateway_timeout_check(uint32_t timeout_ms)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
     uint32_t now = HAL_GetTick();
 8001044:	f000 fc9e 	bl	8001984 <HAL_GetTick>
 8001048:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 5; i++)
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	e023      	b.n	8001098 <gateway_timeout_check+0x5c>
    {
        if (connected_dev[i] != 0 )
 8001050:	4a15      	ldr	r2, [pc, #84]	; (80010a8 <gateway_timeout_check+0x6c>)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d01a      	beq.n	8001092 <gateway_timeout_check+0x56>
        {
            if ((now - timeout_check[i]) > timeout_ms)
 800105c:	4a13      	ldr	r2, [pc, #76]	; (80010ac <gateway_timeout_check+0x70>)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001064:	68ba      	ldr	r2, [r7, #8]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d211      	bcs.n	8001092 <gateway_timeout_check+0x56>
            {
                uart_printf("Device %02X OFFLINE\n", connected_dev[i]);
 800106e:	4a0e      	ldr	r2, [pc, #56]	; (80010a8 <gateway_timeout_check+0x6c>)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	4413      	add	r3, r2
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	4619      	mov	r1, r3
 8001078:	480d      	ldr	r0, [pc, #52]	; (80010b0 <gateway_timeout_check+0x74>)
 800107a:	f7ff fe43 	bl	8000d04 <uart_printf>

                timeout_check[i] = 0;
 800107e:	4a0b      	ldr	r2, [pc, #44]	; (80010ac <gateway_timeout_check+0x70>)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2100      	movs	r1, #0
 8001084:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                connected_dev[i] = 0x00;   // optional: remove
 8001088:	4a07      	ldr	r2, [pc, #28]	; (80010a8 <gateway_timeout_check+0x6c>)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	4413      	add	r3, r2
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 5; i++)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	3301      	adds	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b04      	cmp	r3, #4
 800109c:	ddd8      	ble.n	8001050 <gateway_timeout_check+0x14>
            }
        }
    }
}
 800109e:	bf00      	nop
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000000 	.word	0x20000000
 80010ac:	2000038c 	.word	0x2000038c
 80010b0:	08006ab0 	.word	0x08006ab0
 80010b4:	00000000 	.word	0x00000000

080010b8 <main>:

int main(void)
{
 80010b8:	b5b0      	push	{r4, r5, r7, lr}
 80010ba:	b096      	sub	sp, #88	; 0x58
 80010bc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010be:	f000 fc39 	bl	8001934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c2:	f000 f88f 	bl	80011e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c6:	f000 f953 	bl	8001370 <MX_GPIO_Init>
  MX_SPI1_Init();
 80010ca:	f000 f8c7 	bl	800125c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80010ce:	f000 f8fb 	bl	80012c8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80010d2:	f000 f923 	bl	800131c <MX_USART3_UART_Init>

  SX1278_hw.dio0.port =GPIOA;
 80010d6:	4b38      	ldr	r3, [pc, #224]	; (80011b8 <main+0x100>)
 80010d8:	4a38      	ldr	r2, [pc, #224]	; (80011bc <main+0x104>)
 80010da:	60da      	str	r2, [r3, #12]
     	SX1278_hw.dio0.pin = GPIO_PIN_2;
 80010dc:	4b36      	ldr	r3, [pc, #216]	; (80011b8 <main+0x100>)
 80010de:	2204      	movs	r2, #4
 80010e0:	609a      	str	r2, [r3, #8]
     	SX1278_hw.nss.port = GPIOA;
 80010e2:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <main+0x100>)
 80010e4:	4a35      	ldr	r2, [pc, #212]	; (80011bc <main+0x104>)
 80010e6:	615a      	str	r2, [r3, #20]
     	SX1278_hw.nss.pin = GPIO_PIN_4;
 80010e8:	4b33      	ldr	r3, [pc, #204]	; (80011b8 <main+0x100>)
 80010ea:	2210      	movs	r2, #16
 80010ec:	611a      	str	r2, [r3, #16]
     	SX1278_hw.reset.port = GPIOA;
 80010ee:	4b32      	ldr	r3, [pc, #200]	; (80011b8 <main+0x100>)
 80010f0:	4a32      	ldr	r2, [pc, #200]	; (80011bc <main+0x104>)
 80010f2:	605a      	str	r2, [r3, #4]
     	SX1278_hw.reset.pin = GPIO_PIN_3;
 80010f4:	4b30      	ldr	r3, [pc, #192]	; (80011b8 <main+0x100>)
 80010f6:	2208      	movs	r2, #8
 80010f8:	601a      	str	r2, [r3, #0]
     	SX1278_hw.spi = &hspi1;
 80010fa:	4b2f      	ldr	r3, [pc, #188]	; (80011b8 <main+0x100>)
 80010fc:	4a30      	ldr	r2, [pc, #192]	; (80011c0 <main+0x108>)
 80010fe:	619a      	str	r2, [r3, #24]

     	SX1278.hw = &SX1278_hw;
 8001100:	4b30      	ldr	r3, [pc, #192]	; (80011c4 <main+0x10c>)
 8001102:	4a2d      	ldr	r2, [pc, #180]	; (80011b8 <main+0x100>)
 8001104:	601a      	str	r2, [r3, #0]

     	uart_printf("Configuring LoRa module\r\n");
 8001106:	4830      	ldr	r0, [pc, #192]	; (80011c8 <main+0x110>)
 8001108:	f7ff fdfc 	bl	8000d04 <uart_printf>
     	SX1278_init(&SX1278, 434000000, SX1278_POWER_20DBM, SX1278_LORA_SF_7,
 800110c:	230a      	movs	r3, #10
 800110e:	9305      	str	r3, [sp, #20]
 8001110:	2300      	movs	r3, #0
 8001112:	9304      	str	r3, [sp, #16]
 8001114:	2300      	movs	r3, #0
 8001116:	9303      	str	r3, [sp, #12]
 8001118:	2307      	movs	r3, #7
 800111a:	9302      	str	r3, [sp, #8]
 800111c:	2301      	movs	r3, #1
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	2300      	movs	r3, #0
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	a322      	add	r3, pc, #136	; (adr r3, 80011b0 <main+0xf8>)
 8001126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112a:	4826      	ldr	r0, [pc, #152]	; (80011c4 <main+0x10c>)
 800112c:	f7ff fcc6 	bl	8000abc <SX1278_init>
     	SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 10);
     	uart_printf("Done configuring LoRaModule\r\n");
 8001130:	4826      	ldr	r0, [pc, #152]	; (80011cc <main+0x114>)
 8001132:	f7ff fde7 	bl	8000d04 <uart_printf>
     	SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 8001136:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800113a:	2110      	movs	r1, #16
 800113c:	4821      	ldr	r0, [pc, #132]	; (80011c4 <main+0x10c>)
 800113e:	f7ff fc26 	bl	800098e <SX1278_LoRaEntryTx>

     	osSemaphoreDef(dataReady);
 8001142:	2300      	movs	r3, #0
 8001144:	63bb      	str	r3, [r7, #56]	; 0x38
 8001146:	2300      	movs	r3, #0
 8001148:	63fb      	str	r3, [r7, #60]	; 0x3c
     	  dataReadyHandle = osSemaphoreCreate(osSemaphore(dataReady), 1);
 800114a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800114e:	2101      	movs	r1, #1
 8001150:	4618      	mov	r0, r3
 8001152:	f002 fc40 	bl	80039d6 <osSemaphoreCreate>
 8001156:	4603      	mov	r3, r0
 8001158:	4a1d      	ldr	r2, [pc, #116]	; (80011d0 <main+0x118>)
 800115a:	6013      	str	r3, [r2, #0]
  /* definition and creation of TransmitTask */
  osThreadDef(TransmitTask, TransmitTaskInit, osPriorityNormal, 0, 256);
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <main+0x11c>)
 800115e:	f107 041c 	add.w	r4, r7, #28
 8001162:	461d      	mov	r5, r3
 8001164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001168:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800116c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TransmitTaskHandle = osThreadCreate(osThread(TransmitTask), NULL);
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f002 fbcd 	bl	8003916 <osThreadCreate>
 800117c:	4603      	mov	r3, r0
 800117e:	4a16      	ldr	r2, [pc, #88]	; (80011d8 <main+0x120>)
 8001180:	6013      	str	r3, [r2, #0]

  /* definition and creation of ReceiveTask */
  osThreadDef(ReceiveTask, ReceiveTaskInit, osPriorityBelowNormal, 0, 256);
 8001182:	4b16      	ldr	r3, [pc, #88]	; (80011dc <main+0x124>)
 8001184:	463c      	mov	r4, r7
 8001186:	461d      	mov	r5, r3
 8001188:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800118c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001190:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveTaskHandle = osThreadCreate(osThread(ReceiveTask), NULL);
 8001194:	463b      	mov	r3, r7
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f002 fbbc 	bl	8003916 <osThreadCreate>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a0f      	ldr	r2, [pc, #60]	; (80011e0 <main+0x128>)
 80011a2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011a4:	f002 fbb0 	bl	8003908 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <main+0xf0>
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w
 80011b0:	19de5080 	.word	0x19de5080
 80011b4:	00000000 	.word	0x00000000
 80011b8:	20001310 	.word	0x20001310
 80011bc:	40010800 	.word	0x40010800
 80011c0:	200011a0 	.word	0x200011a0
 80011c4:	200011f8 	.word	0x200011f8
 80011c8:	08006ac8 	.word	0x08006ac8
 80011cc:	08006ae4 	.word	0x08006ae4
 80011d0:	20001150 	.word	0x20001150
 80011d4:	08006b04 	.word	0x08006b04
 80011d8:	2000132c 	.word	0x2000132c
 80011dc:	08006b20 	.word	0x08006b20
 80011e0:	20001154 	.word	0x20001154

080011e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b090      	sub	sp, #64	; 0x40
 80011e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ea:	f107 0318 	add.w	r3, r7, #24
 80011ee:	2228      	movs	r2, #40	; 0x28
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f004 fef4 	bl	8005fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001206:	2302      	movs	r3, #2
 8001208:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800120a:	2301      	movs	r3, #1
 800120c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800120e:	2310      	movs	r3, #16
 8001210:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001212:	2300      	movs	r3, #0
 8001214:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001216:	f107 0318 	add.w	r3, r7, #24
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fe74 	bl	8001f08 <HAL_RCC_OscConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001226:	f000 f99d 	bl	8001564 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800122a:	230f      	movs	r3, #15
 800122c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800122e:	2300      	movs	r3, #0
 8001230:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001232:	2300      	movs	r3, #0
 8001234:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f001 f8e0 	bl	8002408 <HAL_RCC_ClockConfig>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800124e:	f000 f989 	bl	8001564 <Error_Handler>
  }
}
 8001252:	bf00      	nop
 8001254:	3740      	adds	r7, #64	; 0x40
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001260:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001262:	4a18      	ldr	r2, [pc, #96]	; (80012c4 <MX_SPI1_Init+0x68>)
 8001264:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001268:	f44f 7282 	mov.w	r2, #260	; 0x104
 800126c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800126e:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <MX_SPI1_Init+0x64>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001282:	2200      	movs	r2, #0
 8001284:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800128c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <MX_SPI1_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_SPI1_Init+0x64>)
 800129c:	2200      	movs	r2, #0
 800129e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012a0:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <MX_SPI1_Init+0x64>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <MX_SPI1_Init+0x64>)
 80012a8:	220a      	movs	r2, #10
 80012aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <MX_SPI1_Init+0x64>)
 80012ae:	f001 fa69 	bl	8002784 <HAL_SPI_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012b8:	f000 f954 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200011a0 	.word	0x200011a0
 80012c4:	40013000 	.word	0x40013000

080012c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	; (8001318 <MX_USART1_UART_Init+0x50>)
 80012d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012d2:	4b10      	ldr	r3, [pc, #64]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012ec:	4b09      	ldr	r3, [pc, #36]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012ee:	220c      	movs	r2, #12
 80012f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	; (8001314 <MX_USART1_UART_Init+0x4c>)
 8001300:	f002 f8b6 	bl	8003470 <HAL_UART_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800130a:	f000 f92b 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20001158 	.word	0x20001158
 8001318:	40013800 	.word	0x40013800

0800131c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001322:	4a12      	ldr	r2, [pc, #72]	; (800136c <MX_USART3_UART_Init+0x50>)
 8001324:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001326:	4b10      	ldr	r3, [pc, #64]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800132c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001334:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001342:	220c      	movs	r2, #12
 8001344:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001346:	4b08      	ldr	r3, [pc, #32]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <MX_USART3_UART_Init+0x4c>)
 8001354:	f002 f88c 	bl	8003470 <HAL_UART_Init>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800135e:	f000 f901 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20001108 	.word	0x20001108
 800136c:	40004800 	.word	0x40004800

08001370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b088      	sub	sp, #32
 8001374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001376:	f107 0310 	add.w	r3, r7, #16
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]
 8001380:	609a      	str	r2, [r3, #8]
 8001382:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001384:	4b2d      	ldr	r3, [pc, #180]	; (800143c <MX_GPIO_Init+0xcc>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	4a2c      	ldr	r2, [pc, #176]	; (800143c <MX_GPIO_Init+0xcc>)
 800138a:	f043 0310 	orr.w	r3, r3, #16
 800138e:	6193      	str	r3, [r2, #24]
 8001390:	4b2a      	ldr	r3, [pc, #168]	; (800143c <MX_GPIO_Init+0xcc>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	f003 0310 	and.w	r3, r3, #16
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139c:	4b27      	ldr	r3, [pc, #156]	; (800143c <MX_GPIO_Init+0xcc>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4a26      	ldr	r2, [pc, #152]	; (800143c <MX_GPIO_Init+0xcc>)
 80013a2:	f043 0304 	orr.w	r3, r3, #4
 80013a6:	6193      	str	r3, [r2, #24]
 80013a8:	4b24      	ldr	r3, [pc, #144]	; (800143c <MX_GPIO_Init+0xcc>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f003 0304 	and.w	r3, r3, #4
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b4:	4b21      	ldr	r3, [pc, #132]	; (800143c <MX_GPIO_Init+0xcc>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	4a20      	ldr	r2, [pc, #128]	; (800143c <MX_GPIO_Init+0xcc>)
 80013ba:	f043 0308 	orr.w	r3, r3, #8
 80013be:	6193      	str	r3, [r2, #24]
 80013c0:	4b1e      	ldr	r3, [pc, #120]	; (800143c <MX_GPIO_Init+0xcc>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0308 	and.w	r3, r3, #8
 80013c8:	607b      	str	r3, [r7, #4]
 80013ca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013d2:	481b      	ldr	r0, [pc, #108]	; (8001440 <MX_GPIO_Init+0xd0>)
 80013d4:	f000 fd7f 	bl	8001ed6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_PIN_Pin|NSS_PIN_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	2118      	movs	r1, #24
 80013dc:	4819      	ldr	r0, [pc, #100]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013de:	f000 fd7a 	bl	8001ed6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80013e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e8:	2301      	movs	r3, #1
 80013ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	2302      	movs	r3, #2
 80013f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	4619      	mov	r1, r3
 80013fa:	4811      	ldr	r0, [pc, #68]	; (8001440 <MX_GPIO_Init+0xd0>)
 80013fc:	f000 fbd0 	bl	8001ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_PIN_Pin */
  GPIO_InitStruct.Pin = DIO_PIN_Pin;
 8001400:	2304      	movs	r3, #4
 8001402:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_PIN_GPIO_Port, &GPIO_InitStruct);
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480c      	ldr	r0, [pc, #48]	; (8001444 <MX_GPIO_Init+0xd4>)
 8001414:	f000 fbc4 	bl	8001ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_PIN_Pin NSS_PIN_Pin */
  GPIO_InitStruct.Pin = RESET_PIN_Pin|NSS_PIN_Pin;
 8001418:	2318      	movs	r3, #24
 800141a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2302      	movs	r3, #2
 8001426:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	4619      	mov	r1, r3
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <MX_GPIO_Init+0xd4>)
 8001430:	f000 fbb6 	bl	8001ba0 <HAL_GPIO_Init>

}
 8001434:	bf00      	nop
 8001436:	3720      	adds	r7, #32
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021000 	.word	0x40021000
 8001440:	40011000 	.word	0x40011000
 8001444:	40010800 	.word	0x40010800

08001448 <TransmitTaskInit>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TransmitTaskInit */
void TransmitTaskInit(void const * argument)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
    while (1)
    {
        // Wait for packet ready
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 8001450:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <TransmitTaskInit+0x74>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	4618      	mov	r0, r3
 800145a:	f002 faef 	bl	8003a3c <osSemaphoreWait>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d129      	bne.n	80014b8 <TransmitTaskInit+0x70>
            continue;

        transmit_packet[0] = 0x01;
 8001464:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <TransmitTaskInit+0x78>)
 8001466:	2201      	movs	r2, #1
 8001468:	701a      	strb	r2, [r3, #0]
        transmit_packet[1] = 0xFF;
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <TransmitTaskInit+0x78>)
 800146c:	22ff      	movs	r2, #255	; 0xff
 800146e:	705a      	strb	r2, [r3, #1]
        for (int i=2;i<7;i++)
 8001470:	2302      	movs	r3, #2
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	e00b      	b.n	800148e <TransmitTaskInit+0x46>
        {
        	transmit_packet[i] = connected_dev[i-2];
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	3b02      	subs	r3, #2
 800147a:	4a12      	ldr	r2, [pc, #72]	; (80014c4 <TransmitTaskInit+0x7c>)
 800147c:	5cd1      	ldrb	r1, [r2, r3]
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <TransmitTaskInit+0x78>)
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	460a      	mov	r2, r1
 8001486:	701a      	strb	r2, [r3, #0]
        for (int i=2;i<7;i++)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3301      	adds	r3, #1
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2b06      	cmp	r3, #6
 8001492:	ddf0      	ble.n	8001476 <TransmitTaskInit+0x2e>
        }

        int ret = transmit_mode(transmit_packet, 7);
 8001494:	2107      	movs	r1, #7
 8001496:	480a      	ldr	r0, [pc, #40]	; (80014c0 <TransmitTaskInit+0x78>)
 8001498:	f7ff fc76 	bl	8000d88 <transmit_mode>
 800149c:	60b8      	str	r0, [r7, #8]
        uart_printf("[TX] sending ack: %d\n", ret);
 800149e:	68b9      	ldr	r1, [r7, #8]
 80014a0:	4809      	ldr	r0, [pc, #36]	; (80014c8 <TransmitTaskInit+0x80>)
 80014a2:	f7ff fc2f 	bl	8000d04 <uart_printf>

        // Allow ReceiveTask to run next
        osSemaphoreRelease(dataReadyHandle);
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <TransmitTaskInit+0x74>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 fb14 	bl	8003ad8 <osSemaphoreRelease>
        osDelay(200);
 80014b0:	20c8      	movs	r0, #200	; 0xc8
 80014b2:	f002 fa7c 	bl	80039ae <osDelay>
 80014b6:	e7cb      	b.n	8001450 <TransmitTaskInit+0x8>
            continue;
 80014b8:	bf00      	nop
    {
 80014ba:	e7c9      	b.n	8001450 <TransmitTaskInit+0x8>
 80014bc:	20001150 	.word	0x20001150
 80014c0:	200003a0 	.word	0x200003a0
 80014c4:	20000000 	.word	0x20000000
 80014c8:	08006b3c 	.word	0x08006b3c

080014cc <ReceiveTaskInit>:
}



void ReceiveTaskInit(void const * argument)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
    int ret;

    while (1)
    {
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 80014d4:	4b16      	ldr	r3, [pc, #88]	; (8001530 <ReceiveTaskInit+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f04f 31ff 	mov.w	r1, #4294967295
 80014dc:	4618      	mov	r0, r3
 80014de:	f002 faad 	bl	8003a3c <osSemaphoreWait>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d121      	bne.n	800152c <ReceiveTaskInit+0x60>
            continue;

        ret = receive_mode(receive_packet, sizeof(receive_packet));
 80014e8:	213c      	movs	r1, #60	; 0x3c
 80014ea:	4812      	ldr	r0, [pc, #72]	; (8001534 <ReceiveTaskInit+0x68>)
 80014ec:	f7ff fca6 	bl	8000e3c <receive_mode>
 80014f0:	60f8      	str	r0, [r7, #12]
        uart_printf("[RX] receive: %d\n", ret);
 80014f2:	68f9      	ldr	r1, [r7, #12]
 80014f4:	4810      	ldr	r0, [pc, #64]	; (8001538 <ReceiveTaskInit+0x6c>)
 80014f6:	f7ff fc05 	bl	8000d04 <uart_printf>

        if (ret > 0)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	dd05      	ble.n	800150c <ReceiveTaskInit+0x40>
        {
            gateway_handle(receive_packet, ret);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	4619      	mov	r1, r3
 8001504:	480b      	ldr	r0, [pc, #44]	; (8001534 <ReceiveTaskInit+0x68>)
 8001506:	f7ff fcfb 	bl	8000f00 <gateway_handle>
 800150a:	e002      	b.n	8001512 <ReceiveTaskInit+0x46>

        }
        else
        {
            uart_printf("[RX] receive failed\n");
 800150c:	480b      	ldr	r0, [pc, #44]	; (800153c <ReceiveTaskInit+0x70>)
 800150e:	f7ff fbf9 	bl	8000d04 <uart_printf>
        }
        gateway_timeout_check(10000);
 8001512:	f242 7010 	movw	r0, #10000	; 0x2710
 8001516:	f7ff fd91 	bl	800103c <gateway_timeout_check>
        osSemaphoreRelease(dataReadyHandle);
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <ReceiveTaskInit+0x64>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f002 fada 	bl	8003ad8 <osSemaphoreRelease>
        osDelay(200);
 8001524:	20c8      	movs	r0, #200	; 0xc8
 8001526:	f002 fa42 	bl	80039ae <osDelay>
 800152a:	e7d3      	b.n	80014d4 <ReceiveTaskInit+0x8>
            continue;
 800152c:	bf00      	nop
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 800152e:	e7d1      	b.n	80014d4 <ReceiveTaskInit+0x8>
 8001530:	20001150 	.word	0x20001150
 8001534:	20000350 	.word	0x20000350
 8001538:	08006b54 	.word	0x08006b54
 800153c:	08006b68 	.word	0x08006b68

08001540 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d101      	bne.n	8001556 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001552:	f000 fa05 	bl	8001960 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40000800 	.word	0x40000800

08001564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001568:	b672      	cpsid	i
}
 800156a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800156c:	e7fe      	b.n	800156c <Error_Handler+0x8>
	...

08001570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001576:	4b18      	ldr	r3, [pc, #96]	; (80015d8 <HAL_MspInit+0x68>)
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	4a17      	ldr	r2, [pc, #92]	; (80015d8 <HAL_MspInit+0x68>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6193      	str	r3, [r2, #24]
 8001582:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <HAL_MspInit+0x68>)
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800158e:	4b12      	ldr	r3, [pc, #72]	; (80015d8 <HAL_MspInit+0x68>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	4a11      	ldr	r2, [pc, #68]	; (80015d8 <HAL_MspInit+0x68>)
 8001594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001598:	61d3      	str	r3, [r2, #28]
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <HAL_MspInit+0x68>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	210f      	movs	r1, #15
 80015aa:	f06f 0001 	mvn.w	r0, #1
 80015ae:	f000 facc 	bl	8001b4a <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015b2:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <HAL_MspInit+0x6c>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	4a04      	ldr	r2, [pc, #16]	; (80015dc <HAL_MspInit+0x6c>)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40010000 	.word	0x40010000

080015e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a1b      	ldr	r2, [pc, #108]	; (8001668 <HAL_SPI_MspInit+0x88>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d12f      	bne.n	8001660 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001600:	4b1a      	ldr	r3, [pc, #104]	; (800166c <HAL_SPI_MspInit+0x8c>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4a19      	ldr	r2, [pc, #100]	; (800166c <HAL_SPI_MspInit+0x8c>)
 8001606:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800160a:	6193      	str	r3, [r2, #24]
 800160c:	4b17      	ldr	r3, [pc, #92]	; (800166c <HAL_SPI_MspInit+0x8c>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <HAL_SPI_MspInit+0x8c>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	4a13      	ldr	r2, [pc, #76]	; (800166c <HAL_SPI_MspInit+0x8c>)
 800161e:	f043 0304 	orr.w	r3, r3, #4
 8001622:	6193      	str	r3, [r2, #24]
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <HAL_SPI_MspInit+0x8c>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	f003 0304 	and.w	r3, r3, #4
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001630:	23a0      	movs	r3, #160	; 0xa0
 8001632:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001638:	2303      	movs	r3, #3
 800163a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	4619      	mov	r1, r3
 8001642:	480b      	ldr	r0, [pc, #44]	; (8001670 <HAL_SPI_MspInit+0x90>)
 8001644:	f000 faac 	bl	8001ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001648:	2340      	movs	r3, #64	; 0x40
 800164a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001654:	f107 0310 	add.w	r3, r7, #16
 8001658:	4619      	mov	r1, r3
 800165a:	4805      	ldr	r0, [pc, #20]	; (8001670 <HAL_SPI_MspInit+0x90>)
 800165c:	f000 faa0 	bl	8001ba0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001660:	bf00      	nop
 8001662:	3720      	adds	r7, #32
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40013000 	.word	0x40013000
 800166c:	40021000 	.word	0x40021000
 8001670:	40010800 	.word	0x40010800

08001674 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	; 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0318 	add.w	r3, r7, #24
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a38      	ldr	r2, [pc, #224]	; (8001770 <HAL_UART_MspInit+0xfc>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d132      	bne.n	80016fa <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001694:	4b37      	ldr	r3, [pc, #220]	; (8001774 <HAL_UART_MspInit+0x100>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	4a36      	ldr	r2, [pc, #216]	; (8001774 <HAL_UART_MspInit+0x100>)
 800169a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800169e:	6193      	str	r3, [r2, #24]
 80016a0:	4b34      	ldr	r3, [pc, #208]	; (8001774 <HAL_UART_MspInit+0x100>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	4b31      	ldr	r3, [pc, #196]	; (8001774 <HAL_UART_MspInit+0x100>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	4a30      	ldr	r2, [pc, #192]	; (8001774 <HAL_UART_MspInit+0x100>)
 80016b2:	f043 0304 	orr.w	r3, r3, #4
 80016b6:	6193      	str	r3, [r2, #24]
 80016b8:	4b2e      	ldr	r3, [pc, #184]	; (8001774 <HAL_UART_MspInit+0x100>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	f003 0304 	and.w	r3, r3, #4
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ca:	2302      	movs	r3, #2
 80016cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ce:	2303      	movs	r3, #3
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 0318 	add.w	r3, r7, #24
 80016d6:	4619      	mov	r1, r3
 80016d8:	4827      	ldr	r0, [pc, #156]	; (8001778 <HAL_UART_MspInit+0x104>)
 80016da:	f000 fa61 	bl	8001ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ec:	f107 0318 	add.w	r3, r7, #24
 80016f0:	4619      	mov	r1, r3
 80016f2:	4821      	ldr	r0, [pc, #132]	; (8001778 <HAL_UART_MspInit+0x104>)
 80016f4:	f000 fa54 	bl	8001ba0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016f8:	e036      	b.n	8001768 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a1f      	ldr	r2, [pc, #124]	; (800177c <HAL_UART_MspInit+0x108>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d131      	bne.n	8001768 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001704:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <HAL_UART_MspInit+0x100>)
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <HAL_UART_MspInit+0x100>)
 800170a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800170e:	61d3      	str	r3, [r2, #28]
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_UART_MspInit+0x100>)
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171c:	4b15      	ldr	r3, [pc, #84]	; (8001774 <HAL_UART_MspInit+0x100>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a14      	ldr	r2, [pc, #80]	; (8001774 <HAL_UART_MspInit+0x100>)
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_UART_MspInit+0x100>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001734:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001742:	f107 0318 	add.w	r3, r7, #24
 8001746:	4619      	mov	r1, r3
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <HAL_UART_MspInit+0x10c>)
 800174a:	f000 fa29 	bl	8001ba0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800174e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001754:	2300      	movs	r3, #0
 8001756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f107 0318 	add.w	r3, r7, #24
 8001760:	4619      	mov	r1, r3
 8001762:	4807      	ldr	r0, [pc, #28]	; (8001780 <HAL_UART_MspInit+0x10c>)
 8001764:	f000 fa1c 	bl	8001ba0 <HAL_GPIO_Init>
}
 8001768:	bf00      	nop
 800176a:	3728      	adds	r7, #40	; 0x28
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40013800 	.word	0x40013800
 8001774:	40021000 	.word	0x40021000
 8001778:	40010800 	.word	0x40010800
 800177c:	40004800 	.word	0x40004800
 8001780:	40010c00 	.word	0x40010c00

08001784 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08c      	sub	sp, #48	; 0x30
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001794:	2200      	movs	r2, #0
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	201e      	movs	r0, #30
 800179a:	f000 f9d6 	bl	8001b4a <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800179e:	201e      	movs	r0, #30
 80017a0:	f000 f9ef 	bl	8001b82 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80017a4:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <HAL_InitTick+0x9c>)
 80017a6:	69db      	ldr	r3, [r3, #28]
 80017a8:	4a1d      	ldr	r2, [pc, #116]	; (8001820 <HAL_InitTick+0x9c>)
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	61d3      	str	r3, [r2, #28]
 80017b0:	4b1b      	ldr	r3, [pc, #108]	; (8001820 <HAL_InitTick+0x9c>)
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017bc:	f107 0210 	add.w	r2, r7, #16
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 ff8e 	bl	80026e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017cc:	f000 ff64 	bl	8002698 <HAL_RCC_GetPCLK1Freq>
 80017d0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d4:	4a13      	ldr	r2, [pc, #76]	; (8001824 <HAL_InitTick+0xa0>)
 80017d6:	fba2 2303 	umull	r2, r3, r2, r3
 80017da:	0c9b      	lsrs	r3, r3, #18
 80017dc:	3b01      	subs	r3, #1
 80017de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80017e0:	4b11      	ldr	r3, [pc, #68]	; (8001828 <HAL_InitTick+0xa4>)
 80017e2:	4a12      	ldr	r2, [pc, #72]	; (800182c <HAL_InitTick+0xa8>)
 80017e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <HAL_InitTick+0xa4>)
 80017e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017ec:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80017ee:	4a0e      	ldr	r2, [pc, #56]	; (8001828 <HAL_InitTick+0xa4>)
 80017f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017f2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_InitTick+0xa4>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <HAL_InitTick+0xa4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <HAL_InitTick+0xa4>)
 8001802:	f001 fbf6 	bl	8002ff2 <HAL_TIM_Base_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800180c:	4806      	ldr	r0, [pc, #24]	; (8001828 <HAL_InitTick+0xa4>)
 800180e:	f001 fc49 	bl	80030a4 <HAL_TIM_Base_Start_IT>
 8001812:	4603      	mov	r3, r0
 8001814:	e000      	b.n	8001818 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
}
 8001818:	4618      	mov	r0, r3
 800181a:	3730      	adds	r7, #48	; 0x30
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	431bde83 	.word	0x431bde83
 8001828:	20001330 	.word	0x20001330
 800182c:	40000800 	.word	0x40000800

08001830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001834:	e7fe      	b.n	8001834 <NMI_Handler+0x4>

08001836 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800183a:	e7fe      	b.n	800183a <HardFault_Handler+0x4>

0800183c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <MemManage_Handler+0x4>

08001842 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001846:	e7fe      	b.n	8001846 <BusFault_Handler+0x4>

08001848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800184c:	e7fe      	b.n	800184c <UsageFault_Handler+0x4>

0800184e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
	...

0800185c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001860:	4802      	ldr	r0, [pc, #8]	; (800186c <TIM4_IRQHandler+0x10>)
 8001862:	f001 fc71 	bl	8003148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20001330 	.word	0x20001330

08001870 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001878:	4a14      	ldr	r2, [pc, #80]	; (80018cc <_sbrk+0x5c>)
 800187a:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <_sbrk+0x60>)
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001884:	4b13      	ldr	r3, [pc, #76]	; (80018d4 <_sbrk+0x64>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d102      	bne.n	8001892 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <_sbrk+0x64>)
 800188e:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <_sbrk+0x68>)
 8001890:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <_sbrk+0x64>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	429a      	cmp	r2, r3
 800189e:	d207      	bcs.n	80018b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a0:	f004 fb64 	bl	8005f6c <__errno>
 80018a4:	4603      	mov	r3, r0
 80018a6:	220c      	movs	r2, #12
 80018a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018aa:	f04f 33ff 	mov.w	r3, #4294967295
 80018ae:	e009      	b.n	80018c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b0:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <_sbrk+0x64>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018b6:	4b07      	ldr	r3, [pc, #28]	; (80018d4 <_sbrk+0x64>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4413      	add	r3, r2
 80018be:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <_sbrk+0x64>)
 80018c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018c2:	68fb      	ldr	r3, [r7, #12]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3718      	adds	r7, #24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20005000 	.word	0x20005000
 80018d0:	00000400 	.word	0x00000400
 80018d4:	200003a8 	.word	0x200003a8
 80018d8:	20001390 	.word	0x20001390

080018dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e8:	f7ff fff8 	bl	80018dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ee:	490c      	ldr	r1, [pc, #48]	; (8001920 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018f0:	4a0c      	ldr	r2, [pc, #48]	; (8001924 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f4:	e002      	b.n	80018fc <LoopCopyDataInit>

080018f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018fa:	3304      	adds	r3, #4

080018fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001900:	d3f9      	bcc.n	80018f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001904:	4c09      	ldr	r4, [pc, #36]	; (800192c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001908:	e001      	b.n	800190e <LoopFillZerobss>

0800190a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800190a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800190c:	3204      	adds	r2, #4

0800190e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001910:	d3fb      	bcc.n	800190a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001912:	f004 fb31 	bl	8005f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001916:	f7ff fbcf 	bl	80010b8 <main>
  bx lr
 800191a:	4770      	bx	lr
  ldr r0, =_sdata
 800191c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001920:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001924:	08006c78 	.word	0x08006c78
  ldr r2, =_sbss
 8001928:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800192c:	2000138c 	.word	0x2000138c

08001930 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001930:	e7fe      	b.n	8001930 <ADC1_2_IRQHandler>
	...

08001934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_Init+0x28>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_Init+0x28>)
 800193e:	f043 0310 	orr.w	r3, r3, #16
 8001942:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001944:	2003      	movs	r0, #3
 8001946:	f000 f8f5 	bl	8001b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194a:	200f      	movs	r0, #15
 800194c:	f7ff ff1a 	bl	8001784 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001950:	f7ff fe0e 	bl	8001570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40022000 	.word	0x40022000

08001960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001964:	4b05      	ldr	r3, [pc, #20]	; (800197c <HAL_IncTick+0x1c>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	4b05      	ldr	r3, [pc, #20]	; (8001980 <HAL_IncTick+0x20>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4413      	add	r3, r2
 8001970:	4a03      	ldr	r2, [pc, #12]	; (8001980 <HAL_IncTick+0x20>)
 8001972:	6013      	str	r3, [r2, #0]
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr
 800197c:	20000010 	.word	0x20000010
 8001980:	20001378 	.word	0x20001378

08001984 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return uwTick;
 8001988:	4b02      	ldr	r3, [pc, #8]	; (8001994 <HAL_GetTick+0x10>)
 800198a:	681b      	ldr	r3, [r3, #0]
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	20001378 	.word	0x20001378

08001998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019a0:	f7ff fff0 	bl	8001984 <HAL_GetTick>
 80019a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b0:	d005      	beq.n	80019be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019b2:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_Delay+0x44>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	461a      	mov	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4413      	add	r3, r2
 80019bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019be:	bf00      	nop
 80019c0:	f7ff ffe0 	bl	8001984 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d8f7      	bhi.n	80019c0 <HAL_Delay+0x28>
  {
  }
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000010 	.word	0x20000010

080019e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a12:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	60d3      	str	r3, [r2, #12]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <__NVIC_GetPriorityGrouping+0x18>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	f003 0307 	and.w	r3, r3, #7
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db0b      	blt.n	8001a6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	4906      	ldr	r1, [pc, #24]	; (8001a78 <__NVIC_EnableIRQ+0x34>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	095b      	lsrs	r3, r3, #5
 8001a64:	2001      	movs	r0, #1
 8001a66:	fa00 f202 	lsl.w	r2, r0, r2
 8001a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	e000e100 	.word	0xe000e100

08001a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	6039      	str	r1, [r7, #0]
 8001a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	db0a      	blt.n	8001aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	490c      	ldr	r1, [pc, #48]	; (8001ac8 <__NVIC_SetPriority+0x4c>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	0112      	lsls	r2, r2, #4
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa4:	e00a      	b.n	8001abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	4908      	ldr	r1, [pc, #32]	; (8001acc <__NVIC_SetPriority+0x50>)
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	3b04      	subs	r3, #4
 8001ab4:	0112      	lsls	r2, r2, #4
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	440b      	add	r3, r1
 8001aba:	761a      	strb	r2, [r3, #24]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000e100 	.word	0xe000e100
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b089      	sub	sp, #36	; 0x24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	f1c3 0307 	rsb	r3, r3, #7
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	bf28      	it	cs
 8001aee:	2304      	movcs	r3, #4
 8001af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3304      	adds	r3, #4
 8001af6:	2b06      	cmp	r3, #6
 8001af8:	d902      	bls.n	8001b00 <NVIC_EncodePriority+0x30>
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	3b03      	subs	r3, #3
 8001afe:	e000      	b.n	8001b02 <NVIC_EncodePriority+0x32>
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	f04f 32ff 	mov.w	r2, #4294967295
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43da      	mvns	r2, r3
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	401a      	ands	r2, r3
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b18:	f04f 31ff 	mov.w	r1, #4294967295
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b22:	43d9      	mvns	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	4313      	orrs	r3, r2
         );
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3724      	adds	r7, #36	; 0x24
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ff4f 	bl	80019e0 <__NVIC_SetPriorityGrouping>
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4603      	mov	r3, r0
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
 8001b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b5c:	f7ff ff64 	bl	8001a28 <__NVIC_GetPriorityGrouping>
 8001b60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	6978      	ldr	r0, [r7, #20]
 8001b68:	f7ff ffb2 	bl	8001ad0 <NVIC_EncodePriority>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b72:	4611      	mov	r1, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff81 	bl	8001a7c <__NVIC_SetPriority>
}
 8001b7a:	bf00      	nop
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	4603      	mov	r3, r0
 8001b8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ff57 	bl	8001a44 <__NVIC_EnableIRQ>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b08b      	sub	sp, #44	; 0x2c
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bb2:	e169      	b.n	8001e88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	f040 8158 	bne.w	8001e82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	4a9a      	ldr	r2, [pc, #616]	; (8001e40 <HAL_GPIO_Init+0x2a0>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d05e      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001bdc:	4a98      	ldr	r2, [pc, #608]	; (8001e40 <HAL_GPIO_Init+0x2a0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d875      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001be2:	4a98      	ldr	r2, [pc, #608]	; (8001e44 <HAL_GPIO_Init+0x2a4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d058      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001be8:	4a96      	ldr	r2, [pc, #600]	; (8001e44 <HAL_GPIO_Init+0x2a4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d86f      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001bee:	4a96      	ldr	r2, [pc, #600]	; (8001e48 <HAL_GPIO_Init+0x2a8>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d052      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001bf4:	4a94      	ldr	r2, [pc, #592]	; (8001e48 <HAL_GPIO_Init+0x2a8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d869      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001bfa:	4a94      	ldr	r2, [pc, #592]	; (8001e4c <HAL_GPIO_Init+0x2ac>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d04c      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001c00:	4a92      	ldr	r2, [pc, #584]	; (8001e4c <HAL_GPIO_Init+0x2ac>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d863      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c06:	4a92      	ldr	r2, [pc, #584]	; (8001e50 <HAL_GPIO_Init+0x2b0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d046      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001c0c:	4a90      	ldr	r2, [pc, #576]	; (8001e50 <HAL_GPIO_Init+0x2b0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d85d      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c12:	2b12      	cmp	r3, #18
 8001c14:	d82a      	bhi.n	8001c6c <HAL_GPIO_Init+0xcc>
 8001c16:	2b12      	cmp	r3, #18
 8001c18:	d859      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c1a:	a201      	add	r2, pc, #4	; (adr r2, 8001c20 <HAL_GPIO_Init+0x80>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001c9b 	.word	0x08001c9b
 8001c24:	08001c75 	.word	0x08001c75
 8001c28:	08001c87 	.word	0x08001c87
 8001c2c:	08001cc9 	.word	0x08001cc9
 8001c30:	08001ccf 	.word	0x08001ccf
 8001c34:	08001ccf 	.word	0x08001ccf
 8001c38:	08001ccf 	.word	0x08001ccf
 8001c3c:	08001ccf 	.word	0x08001ccf
 8001c40:	08001ccf 	.word	0x08001ccf
 8001c44:	08001ccf 	.word	0x08001ccf
 8001c48:	08001ccf 	.word	0x08001ccf
 8001c4c:	08001ccf 	.word	0x08001ccf
 8001c50:	08001ccf 	.word	0x08001ccf
 8001c54:	08001ccf 	.word	0x08001ccf
 8001c58:	08001ccf 	.word	0x08001ccf
 8001c5c:	08001ccf 	.word	0x08001ccf
 8001c60:	08001ccf 	.word	0x08001ccf
 8001c64:	08001c7d 	.word	0x08001c7d
 8001c68:	08001c91 	.word	0x08001c91
 8001c6c:	4a79      	ldr	r2, [pc, #484]	; (8001e54 <HAL_GPIO_Init+0x2b4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c72:	e02c      	b.n	8001cce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	623b      	str	r3, [r7, #32]
          break;
 8001c7a:	e029      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	3304      	adds	r3, #4
 8001c82:	623b      	str	r3, [r7, #32]
          break;
 8001c84:	e024      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	3308      	adds	r3, #8
 8001c8c:	623b      	str	r3, [r7, #32]
          break;
 8001c8e:	e01f      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	330c      	adds	r3, #12
 8001c96:	623b      	str	r3, [r7, #32]
          break;
 8001c98:	e01a      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d102      	bne.n	8001ca8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	623b      	str	r3, [r7, #32]
          break;
 8001ca6:	e013      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d105      	bne.n	8001cbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cb0:	2308      	movs	r3, #8
 8001cb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	611a      	str	r2, [r3, #16]
          break;
 8001cba:	e009      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	615a      	str	r2, [r3, #20]
          break;
 8001cc6:	e003      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	623b      	str	r3, [r7, #32]
          break;
 8001ccc:	e000      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          break;
 8001cce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	2bff      	cmp	r3, #255	; 0xff
 8001cd4:	d801      	bhi.n	8001cda <HAL_GPIO_Init+0x13a>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	e001      	b.n	8001cde <HAL_GPIO_Init+0x13e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	3304      	adds	r3, #4
 8001cde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2bff      	cmp	r3, #255	; 0xff
 8001ce4:	d802      	bhi.n	8001cec <HAL_GPIO_Init+0x14c>
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	e002      	b.n	8001cf2 <HAL_GPIO_Init+0x152>
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	3b08      	subs	r3, #8
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	210f      	movs	r1, #15
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	401a      	ands	r2, r3
 8001d04:	6a39      	ldr	r1, [r7, #32]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f000 80b1 	beq.w	8001e82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d20:	4b4d      	ldr	r3, [pc, #308]	; (8001e58 <HAL_GPIO_Init+0x2b8>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a4c      	ldr	r2, [pc, #304]	; (8001e58 <HAL_GPIO_Init+0x2b8>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b4a      	ldr	r3, [pc, #296]	; (8001e58 <HAL_GPIO_Init+0x2b8>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d38:	4a48      	ldr	r2, [pc, #288]	; (8001e5c <HAL_GPIO_Init+0x2bc>)
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	089b      	lsrs	r3, r3, #2
 8001d3e:	3302      	adds	r3, #2
 8001d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	220f      	movs	r2, #15
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a40      	ldr	r2, [pc, #256]	; (8001e60 <HAL_GPIO_Init+0x2c0>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d013      	beq.n	8001d8c <HAL_GPIO_Init+0x1ec>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a3f      	ldr	r2, [pc, #252]	; (8001e64 <HAL_GPIO_Init+0x2c4>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d00d      	beq.n	8001d88 <HAL_GPIO_Init+0x1e8>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a3e      	ldr	r2, [pc, #248]	; (8001e68 <HAL_GPIO_Init+0x2c8>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d007      	beq.n	8001d84 <HAL_GPIO_Init+0x1e4>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a3d      	ldr	r2, [pc, #244]	; (8001e6c <HAL_GPIO_Init+0x2cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d101      	bne.n	8001d80 <HAL_GPIO_Init+0x1e0>
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e006      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d80:	2304      	movs	r3, #4
 8001d82:	e004      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e002      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <HAL_GPIO_Init+0x1ee>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d90:	f002 0203 	and.w	r2, r2, #3
 8001d94:	0092      	lsls	r2, r2, #2
 8001d96:	4093      	lsls	r3, r2
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d9e:	492f      	ldr	r1, [pc, #188]	; (8001e5c <HAL_GPIO_Init+0x2bc>)
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	089b      	lsrs	r3, r3, #2
 8001da4:	3302      	adds	r3, #2
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001db8:	4b2d      	ldr	r3, [pc, #180]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	492c      	ldr	r1, [pc, #176]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	608b      	str	r3, [r1, #8]
 8001dc4:	e006      	b.n	8001dd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dc6:	4b2a      	ldr	r3, [pc, #168]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	4928      	ldr	r1, [pc, #160]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d006      	beq.n	8001dee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001de0:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	4922      	ldr	r1, [pc, #136]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60cb      	str	r3, [r1, #12]
 8001dec:	e006      	b.n	8001dfc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	43db      	mvns	r3, r3
 8001df6:	491e      	ldr	r1, [pc, #120]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d006      	beq.n	8001e16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e08:	4b19      	ldr	r3, [pc, #100]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	4918      	ldr	r1, [pc, #96]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	604b      	str	r3, [r1, #4]
 8001e14:	e006      	b.n	8001e24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e16:	4b16      	ldr	r3, [pc, #88]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	4914      	ldr	r1, [pc, #80]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d021      	beq.n	8001e74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e30:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	490e      	ldr	r1, [pc, #56]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	600b      	str	r3, [r1, #0]
 8001e3c:	e021      	b.n	8001e82 <HAL_GPIO_Init+0x2e2>
 8001e3e:	bf00      	nop
 8001e40:	10320000 	.word	0x10320000
 8001e44:	10310000 	.word	0x10310000
 8001e48:	10220000 	.word	0x10220000
 8001e4c:	10210000 	.word	0x10210000
 8001e50:	10120000 	.word	0x10120000
 8001e54:	10110000 	.word	0x10110000
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40010000 	.word	0x40010000
 8001e60:	40010800 	.word	0x40010800
 8001e64:	40010c00 	.word	0x40010c00
 8001e68:	40011000 	.word	0x40011000
 8001e6c:	40011400 	.word	0x40011400
 8001e70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e74:	4b0b      	ldr	r3, [pc, #44]	; (8001ea4 <HAL_GPIO_Init+0x304>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	4909      	ldr	r1, [pc, #36]	; (8001ea4 <HAL_GPIO_Init+0x304>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e84:	3301      	adds	r3, #1
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f47f ae8e 	bne.w	8001bb4 <HAL_GPIO_Init+0x14>
  }
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	372c      	adds	r7, #44	; 0x2c
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr
 8001ea4:	40010400 	.word	0x40010400

08001ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d002      	beq.n	8001ec6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	e001      	b.n	8001eca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	807b      	strh	r3, [r7, #2]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ee6:	787b      	ldrb	r3, [r7, #1]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eec:	887a      	ldrh	r2, [r7, #2]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ef2:	e003      	b.n	8001efc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ef4:	887b      	ldrh	r3, [r7, #2]
 8001ef6:	041a      	lsls	r2, r3, #16
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	611a      	str	r2, [r3, #16]
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
	...

08001f08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e26c      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f000 8087 	beq.w	8002036 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f28:	4b92      	ldr	r3, [pc, #584]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f003 030c 	and.w	r3, r3, #12
 8001f30:	2b04      	cmp	r3, #4
 8001f32:	d00c      	beq.n	8001f4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f34:	4b8f      	ldr	r3, [pc, #572]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 030c 	and.w	r3, r3, #12
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d112      	bne.n	8001f66 <HAL_RCC_OscConfig+0x5e>
 8001f40:	4b8c      	ldr	r3, [pc, #560]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4c:	d10b      	bne.n	8001f66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4e:	4b89      	ldr	r3, [pc, #548]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d06c      	beq.n	8002034 <HAL_RCC_OscConfig+0x12c>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d168      	bne.n	8002034 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e246      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6e:	d106      	bne.n	8001f7e <HAL_RCC_OscConfig+0x76>
 8001f70:	4b80      	ldr	r3, [pc, #512]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a7f      	ldr	r2, [pc, #508]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	e02e      	b.n	8001fdc <HAL_RCC_OscConfig+0xd4>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10c      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x98>
 8001f86:	4b7b      	ldr	r3, [pc, #492]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a7a      	ldr	r2, [pc, #488]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b78      	ldr	r3, [pc, #480]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a77      	ldr	r2, [pc, #476]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	e01d      	b.n	8001fdc <HAL_RCC_OscConfig+0xd4>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0xbc>
 8001faa:	4b72      	ldr	r3, [pc, #456]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a71      	ldr	r2, [pc, #452]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4b6f      	ldr	r3, [pc, #444]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a6e      	ldr	r2, [pc, #440]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	e00b      	b.n	8001fdc <HAL_RCC_OscConfig+0xd4>
 8001fc4:	4b6b      	ldr	r3, [pc, #428]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a6a      	ldr	r2, [pc, #424]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fce:	6013      	str	r3, [r2, #0]
 8001fd0:	4b68      	ldr	r3, [pc, #416]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a67      	ldr	r2, [pc, #412]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d013      	beq.n	800200c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe4:	f7ff fcce 	bl	8001984 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fec:	f7ff fcca 	bl	8001984 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b64      	cmp	r3, #100	; 0x64
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e1fa      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffe:	4b5d      	ldr	r3, [pc, #372]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f0      	beq.n	8001fec <HAL_RCC_OscConfig+0xe4>
 800200a:	e014      	b.n	8002036 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200c:	f7ff fcba 	bl	8001984 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002014:	f7ff fcb6 	bl	8001984 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b64      	cmp	r3, #100	; 0x64
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e1e6      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002026:	4b53      	ldr	r3, [pc, #332]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <HAL_RCC_OscConfig+0x10c>
 8002032:	e000      	b.n	8002036 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002034:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d063      	beq.n	800210a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002042:	4b4c      	ldr	r3, [pc, #304]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 030c 	and.w	r3, r3, #12
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00b      	beq.n	8002066 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800204e:	4b49      	ldr	r3, [pc, #292]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b08      	cmp	r3, #8
 8002058:	d11c      	bne.n	8002094 <HAL_RCC_OscConfig+0x18c>
 800205a:	4b46      	ldr	r3, [pc, #280]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d116      	bne.n	8002094 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002066:	4b43      	ldr	r3, [pc, #268]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d005      	beq.n	800207e <HAL_RCC_OscConfig+0x176>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d001      	beq.n	800207e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e1ba      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207e:	4b3d      	ldr	r3, [pc, #244]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	4939      	ldr	r1, [pc, #228]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 800208e:	4313      	orrs	r3, r2
 8002090:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002092:	e03a      	b.n	800210a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800209c:	4b36      	ldr	r3, [pc, #216]	; (8002178 <HAL_RCC_OscConfig+0x270>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a2:	f7ff fc6f 	bl	8001984 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020aa:	f7ff fc6b 	bl	8001984 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e19b      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020bc:	4b2d      	ldr	r3, [pc, #180]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c8:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	4927      	ldr	r1, [pc, #156]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	600b      	str	r3, [r1, #0]
 80020dc:	e015      	b.n	800210a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020de:	4b26      	ldr	r3, [pc, #152]	; (8002178 <HAL_RCC_OscConfig+0x270>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e4:	f7ff fc4e 	bl	8001984 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ec:	f7ff fc4a 	bl	8001984 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e17a      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020fe:	4b1d      	ldr	r3, [pc, #116]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f0      	bne.n	80020ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0308 	and.w	r3, r3, #8
 8002112:	2b00      	cmp	r3, #0
 8002114:	d03a      	beq.n	800218c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d019      	beq.n	8002152 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211e:	4b17      	ldr	r3, [pc, #92]	; (800217c <HAL_RCC_OscConfig+0x274>)
 8002120:	2201      	movs	r2, #1
 8002122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002124:	f7ff fc2e 	bl	8001984 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800212c:	f7ff fc2a 	bl	8001984 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e15a      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800213e:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d0f0      	beq.n	800212c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800214a:	2001      	movs	r0, #1
 800214c:	f000 fafc 	bl	8002748 <RCC_Delay>
 8002150:	e01c      	b.n	800218c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002152:	4b0a      	ldr	r3, [pc, #40]	; (800217c <HAL_RCC_OscConfig+0x274>)
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002158:	f7ff fc14 	bl	8001984 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800215e:	e00f      	b.n	8002180 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002160:	f7ff fc10 	bl	8001984 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d908      	bls.n	8002180 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e140      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
 8002172:	bf00      	nop
 8002174:	40021000 	.word	0x40021000
 8002178:	42420000 	.word	0x42420000
 800217c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002180:	4b9e      	ldr	r3, [pc, #632]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1e9      	bne.n	8002160 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 80a6 	beq.w	80022e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800219a:	2300      	movs	r3, #0
 800219c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800219e:	4b97      	ldr	r3, [pc, #604]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10d      	bne.n	80021c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021aa:	4b94      	ldr	r3, [pc, #592]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	4a93      	ldr	r2, [pc, #588]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b4:	61d3      	str	r3, [r2, #28]
 80021b6:	4b91      	ldr	r3, [pc, #580]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021c2:	2301      	movs	r3, #1
 80021c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c6:	4b8e      	ldr	r3, [pc, #568]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d118      	bne.n	8002204 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d2:	4b8b      	ldr	r3, [pc, #556]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a8a      	ldr	r2, [pc, #552]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021de:	f7ff fbd1 	bl	8001984 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e6:	f7ff fbcd 	bl	8001984 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b64      	cmp	r3, #100	; 0x64
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e0fd      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f8:	4b81      	ldr	r3, [pc, #516]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d106      	bne.n	800221a <HAL_RCC_OscConfig+0x312>
 800220c:	4b7b      	ldr	r3, [pc, #492]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4a7a      	ldr	r2, [pc, #488]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	6213      	str	r3, [r2, #32]
 8002218:	e02d      	b.n	8002276 <HAL_RCC_OscConfig+0x36e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10c      	bne.n	800223c <HAL_RCC_OscConfig+0x334>
 8002222:	4b76      	ldr	r3, [pc, #472]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	4a75      	ldr	r2, [pc, #468]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002228:	f023 0301 	bic.w	r3, r3, #1
 800222c:	6213      	str	r3, [r2, #32]
 800222e:	4b73      	ldr	r3, [pc, #460]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	4a72      	ldr	r2, [pc, #456]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002234:	f023 0304 	bic.w	r3, r3, #4
 8002238:	6213      	str	r3, [r2, #32]
 800223a:	e01c      	b.n	8002276 <HAL_RCC_OscConfig+0x36e>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b05      	cmp	r3, #5
 8002242:	d10c      	bne.n	800225e <HAL_RCC_OscConfig+0x356>
 8002244:	4b6d      	ldr	r3, [pc, #436]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	4a6c      	ldr	r2, [pc, #432]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800224a:	f043 0304 	orr.w	r3, r3, #4
 800224e:	6213      	str	r3, [r2, #32]
 8002250:	4b6a      	ldr	r3, [pc, #424]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a69      	ldr	r2, [pc, #420]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6213      	str	r3, [r2, #32]
 800225c:	e00b      	b.n	8002276 <HAL_RCC_OscConfig+0x36e>
 800225e:	4b67      	ldr	r3, [pc, #412]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	4a66      	ldr	r2, [pc, #408]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	6213      	str	r3, [r2, #32]
 800226a:	4b64      	ldr	r3, [pc, #400]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	4a63      	ldr	r2, [pc, #396]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002270:	f023 0304 	bic.w	r3, r3, #4
 8002274:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d015      	beq.n	80022aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227e:	f7ff fb81 	bl	8001984 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002284:	e00a      	b.n	800229c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002286:	f7ff fb7d 	bl	8001984 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	f241 3288 	movw	r2, #5000	; 0x1388
 8002294:	4293      	cmp	r3, r2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e0ab      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800229c:	4b57      	ldr	r3, [pc, #348]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0ee      	beq.n	8002286 <HAL_RCC_OscConfig+0x37e>
 80022a8:	e014      	b.n	80022d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7ff fb6b 	bl	8001984 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b0:	e00a      	b.n	80022c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b2:	f7ff fb67 	bl	8001984 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e095      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c8:	4b4c      	ldr	r3, [pc, #304]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1ee      	bne.n	80022b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022d4:	7dfb      	ldrb	r3, [r7, #23]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d105      	bne.n	80022e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022da:	4b48      	ldr	r3, [pc, #288]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4a47      	ldr	r2, [pc, #284]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 8081 	beq.w	80023f2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f0:	4b42      	ldr	r3, [pc, #264]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 030c 	and.w	r3, r3, #12
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d061      	beq.n	80023c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d146      	bne.n	8002392 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002304:	4b3f      	ldr	r3, [pc, #252]	; (8002404 <HAL_RCC_OscConfig+0x4fc>)
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7ff fb3b 	bl	8001984 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002312:	f7ff fb37 	bl	8001984 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e067      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002324:	4b35      	ldr	r3, [pc, #212]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1f0      	bne.n	8002312 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002338:	d108      	bne.n	800234c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800233a:	4b30      	ldr	r3, [pc, #192]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	492d      	ldr	r1, [pc, #180]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002348:	4313      	orrs	r3, r2
 800234a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800234c:	4b2b      	ldr	r3, [pc, #172]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a19      	ldr	r1, [r3, #32]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	430b      	orrs	r3, r1
 800235e:	4927      	ldr	r1, [pc, #156]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002360:	4313      	orrs	r3, r2
 8002362:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002364:	4b27      	ldr	r3, [pc, #156]	; (8002404 <HAL_RCC_OscConfig+0x4fc>)
 8002366:	2201      	movs	r2, #1
 8002368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236a:	f7ff fb0b 	bl	8001984 <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002372:	f7ff fb07 	bl	8001984 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e037      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002384:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f0      	beq.n	8002372 <HAL_RCC_OscConfig+0x46a>
 8002390:	e02f      	b.n	80023f2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002392:	4b1c      	ldr	r3, [pc, #112]	; (8002404 <HAL_RCC_OscConfig+0x4fc>)
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7ff faf4 	bl	8001984 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a0:	f7ff faf0 	bl	8001984 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e020      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b2:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f0      	bne.n	80023a0 <HAL_RCC_OscConfig+0x498>
 80023be:	e018      	b.n	80023f2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	69db      	ldr	r3, [r3, #28]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d101      	bne.n	80023cc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e013      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d106      	bne.n	80023ee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d001      	beq.n	80023f2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	40007000 	.word	0x40007000
 8002404:	42420060 	.word	0x42420060

08002408 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e0d0      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800241c:	4b6a      	ldr	r3, [pc, #424]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0307 	and.w	r3, r3, #7
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d910      	bls.n	800244c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242a:	4b67      	ldr	r3, [pc, #412]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 0207 	bic.w	r2, r3, #7
 8002432:	4965      	ldr	r1, [pc, #404]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800243a:	4b63      	ldr	r3, [pc, #396]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d001      	beq.n	800244c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0b8      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d020      	beq.n	800249a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002464:	4b59      	ldr	r3, [pc, #356]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a58      	ldr	r2, [pc, #352]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800246e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800247c:	4b53      	ldr	r3, [pc, #332]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4a52      	ldr	r2, [pc, #328]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002486:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002488:	4b50      	ldr	r3, [pc, #320]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	494d      	ldr	r1, [pc, #308]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	4313      	orrs	r3, r2
 8002498:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d040      	beq.n	8002528 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ae:	4b47      	ldr	r3, [pc, #284]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d115      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e07f      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024c6:	4b41      	ldr	r3, [pc, #260]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d109      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e073      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d6:	4b3d      	ldr	r3, [pc, #244]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e06b      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024e6:	4b39      	ldr	r3, [pc, #228]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f023 0203 	bic.w	r2, r3, #3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4936      	ldr	r1, [pc, #216]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f8:	f7ff fa44 	bl	8001984 <HAL_GetTick>
 80024fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fe:	e00a      	b.n	8002516 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002500:	f7ff fa40 	bl	8001984 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	f241 3288 	movw	r2, #5000	; 0x1388
 800250e:	4293      	cmp	r3, r2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e053      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002516:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 020c 	and.w	r2, r3, #12
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	429a      	cmp	r2, r3
 8002526:	d1eb      	bne.n	8002500 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002528:	4b27      	ldr	r3, [pc, #156]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d210      	bcs.n	8002558 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f023 0207 	bic.w	r2, r3, #7
 800253e:	4922      	ldr	r1, [pc, #136]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	4313      	orrs	r3, r2
 8002544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002546:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	429a      	cmp	r2, r3
 8002552:	d001      	beq.n	8002558 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e032      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d008      	beq.n	8002576 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	4916      	ldr	r1, [pc, #88]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d009      	beq.n	8002596 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	490e      	ldr	r1, [pc, #56]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	4313      	orrs	r3, r2
 8002594:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002596:	f000 f821 	bl	80025dc <HAL_RCC_GetSysClockFreq>
 800259a:	4602      	mov	r2, r0
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	490a      	ldr	r1, [pc, #40]	; (80025d0 <HAL_RCC_ClockConfig+0x1c8>)
 80025a8:	5ccb      	ldrb	r3, [r1, r3]
 80025aa:	fa22 f303 	lsr.w	r3, r2, r3
 80025ae:	4a09      	ldr	r2, [pc, #36]	; (80025d4 <HAL_RCC_ClockConfig+0x1cc>)
 80025b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025b2:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <HAL_RCC_ClockConfig+0x1d0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff f8e4 	bl	8001784 <HAL_InitTick>

  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40022000 	.word	0x40022000
 80025cc:	40021000 	.word	0x40021000
 80025d0:	08006ba8 	.word	0x08006ba8
 80025d4:	20000008 	.word	0x20000008
 80025d8:	2000000c 	.word	0x2000000c

080025dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	2300      	movs	r3, #0
 80025f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025f6:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <HAL_RCC_GetSysClockFreq+0x94>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b04      	cmp	r3, #4
 8002604:	d002      	beq.n	800260c <HAL_RCC_GetSysClockFreq+0x30>
 8002606:	2b08      	cmp	r3, #8
 8002608:	d003      	beq.n	8002612 <HAL_RCC_GetSysClockFreq+0x36>
 800260a:	e027      	b.n	800265c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800260c:	4b19      	ldr	r3, [pc, #100]	; (8002674 <HAL_RCC_GetSysClockFreq+0x98>)
 800260e:	613b      	str	r3, [r7, #16]
      break;
 8002610:	e027      	b.n	8002662 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	0c9b      	lsrs	r3, r3, #18
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	4a17      	ldr	r2, [pc, #92]	; (8002678 <HAL_RCC_GetSysClockFreq+0x9c>)
 800261c:	5cd3      	ldrb	r3, [r2, r3]
 800261e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d010      	beq.n	800264c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800262a:	4b11      	ldr	r3, [pc, #68]	; (8002670 <HAL_RCC_GetSysClockFreq+0x94>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	0c5b      	lsrs	r3, r3, #17
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	4a11      	ldr	r2, [pc, #68]	; (800267c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002636:	5cd3      	ldrb	r3, [r2, r3]
 8002638:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a0d      	ldr	r2, [pc, #52]	; (8002674 <HAL_RCC_GetSysClockFreq+0x98>)
 800263e:	fb02 f203 	mul.w	r2, r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	fbb2 f3f3 	udiv	r3, r2, r3
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	e004      	b.n	8002656 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a0c      	ldr	r2, [pc, #48]	; (8002680 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002650:	fb02 f303 	mul.w	r3, r2, r3
 8002654:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	613b      	str	r3, [r7, #16]
      break;
 800265a:	e002      	b.n	8002662 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800265c:	4b05      	ldr	r3, [pc, #20]	; (8002674 <HAL_RCC_GetSysClockFreq+0x98>)
 800265e:	613b      	str	r3, [r7, #16]
      break;
 8002660:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002662:	693b      	ldr	r3, [r7, #16]
}
 8002664:	4618      	mov	r0, r3
 8002666:	371c      	adds	r7, #28
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40021000 	.word	0x40021000
 8002674:	007a1200 	.word	0x007a1200
 8002678:	08006bc0 	.word	0x08006bc0
 800267c:	08006bd0 	.word	0x08006bd0
 8002680:	003d0900 	.word	0x003d0900

08002684 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002688:	4b02      	ldr	r3, [pc, #8]	; (8002694 <HAL_RCC_GetHCLKFreq+0x10>)
 800268a:	681b      	ldr	r3, [r3, #0]
}
 800268c:	4618      	mov	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr
 8002694:	20000008 	.word	0x20000008

08002698 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800269c:	f7ff fff2 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026a0:	4602      	mov	r2, r0
 80026a2:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	0a1b      	lsrs	r3, r3, #8
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	4903      	ldr	r1, [pc, #12]	; (80026bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ae:	5ccb      	ldrb	r3, [r1, r3]
 80026b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40021000 	.word	0x40021000
 80026bc:	08006bb8 	.word	0x08006bb8

080026c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026c4:	f7ff ffde 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	0adb      	lsrs	r3, r3, #11
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	4903      	ldr	r1, [pc, #12]	; (80026e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026dc:	4618      	mov	r0, r3
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000
 80026e4:	08006bb8 	.word	0x08006bb8

080026e8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	220f      	movs	r2, #15
 80026f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026f8:	4b11      	ldr	r3, [pc, #68]	; (8002740 <HAL_RCC_GetClockConfig+0x58>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0203 	and.w	r2, r3, #3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002704:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <HAL_RCC_GetClockConfig+0x58>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_RCC_GetClockConfig+0x58>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800271c:	4b08      	ldr	r3, [pc, #32]	; (8002740 <HAL_RCC_GetClockConfig+0x58>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	08db      	lsrs	r3, r3, #3
 8002722:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <HAL_RCC_GetClockConfig+0x5c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0207 	and.w	r2, r3, #7
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr
 8002740:	40021000 	.word	0x40021000
 8002744:	40022000 	.word	0x40022000

08002748 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002750:	4b0a      	ldr	r3, [pc, #40]	; (800277c <RCC_Delay+0x34>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0a      	ldr	r2, [pc, #40]	; (8002780 <RCC_Delay+0x38>)
 8002756:	fba2 2303 	umull	r2, r3, r2, r3
 800275a:	0a5b      	lsrs	r3, r3, #9
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002764:	bf00      	nop
  }
  while (Delay --);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	1e5a      	subs	r2, r3, #1
 800276a:	60fa      	str	r2, [r7, #12]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f9      	bne.n	8002764 <RCC_Delay+0x1c>
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	20000008 	.word	0x20000008
 8002780:	10624dd3 	.word	0x10624dd3

08002784 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e076      	b.n	8002884 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279a:	2b00      	cmp	r3, #0
 800279c:	d108      	bne.n	80027b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027a6:	d009      	beq.n	80027bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	61da      	str	r2, [r3, #28]
 80027ae:	e005      	b.n	80027bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d106      	bne.n	80027dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7fe ff02 	bl	80015e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002804:	431a      	orrs	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	431a      	orrs	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002840:	ea42 0103 	orr.w	r1, r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	0c1a      	lsrs	r2, r3, #16
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f002 0204 	and.w	r2, r2, #4
 8002862:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69da      	ldr	r2, [r3, #28]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002872:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	603b      	str	r3, [r7, #0]
 8002898:	4613      	mov	r3, r2
 800289a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800289c:	f7ff f872 	bl	8001984 <HAL_GetTick>
 80028a0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d001      	beq.n	80028b6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80028b2:	2302      	movs	r3, #2
 80028b4:	e12a      	b.n	8002b0c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d002      	beq.n	80028c2 <HAL_SPI_Transmit+0x36>
 80028bc:	88fb      	ldrh	r3, [r7, #6]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e122      	b.n	8002b0c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <HAL_SPI_Transmit+0x48>
 80028d0:	2302      	movs	r3, #2
 80028d2:	e11b      	b.n	8002b0c <HAL_SPI_Transmit+0x280>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2203      	movs	r2, #3
 80028e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	88fa      	ldrh	r2, [r7, #6]
 80028f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	88fa      	ldrh	r2, [r7, #6]
 80028fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002922:	d10f      	bne.n	8002944 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002932:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002942:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294e:	2b40      	cmp	r3, #64	; 0x40
 8002950:	d007      	beq.n	8002962 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002960:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800296a:	d152      	bne.n	8002a12 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <HAL_SPI_Transmit+0xee>
 8002974:	8b7b      	ldrh	r3, [r7, #26]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d145      	bne.n	8002a06 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	881a      	ldrh	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	1c9a      	adds	r2, r3, #2
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800299e:	e032      	b.n	8002a06 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d112      	bne.n	80029d4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b2:	881a      	ldrh	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	1c9a      	adds	r2, r3, #2
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	86da      	strh	r2, [r3, #54]	; 0x36
 80029d2:	e018      	b.n	8002a06 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029d4:	f7fe ffd6 	bl	8001984 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d803      	bhi.n	80029ec <HAL_SPI_Transmit+0x160>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ea:	d102      	bne.n	80029f2 <HAL_SPI_Transmit+0x166>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e082      	b.n	8002b0c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1c7      	bne.n	80029a0 <HAL_SPI_Transmit+0x114>
 8002a10:	e053      	b.n	8002aba <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <HAL_SPI_Transmit+0x194>
 8002a1a:	8b7b      	ldrh	r3, [r7, #26]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d147      	bne.n	8002ab0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	330c      	adds	r3, #12
 8002a2a:	7812      	ldrb	r2, [r2, #0]
 8002a2c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002a46:	e033      	b.n	8002ab0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d113      	bne.n	8002a7e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	330c      	adds	r3, #12
 8002a60:	7812      	ldrb	r2, [r2, #0]
 8002a62:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	3b01      	subs	r3, #1
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a7c:	e018      	b.n	8002ab0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a7e:	f7fe ff81 	bl	8001984 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d803      	bhi.n	8002a96 <HAL_SPI_Transmit+0x20a>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a94:	d102      	bne.n	8002a9c <HAL_SPI_Transmit+0x210>
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d109      	bne.n	8002ab0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e02d      	b.n	8002b0c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1c6      	bne.n	8002a48 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	6839      	ldr	r1, [r7, #0]
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 fa66 	bl	8002f90 <SPI_EndRxTxTransaction>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2220      	movs	r2, #32
 8002ace:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10a      	bne.n	8002aee <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
  }
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3720      	adds	r7, #32
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	; 0x28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b22:	2301      	movs	r3, #1
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b26:	f7fe ff2d 	bl	8001984 <HAL_GetTick>
 8002b2a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b32:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002b3a:	887b      	ldrh	r3, [r7, #2]
 8002b3c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b3e:	7ffb      	ldrb	r3, [r7, #31]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d00c      	beq.n	8002b5e <HAL_SPI_TransmitReceive+0x4a>
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b4a:	d106      	bne.n	8002b5a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <HAL_SPI_TransmitReceive+0x46>
 8002b54:	7ffb      	ldrb	r3, [r7, #31]
 8002b56:	2b04      	cmp	r3, #4
 8002b58:	d001      	beq.n	8002b5e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e17f      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_SPI_TransmitReceive+0x5c>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_SPI_TransmitReceive+0x5c>
 8002b6a:	887b      	ldrh	r3, [r7, #2]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e174      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_SPI_TransmitReceive+0x6e>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e16d      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d003      	beq.n	8002b9e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2205      	movs	r2, #5
 8002b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	887a      	ldrh	r2, [r7, #2]
 8002bae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	887a      	ldrh	r2, [r7, #2]
 8002bb4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	68ba      	ldr	r2, [r7, #8]
 8002bba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	887a      	ldrh	r2, [r7, #2]
 8002bc0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	887a      	ldrh	r2, [r7, #2]
 8002bc6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bde:	2b40      	cmp	r3, #64	; 0x40
 8002be0:	d007      	beq.n	8002bf2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bf0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bfa:	d17e      	bne.n	8002cfa <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d002      	beq.n	8002c0a <HAL_SPI_TransmitReceive+0xf6>
 8002c04:	8afb      	ldrh	r3, [r7, #22]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d16c      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	881a      	ldrh	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	1c9a      	adds	r2, r3, #2
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c2e:	e059      	b.n	8002ce4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d11b      	bne.n	8002c76 <HAL_SPI_TransmitReceive+0x162>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d016      	beq.n	8002c76 <HAL_SPI_TransmitReceive+0x162>
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d113      	bne.n	8002c76 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	881a      	ldrh	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	1c9a      	adds	r2, r3, #2
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d119      	bne.n	8002cb8 <HAL_SPI_TransmitReceive+0x1a4>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d014      	beq.n	8002cb8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68da      	ldr	r2, [r3, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c98:	b292      	uxth	r2, r2
 8002c9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca0:	1c9a      	adds	r2, r3, #2
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002cb8:	f7fe fe64 	bl	8001984 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d80d      	bhi.n	8002ce4 <HAL_SPI_TransmitReceive+0x1d0>
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cce:	d009      	beq.n	8002ce4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e0bc      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1a0      	bne.n	8002c30 <HAL_SPI_TransmitReceive+0x11c>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d19b      	bne.n	8002c30 <HAL_SPI_TransmitReceive+0x11c>
 8002cf8:	e082      	b.n	8002e00 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d002      	beq.n	8002d08 <HAL_SPI_TransmitReceive+0x1f4>
 8002d02:	8afb      	ldrh	r3, [r7, #22]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d171      	bne.n	8002dec <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	330c      	adds	r3, #12
 8002d12:	7812      	ldrb	r2, [r2, #0]
 8002d14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	3b01      	subs	r3, #1
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d2e:	e05d      	b.n	8002dec <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d11c      	bne.n	8002d78 <HAL_SPI_TransmitReceive+0x264>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d017      	beq.n	8002d78 <HAL_SPI_TransmitReceive+0x264>
 8002d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d114      	bne.n	8002d78 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	330c      	adds	r3, #12
 8002d58:	7812      	ldrb	r2, [r2, #0]
 8002d5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d119      	bne.n	8002dba <HAL_SPI_TransmitReceive+0x2a6>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d014      	beq.n	8002dba <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002db6:	2301      	movs	r3, #1
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002dba:	f7fe fde3 	bl	8001984 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	6a3b      	ldr	r3, [r7, #32]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d803      	bhi.n	8002dd2 <HAL_SPI_TransmitReceive+0x2be>
 8002dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d102      	bne.n	8002dd8 <HAL_SPI_TransmitReceive+0x2c4>
 8002dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d109      	bne.n	8002dec <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e038      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d19c      	bne.n	8002d30 <HAL_SPI_TransmitReceive+0x21c>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d197      	bne.n	8002d30 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e00:	6a3a      	ldr	r2, [r7, #32]
 8002e02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 f8c3 	bl	8002f90 <SPI_EndRxTxTransaction>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d008      	beq.n	8002e22 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e01d      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10a      	bne.n	8002e40 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	613b      	str	r3, [r7, #16]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
  }
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3728      	adds	r7, #40	; 0x28
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e74:	b2db      	uxtb	r3, r3
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr

08002e80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	603b      	str	r3, [r7, #0]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e90:	f7fe fd78 	bl	8001984 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	1a9b      	subs	r3, r3, r2
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ea0:	f7fe fd70 	bl	8001984 <HAL_GetTick>
 8002ea4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ea6:	4b39      	ldr	r3, [pc, #228]	; (8002f8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	015b      	lsls	r3, r3, #5
 8002eac:	0d1b      	lsrs	r3, r3, #20
 8002eae:	69fa      	ldr	r2, [r7, #28]
 8002eb0:	fb02 f303 	mul.w	r3, r2, r3
 8002eb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002eb6:	e054      	b.n	8002f62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ebe:	d050      	beq.n	8002f62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ec0:	f7fe fd60 	bl	8001984 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	69fa      	ldr	r2, [r7, #28]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d902      	bls.n	8002ed6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d13d      	bne.n	8002f52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ee4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002eee:	d111      	bne.n	8002f14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ef8:	d004      	beq.n	8002f04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f02:	d107      	bne.n	8002f14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f1c:	d10f      	bne.n	8002f3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e017      	b.n	8002f82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	bf0c      	ite	eq
 8002f72:	2301      	moveq	r3, #1
 8002f74:	2300      	movne	r3, #0
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	461a      	mov	r2, r3
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d19b      	bne.n	8002eb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3720      	adds	r7, #32
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000008 	.word	0x20000008

08002f90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	2102      	movs	r1, #2
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f7ff ff6a 	bl	8002e80 <SPI_WaitFlagStateUntilTimeout>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d007      	beq.n	8002fc2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	f043 0220 	orr.w	r2, r3, #32
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e013      	b.n	8002fea <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2180      	movs	r1, #128	; 0x80
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff ff57 	bl	8002e80 <SPI_WaitFlagStateUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d007      	beq.n	8002fe8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fdc:	f043 0220 	orr.w	r2, r3, #32
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e000      	b.n	8002fea <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e041      	b.n	8003088 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	d106      	bne.n	800301e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f839 	bl	8003090 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2202      	movs	r2, #2
 8003022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3304      	adds	r3, #4
 800302e:	4619      	mov	r1, r3
 8003030:	4610      	mov	r0, r2
 8003032:	f000 f99d 	bl	8003370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr
	...

080030a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d001      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e03a      	b.n	8003132 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a18      	ldr	r2, [pc, #96]	; (800313c <HAL_TIM_Base_Start_IT+0x98>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d00e      	beq.n	80030fc <HAL_TIM_Base_Start_IT+0x58>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030e6:	d009      	beq.n	80030fc <HAL_TIM_Base_Start_IT+0x58>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a14      	ldr	r2, [pc, #80]	; (8003140 <HAL_TIM_Base_Start_IT+0x9c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d004      	beq.n	80030fc <HAL_TIM_Base_Start_IT+0x58>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a13      	ldr	r2, [pc, #76]	; (8003144 <HAL_TIM_Base_Start_IT+0xa0>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d111      	bne.n	8003120 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b06      	cmp	r3, #6
 800310c:	d010      	beq.n	8003130 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f042 0201 	orr.w	r2, r2, #1
 800311c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311e:	e007      	b.n	8003130 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3714      	adds	r7, #20
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	40012c00 	.word	0x40012c00
 8003140:	40000400 	.word	0x40000400
 8003144:	40000800 	.word	0x40000800

08003148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d020      	beq.n	80031ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d01b      	beq.n	80031ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f06f 0202 	mvn.w	r2, #2
 800317c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f000 f8d1 	bl	800333a <HAL_TIM_IC_CaptureCallback>
 8003198:	e005      	b.n	80031a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f8c4 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f8d3 	bl	800334c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f003 0304 	and.w	r3, r3, #4
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d020      	beq.n	80031f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d01b      	beq.n	80031f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f06f 0204 	mvn.w	r2, #4
 80031c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2202      	movs	r2, #2
 80031ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f8ab 	bl	800333a <HAL_TIM_IC_CaptureCallback>
 80031e4:	e005      	b.n	80031f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 f89e 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 f8ad 	bl	800334c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f003 0308 	and.w	r3, r3, #8
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d020      	beq.n	8003244 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f003 0308 	and.w	r3, r3, #8
 8003208:	2b00      	cmp	r3, #0
 800320a:	d01b      	beq.n	8003244 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f06f 0208 	mvn.w	r2, #8
 8003214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2204      	movs	r2, #4
 800321a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	f003 0303 	and.w	r3, r3, #3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d003      	beq.n	8003232 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f885 	bl	800333a <HAL_TIM_IC_CaptureCallback>
 8003230:	e005      	b.n	800323e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f878 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 f887 	bl	800334c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	f003 0310 	and.w	r3, r3, #16
 800324a:	2b00      	cmp	r3, #0
 800324c:	d020      	beq.n	8003290 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	d01b      	beq.n	8003290 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f06f 0210 	mvn.w	r2, #16
 8003260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2208      	movs	r2, #8
 8003266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f85f 	bl	800333a <HAL_TIM_IC_CaptureCallback>
 800327c:	e005      	b.n	800328a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f852 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f861 	bl	800334c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00c      	beq.n	80032b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d007      	beq.n	80032b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f06f 0201 	mvn.w	r2, #1
 80032ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7fe f946 	bl	8001540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00c      	beq.n	80032d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d007      	beq.n	80032d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f8c3 	bl	800345e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00c      	beq.n	80032fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d007      	beq.n	80032fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f831 	bl	800335e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00c      	beq.n	8003320 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f003 0320 	and.w	r3, r3, #32
 800330c:	2b00      	cmp	r3, #0
 800330e:	d007      	beq.n	8003320 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f06f 0220 	mvn.w	r2, #32
 8003318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f896 	bl	800344c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003320:	bf00      	nop
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr

0800333a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	bc80      	pop	{r7}
 800334a:	4770      	bx	lr

0800334c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr

0800335e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr

08003370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a2f      	ldr	r2, [pc, #188]	; (8003440 <TIM_Base_SetConfig+0xd0>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00b      	beq.n	80033a0 <TIM_Base_SetConfig+0x30>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800338e:	d007      	beq.n	80033a0 <TIM_Base_SetConfig+0x30>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a2c      	ldr	r2, [pc, #176]	; (8003444 <TIM_Base_SetConfig+0xd4>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d003      	beq.n	80033a0 <TIM_Base_SetConfig+0x30>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a2b      	ldr	r2, [pc, #172]	; (8003448 <TIM_Base_SetConfig+0xd8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d108      	bne.n	80033b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a22      	ldr	r2, [pc, #136]	; (8003440 <TIM_Base_SetConfig+0xd0>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d00b      	beq.n	80033d2 <TIM_Base_SetConfig+0x62>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c0:	d007      	beq.n	80033d2 <TIM_Base_SetConfig+0x62>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a1f      	ldr	r2, [pc, #124]	; (8003444 <TIM_Base_SetConfig+0xd4>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d003      	beq.n	80033d2 <TIM_Base_SetConfig+0x62>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a1e      	ldr	r2, [pc, #120]	; (8003448 <TIM_Base_SetConfig+0xd8>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d108      	bne.n	80033e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a0d      	ldr	r2, [pc, #52]	; (8003440 <TIM_Base_SetConfig+0xd0>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d103      	bne.n	8003418 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d005      	beq.n	8003436 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	f023 0201 	bic.w	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	611a      	str	r2, [r3, #16]
  }
}
 8003436:	bf00      	nop
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	bc80      	pop	{r7}
 800343e:	4770      	bx	lr
 8003440:	40012c00 	.word	0x40012c00
 8003444:	40000400 	.word	0x40000400
 8003448:	40000800 	.word	0x40000800

0800344c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	bc80      	pop	{r7}
 800345c:	4770      	bx	lr

0800345e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e042      	b.n	8003508 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d106      	bne.n	800349c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f7fe f8ec 	bl	8001674 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2224      	movs	r2, #36	; 0x24
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f971 	bl	800379c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695a      	ldr	r2, [r3, #20]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08a      	sub	sp, #40	; 0x28
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	4613      	mov	r3, r2
 800351e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2b20      	cmp	r3, #32
 800352e:	d175      	bne.n	800361c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d002      	beq.n	800353c <HAL_UART_Transmit+0x2c>
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e06e      	b.n	800361e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2221      	movs	r2, #33	; 0x21
 800354a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800354e:	f7fe fa19 	bl	8001984 <HAL_GetTick>
 8003552:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	88fa      	ldrh	r2, [r7, #6]
 8003558:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	88fa      	ldrh	r2, [r7, #6]
 800355e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003568:	d108      	bne.n	800357c <HAL_UART_Transmit+0x6c>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d104      	bne.n	800357c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	61bb      	str	r3, [r7, #24]
 800357a:	e003      	b.n	8003584 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003580:	2300      	movs	r3, #0
 8003582:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003584:	e02e      	b.n	80035e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	2200      	movs	r2, #0
 800358e:	2180      	movs	r1, #128	; 0x80
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 f848 	bl	8003626 <UART_WaitOnFlagUntilTimeout>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d005      	beq.n	80035a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2220      	movs	r2, #32
 80035a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e03a      	b.n	800361e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10b      	bne.n	80035c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	461a      	mov	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	3302      	adds	r3, #2
 80035c2:	61bb      	str	r3, [r7, #24]
 80035c4:	e007      	b.n	80035d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	781a      	ldrb	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	3301      	adds	r3, #1
 80035d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035da:	b29b      	uxth	r3, r3
 80035dc:	3b01      	subs	r3, #1
 80035de:	b29a      	uxth	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1cb      	bne.n	8003586 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	9300      	str	r3, [sp, #0]
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	2200      	movs	r2, #0
 80035f6:	2140      	movs	r1, #64	; 0x40
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 f814 	bl	8003626 <UART_WaitOnFlagUntilTimeout>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2220      	movs	r2, #32
 8003608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e006      	b.n	800361e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2220      	movs	r2, #32
 8003614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	e000      	b.n	800361e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
  }
}
 800361e:	4618      	mov	r0, r3
 8003620:	3720      	adds	r7, #32
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b086      	sub	sp, #24
 800362a:	af00      	add	r7, sp, #0
 800362c:	60f8      	str	r0, [r7, #12]
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	603b      	str	r3, [r7, #0]
 8003632:	4613      	mov	r3, r2
 8003634:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003636:	e03b      	b.n	80036b0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363e:	d037      	beq.n	80036b0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003640:	f7fe f9a0 	bl	8001984 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	6a3a      	ldr	r2, [r7, #32]
 800364c:	429a      	cmp	r2, r3
 800364e:	d302      	bcc.n	8003656 <UART_WaitOnFlagUntilTimeout+0x30>
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e03a      	b.n	80036d0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d023      	beq.n	80036b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	2b80      	cmp	r3, #128	; 0x80
 800366c:	d020      	beq.n	80036b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2b40      	cmp	r3, #64	; 0x40
 8003672:	d01d      	beq.n	80036b0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0308 	and.w	r3, r3, #8
 800367e:	2b08      	cmp	r3, #8
 8003680:	d116      	bne.n	80036b0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f81d 	bl	80036d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2208      	movs	r2, #8
 80036a2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e00f      	b.n	80036d0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	4013      	ands	r3, r2
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	429a      	cmp	r2, r3
 80036be:	bf0c      	ite	eq
 80036c0:	2301      	moveq	r3, #1
 80036c2:	2300      	movne	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	461a      	mov	r2, r3
 80036c8:	79fb      	ldrb	r3, [r7, #7]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d0b4      	beq.n	8003638 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036d8:	b480      	push	{r7}
 80036da:	b095      	sub	sp, #84	; 0x54
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	330c      	adds	r3, #12
 80036e6:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036ea:	e853 3f00 	ldrex	r3, [r3]
 80036ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80036f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80036f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	330c      	adds	r3, #12
 80036fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003700:	643a      	str	r2, [r7, #64]	; 0x40
 8003702:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003704:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003706:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003708:	e841 2300 	strex	r3, r2, [r1]
 800370c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800370e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1e5      	bne.n	80036e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	3314      	adds	r3, #20
 800371a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	e853 3f00 	ldrex	r3, [r3]
 8003722:	61fb      	str	r3, [r7, #28]
   return(result);
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f023 0301 	bic.w	r3, r3, #1
 800372a:	64bb      	str	r3, [r7, #72]	; 0x48
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	3314      	adds	r3, #20
 8003732:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003734:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003736:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003738:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800373a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800373c:	e841 2300 	strex	r3, r2, [r1]
 8003740:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1e5      	bne.n	8003714 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374c:	2b01      	cmp	r3, #1
 800374e:	d119      	bne.n	8003784 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	330c      	adds	r3, #12
 8003756:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	e853 3f00 	ldrex	r3, [r3]
 800375e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	f023 0310 	bic.w	r3, r3, #16
 8003766:	647b      	str	r3, [r7, #68]	; 0x44
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	330c      	adds	r3, #12
 800376e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003770:	61ba      	str	r2, [r7, #24]
 8003772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003774:	6979      	ldr	r1, [r7, #20]
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	e841 2300 	strex	r3, r2, [r1]
 800377c:	613b      	str	r3, [r7, #16]
   return(result);
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1e5      	bne.n	8003750 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2220      	movs	r2, #32
 8003788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003792:	bf00      	nop
 8003794:	3754      	adds	r7, #84	; 0x54
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr

0800379c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80037d6:	f023 030c 	bic.w	r3, r3, #12
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	430b      	orrs	r3, r1
 80037e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	699a      	ldr	r2, [r3, #24]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a2c      	ldr	r2, [pc, #176]	; (80038b0 <UART_SetConfig+0x114>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d103      	bne.n	800380c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003804:	f7fe ff5c 	bl	80026c0 <HAL_RCC_GetPCLK2Freq>
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	e002      	b.n	8003812 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800380c:	f7fe ff44 	bl	8002698 <HAL_RCC_GetPCLK1Freq>
 8003810:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	4613      	mov	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	009a      	lsls	r2, r3, #2
 800381c:	441a      	add	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	fbb2 f3f3 	udiv	r3, r2, r3
 8003828:	4a22      	ldr	r2, [pc, #136]	; (80038b4 <UART_SetConfig+0x118>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	0119      	lsls	r1, r3, #4
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	4613      	mov	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	009a      	lsls	r2, r3, #2
 800383c:	441a      	add	r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	fbb2 f2f3 	udiv	r2, r2, r3
 8003848:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <UART_SetConfig+0x118>)
 800384a:	fba3 0302 	umull	r0, r3, r3, r2
 800384e:	095b      	lsrs	r3, r3, #5
 8003850:	2064      	movs	r0, #100	; 0x64
 8003852:	fb00 f303 	mul.w	r3, r0, r3
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	3332      	adds	r3, #50	; 0x32
 800385c:	4a15      	ldr	r2, [pc, #84]	; (80038b4 <UART_SetConfig+0x118>)
 800385e:	fba2 2303 	umull	r2, r3, r2, r3
 8003862:	095b      	lsrs	r3, r3, #5
 8003864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003868:	4419      	add	r1, r3
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	009a      	lsls	r2, r3, #2
 8003874:	441a      	add	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <UART_SetConfig+0x118>)
 8003882:	fba3 0302 	umull	r0, r3, r3, r2
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	2064      	movs	r0, #100	; 0x64
 800388a:	fb00 f303 	mul.w	r3, r0, r3
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	011b      	lsls	r3, r3, #4
 8003892:	3332      	adds	r3, #50	; 0x32
 8003894:	4a07      	ldr	r2, [pc, #28]	; (80038b4 <UART_SetConfig+0x118>)
 8003896:	fba2 2303 	umull	r2, r3, r2, r3
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	f003 020f 	and.w	r2, r3, #15
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	440a      	add	r2, r1
 80038a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038a8:	bf00      	nop
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40013800 	.word	0x40013800
 80038b4:	51eb851f 	.word	0x51eb851f

080038b8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80038c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038ca:	2b84      	cmp	r3, #132	; 0x84
 80038cc:	d005      	beq.n	80038da <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80038ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	4413      	add	r3, r2
 80038d6:	3303      	adds	r3, #3
 80038d8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80038da:	68fb      	ldr	r3, [r7, #12]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3714      	adds	r7, #20
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr

080038e6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b083      	sub	sp, #12
 80038ea:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038ec:	f3ef 8305 	mrs	r3, IPSR
 80038f0:	607b      	str	r3, [r7, #4]
  return(result);
 80038f2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
}
 80038fe:	4618      	mov	r0, r3
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr

08003908 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800390c:	f001 f922 	bl	8004b54 <vTaskStartScheduler>
  
  return osOK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	bd80      	pop	{r7, pc}

08003916 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003916:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003918:	b089      	sub	sp, #36	; 0x24
 800391a:	af04      	add	r7, sp, #16
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d020      	beq.n	800396a <osThreadCreate+0x54>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01c      	beq.n	800396a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685c      	ldr	r4, [r3, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681d      	ldr	r5, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	691e      	ldr	r6, [r3, #16]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff ffb8 	bl	80038b8 <makeFreeRtosPriority>
 8003948:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003952:	9202      	str	r2, [sp, #8]
 8003954:	9301      	str	r3, [sp, #4]
 8003956:	9100      	str	r1, [sp, #0]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	4632      	mov	r2, r6
 800395c:	4629      	mov	r1, r5
 800395e:	4620      	mov	r0, r4
 8003960:	f000 ff19 	bl	8004796 <xTaskCreateStatic>
 8003964:	4603      	mov	r3, r0
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	e01c      	b.n	80039a4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685c      	ldr	r4, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003976:	b29e      	uxth	r6, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff ff9a 	bl	80038b8 <makeFreeRtosPriority>
 8003984:	4602      	mov	r2, r0
 8003986:	f107 030c 	add.w	r3, r7, #12
 800398a:	9301      	str	r3, [sp, #4]
 800398c:	9200      	str	r2, [sp, #0]
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	4632      	mov	r2, r6
 8003992:	4629      	mov	r1, r5
 8003994:	4620      	mov	r0, r4
 8003996:	f000 ff5b 	bl	8004850 <xTaskCreate>
 800399a:	4603      	mov	r3, r0
 800399c:	2b01      	cmp	r3, #1
 800399e:	d001      	beq.n	80039a4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80039a0:	2300      	movs	r3, #0
 80039a2:	e000      	b.n	80039a6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80039a4:	68fb      	ldr	r3, [r7, #12]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039ae <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b084      	sub	sp, #16
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <osDelay+0x16>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	e000      	b.n	80039c6 <osDelay+0x18>
 80039c4:	2301      	movs	r3, #1
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 f890 	bl	8004aec <vTaskDelay>
  
  return osOK;
 80039cc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b086      	sub	sp, #24
 80039da:	af02      	add	r7, sp, #8
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00f      	beq.n	8003a08 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d10a      	bne.n	8003a04 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2203      	movs	r2, #3
 80039f4:	9200      	str	r2, [sp, #0]
 80039f6:	2200      	movs	r2, #0
 80039f8:	2100      	movs	r1, #0
 80039fa:	2001      	movs	r0, #1
 80039fc:	f000 f9ba 	bl	8003d74 <xQueueGenericCreateStatic>
 8003a00:	4603      	mov	r3, r0
 8003a02:	e016      	b.n	8003a32 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	e014      	b.n	8003a32 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d110      	bne.n	8003a30 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8003a0e:	2203      	movs	r2, #3
 8003a10:	2100      	movs	r1, #0
 8003a12:	2001      	movs	r0, #1
 8003a14:	f000 fa26 	bl	8003e64 <xQueueGenericCreate>
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <osSemaphoreCreate+0x56>
 8003a20:	2300      	movs	r3, #0
 8003a22:	2200      	movs	r2, #0
 8003a24:	2100      	movs	r1, #0
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f000 fa76 	bl	8003f18 <xQueueGenericSend>
      return sema;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	e000      	b.n	8003a32 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8003a30:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
	...

08003a3c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003a46:	2300      	movs	r3, #0
 8003a48:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003a50:	2380      	movs	r3, #128	; 0x80
 8003a52:	e03a      	b.n	8003aca <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003a54:	2300      	movs	r3, #0
 8003a56:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5e:	d103      	bne.n	8003a68 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003a60:	f04f 33ff 	mov.w	r3, #4294967295
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	e009      	b.n	8003a7c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d006      	beq.n	8003a7c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <osSemaphoreWait+0x40>
      ticks = 1;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003a7c:	f7ff ff33 	bl	80038e6 <inHandlerMode>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d017      	beq.n	8003ab6 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003a86:	f107 0308 	add.w	r3, r7, #8
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fcda 	bl	8004448 <xQueueReceiveFromISR>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d001      	beq.n	8003a9e <osSemaphoreWait+0x62>
      return osErrorOS;
 8003a9a:	23ff      	movs	r3, #255	; 0xff
 8003a9c:	e015      	b.n	8003aca <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d011      	beq.n	8003ac8 <osSemaphoreWait+0x8c>
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	; (8003ad4 <osSemaphoreWait+0x98>)
 8003aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	f3bf 8f4f 	dsb	sy
 8003ab0:	f3bf 8f6f 	isb	sy
 8003ab4:	e008      	b.n	8003ac8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003ab6:	68f9      	ldr	r1, [r7, #12]
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 fbb9 	bl	8004230 <xQueueSemaphoreTake>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d001      	beq.n	8003ac8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003ac4:	23ff      	movs	r3, #255	; 0xff
 8003ac6:	e000      	b.n	8003aca <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	e000ed04 	.word	0xe000ed04

08003ad8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003ae8:	f7ff fefd 	bl	80038e6 <inHandlerMode>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d016      	beq.n	8003b20 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003af2:	f107 0308 	add.w	r3, r7, #8
 8003af6:	4619      	mov	r1, r3
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 fb0b 	bl	8004114 <xQueueGiveFromISR>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d001      	beq.n	8003b08 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003b04:	23ff      	movs	r3, #255	; 0xff
 8003b06:	e017      	b.n	8003b38 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d013      	beq.n	8003b36 <osSemaphoreRelease+0x5e>
 8003b0e:	4b0c      	ldr	r3, [pc, #48]	; (8003b40 <osSemaphoreRelease+0x68>)
 8003b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	f3bf 8f4f 	dsb	sy
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	e00a      	b.n	8003b36 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003b20:	2300      	movs	r3, #0
 8003b22:	2200      	movs	r2, #0
 8003b24:	2100      	movs	r1, #0
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f9f6 	bl	8003f18 <xQueueGenericSend>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d001      	beq.n	8003b36 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003b32:	23ff      	movs	r3, #255	; 0xff
 8003b34:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003b36:	68fb      	ldr	r3, [r7, #12]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	e000ed04 	.word	0xe000ed04

08003b44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f103 0208 	add.w	r2, r3, #8
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f04f 32ff 	mov.w	r2, #4294967295
 8003b5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f103 0208 	add.w	r2, r3, #8
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f103 0208 	add.w	r2, r3, #8
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr

08003b82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bc80      	pop	{r7}
 8003b98:	4770      	bx	lr

08003b9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b085      	sub	sp, #20
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	1c5a      	adds	r2, r3, #1
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	601a      	str	r2, [r3, #0]
}
 8003bd6:	bf00      	nop
 8003bd8:	3714      	adds	r7, #20
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bc80      	pop	{r7}
 8003bde:	4770      	bx	lr

08003be0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf6:	d103      	bne.n	8003c00 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	e00c      	b.n	8003c1a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3308      	adds	r3, #8
 8003c04:	60fb      	str	r3, [r7, #12]
 8003c06:	e002      	b.n	8003c0e <vListInsert+0x2e>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d2f6      	bcs.n	8003c08 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	601a      	str	r2, [r3, #0]
}
 8003c46:	bf00      	nop
 8003c48:	3714      	adds	r7, #20
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr

08003c50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6892      	ldr	r2, [r2, #8]
 8003c66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6852      	ldr	r2, [r2, #4]
 8003c70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d103      	bne.n	8003c84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	1e5a      	subs	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr
	...

08003ca4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10a      	bne.n	8003cce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003cca:	bf00      	nop
 8003ccc:	e7fe      	b.n	8003ccc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003cce:	f001 fe65 	bl	800599c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cda:	68f9      	ldr	r1, [r7, #12]
 8003cdc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003cde:	fb01 f303 	mul.w	r3, r1, r3
 8003ce2:	441a      	add	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	68f9      	ldr	r1, [r7, #12]
 8003d02:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d04:	fb01 f303 	mul.w	r3, r1, r3
 8003d08:	441a      	add	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	22ff      	movs	r2, #255	; 0xff
 8003d12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	22ff      	movs	r2, #255	; 0xff
 8003d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d114      	bne.n	8003d4e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d01a      	beq.n	8003d62 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	3310      	adds	r3, #16
 8003d30:	4618      	mov	r0, r3
 8003d32:	f001 f961 	bl	8004ff8 <xTaskRemoveFromEventList>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d012      	beq.n	8003d62 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d3c:	4b0c      	ldr	r3, [pc, #48]	; (8003d70 <xQueueGenericReset+0xcc>)
 8003d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	f3bf 8f4f 	dsb	sy
 8003d48:	f3bf 8f6f 	isb	sy
 8003d4c:	e009      	b.n	8003d62 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3310      	adds	r3, #16
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff fef6 	bl	8003b44 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	3324      	adds	r3, #36	; 0x24
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7ff fef1 	bl	8003b44 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d62:	f001 fe4b 	bl	80059fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003d66:	2301      	movs	r3, #1
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	e000ed04 	.word	0xe000ed04

08003d74 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08e      	sub	sp, #56	; 0x38
 8003d78:	af02      	add	r7, sp, #8
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10a      	bne.n	8003d9e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d8c:	f383 8811 	msr	BASEPRI, r3
 8003d90:	f3bf 8f6f 	isb	sy
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003d9a:	bf00      	nop
 8003d9c:	e7fe      	b.n	8003d9c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10a      	bne.n	8003dba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da8:	f383 8811 	msr	BASEPRI, r3
 8003dac:	f3bf 8f6f 	isb	sy
 8003db0:	f3bf 8f4f 	dsb	sy
 8003db4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003db6:	bf00      	nop
 8003db8:	e7fe      	b.n	8003db8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d002      	beq.n	8003dc6 <xQueueGenericCreateStatic+0x52>
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <xQueueGenericCreateStatic+0x56>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e000      	b.n	8003dcc <xQueueGenericCreateStatic+0x58>
 8003dca:	2300      	movs	r3, #0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10a      	bne.n	8003de6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	623b      	str	r3, [r7, #32]
}
 8003de2:	bf00      	nop
 8003de4:	e7fe      	b.n	8003de4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d102      	bne.n	8003df2 <xQueueGenericCreateStatic+0x7e>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <xQueueGenericCreateStatic+0x82>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e000      	b.n	8003df8 <xQueueGenericCreateStatic+0x84>
 8003df6:	2300      	movs	r3, #0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10a      	bne.n	8003e12 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e00:	f383 8811 	msr	BASEPRI, r3
 8003e04:	f3bf 8f6f 	isb	sy
 8003e08:	f3bf 8f4f 	dsb	sy
 8003e0c:	61fb      	str	r3, [r7, #28]
}
 8003e0e:	bf00      	nop
 8003e10:	e7fe      	b.n	8003e10 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003e12:	2348      	movs	r3, #72	; 0x48
 8003e14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	2b48      	cmp	r3, #72	; 0x48
 8003e1a:	d00a      	beq.n	8003e32 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e20:	f383 8811 	msr	BASEPRI, r3
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	f3bf 8f4f 	dsb	sy
 8003e2c:	61bb      	str	r3, [r7, #24]
}
 8003e2e:	bf00      	nop
 8003e30:	e7fe      	b.n	8003e30 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003e32:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00d      	beq.n	8003e5a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e46:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	68b9      	ldr	r1, [r7, #8]
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f000 f83f 	bl	8003ed8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3730      	adds	r7, #48	; 0x30
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08a      	sub	sp, #40	; 0x28
 8003e68:	af02      	add	r7, sp, #8
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10a      	bne.n	8003e8e <xQueueGenericCreate+0x2a>
	__asm volatile
 8003e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7c:	f383 8811 	msr	BASEPRI, r3
 8003e80:	f3bf 8f6f 	isb	sy
 8003e84:	f3bf 8f4f 	dsb	sy
 8003e88:	613b      	str	r3, [r7, #16]
}
 8003e8a:	bf00      	nop
 8003e8c:	e7fe      	b.n	8003e8c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	fb02 f303 	mul.w	r3, r2, r3
 8003e96:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	3348      	adds	r3, #72	; 0x48
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f001 fe7d 	bl	8005b9c <pvPortMalloc>
 8003ea2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d011      	beq.n	8003ece <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	3348      	adds	r3, #72	; 0x48
 8003eb2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ebc:	79fa      	ldrb	r2, [r7, #7]
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	68b9      	ldr	r1, [r7, #8]
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 f805 	bl	8003ed8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003ece:	69bb      	ldr	r3, [r7, #24]
	}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3720      	adds	r7, #32
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
 8003ee4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d103      	bne.n	8003ef4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	601a      	str	r2, [r3, #0]
 8003ef2:	e002      	b.n	8003efa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f06:	2101      	movs	r1, #1
 8003f08:	69b8      	ldr	r0, [r7, #24]
 8003f0a:	f7ff fecb 	bl	8003ca4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f0e:	bf00      	nop
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b08e      	sub	sp, #56	; 0x38
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
 8003f24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f26:	2300      	movs	r3, #0
 8003f28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10a      	bne.n	8003f4a <xQueueGenericSend+0x32>
	__asm volatile
 8003f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f38:	f383 8811 	msr	BASEPRI, r3
 8003f3c:	f3bf 8f6f 	isb	sy
 8003f40:	f3bf 8f4f 	dsb	sy
 8003f44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f46:	bf00      	nop
 8003f48:	e7fe      	b.n	8003f48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d103      	bne.n	8003f58 <xQueueGenericSend+0x40>
 8003f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <xQueueGenericSend+0x44>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <xQueueGenericSend+0x46>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10a      	bne.n	8003f78 <xQueueGenericSend+0x60>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003f74:	bf00      	nop
 8003f76:	e7fe      	b.n	8003f76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d103      	bne.n	8003f86 <xQueueGenericSend+0x6e>
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <xQueueGenericSend+0x72>
 8003f86:	2301      	movs	r3, #1
 8003f88:	e000      	b.n	8003f8c <xQueueGenericSend+0x74>
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <xQueueGenericSend+0x8e>
	__asm volatile
 8003f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f94:	f383 8811 	msr	BASEPRI, r3
 8003f98:	f3bf 8f6f 	isb	sy
 8003f9c:	f3bf 8f4f 	dsb	sy
 8003fa0:	623b      	str	r3, [r7, #32]
}
 8003fa2:	bf00      	nop
 8003fa4:	e7fe      	b.n	8003fa4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fa6:	f001 f9e7 	bl	8005378 <xTaskGetSchedulerState>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d102      	bne.n	8003fb6 <xQueueGenericSend+0x9e>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <xQueueGenericSend+0xa2>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <xQueueGenericSend+0xa4>
 8003fba:	2300      	movs	r3, #0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10a      	bne.n	8003fd6 <xQueueGenericSend+0xbe>
	__asm volatile
 8003fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc4:	f383 8811 	msr	BASEPRI, r3
 8003fc8:	f3bf 8f6f 	isb	sy
 8003fcc:	f3bf 8f4f 	dsb	sy
 8003fd0:	61fb      	str	r3, [r7, #28]
}
 8003fd2:	bf00      	nop
 8003fd4:	e7fe      	b.n	8003fd4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003fd6:	f001 fce1 	bl	800599c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d302      	bcc.n	8003fec <xQueueGenericSend+0xd4>
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d129      	bne.n	8004040 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	68b9      	ldr	r1, [r7, #8]
 8003ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ff2:	f000 fac0 	bl	8004576 <prvCopyDataToQueue>
 8003ff6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d010      	beq.n	8004022 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004002:	3324      	adds	r3, #36	; 0x24
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fff7 	bl	8004ff8 <xTaskRemoveFromEventList>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d013      	beq.n	8004038 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004010:	4b3f      	ldr	r3, [pc, #252]	; (8004110 <xQueueGenericSend+0x1f8>)
 8004012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	f3bf 8f4f 	dsb	sy
 800401c:	f3bf 8f6f 	isb	sy
 8004020:	e00a      	b.n	8004038 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004024:	2b00      	cmp	r3, #0
 8004026:	d007      	beq.n	8004038 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004028:	4b39      	ldr	r3, [pc, #228]	; (8004110 <xQueueGenericSend+0x1f8>)
 800402a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004038:	f001 fce0 	bl	80059fc <vPortExitCritical>
				return pdPASS;
 800403c:	2301      	movs	r3, #1
 800403e:	e063      	b.n	8004108 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d103      	bne.n	800404e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004046:	f001 fcd9 	bl	80059fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800404a:	2300      	movs	r3, #0
 800404c:	e05c      	b.n	8004108 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800404e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004050:	2b00      	cmp	r3, #0
 8004052:	d106      	bne.n	8004062 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004054:	f107 0314 	add.w	r3, r7, #20
 8004058:	4618      	mov	r0, r3
 800405a:	f001 f82f 	bl	80050bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800405e:	2301      	movs	r3, #1
 8004060:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004062:	f001 fccb 	bl	80059fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004066:	f000 fddf 	bl	8004c28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800406a:	f001 fc97 	bl	800599c <vPortEnterCritical>
 800406e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004070:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004074:	b25b      	sxtb	r3, r3
 8004076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407a:	d103      	bne.n	8004084 <xQueueGenericSend+0x16c>
 800407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004086:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800408a:	b25b      	sxtb	r3, r3
 800408c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004090:	d103      	bne.n	800409a <xQueueGenericSend+0x182>
 8004092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800409a:	f001 fcaf 	bl	80059fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800409e:	1d3a      	adds	r2, r7, #4
 80040a0:	f107 0314 	add.w	r3, r7, #20
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f001 f81e 	bl	80050e8 <xTaskCheckForTimeOut>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d124      	bne.n	80040fc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80040b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040b4:	f000 fb57 	bl	8004766 <prvIsQueueFull>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d018      	beq.n	80040f0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80040be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c0:	3310      	adds	r3, #16
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	4611      	mov	r1, r2
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 ff72 	bl	8004fb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80040cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040ce:	f000 fae2 	bl	8004696 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80040d2:	f000 fdb7 	bl	8004c44 <xTaskResumeAll>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f47f af7c 	bne.w	8003fd6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80040de:	4b0c      	ldr	r3, [pc, #48]	; (8004110 <xQueueGenericSend+0x1f8>)
 80040e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	f3bf 8f4f 	dsb	sy
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	e772      	b.n	8003fd6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80040f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040f2:	f000 fad0 	bl	8004696 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80040f6:	f000 fda5 	bl	8004c44 <xTaskResumeAll>
 80040fa:	e76c      	b.n	8003fd6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80040fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040fe:	f000 faca 	bl	8004696 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004102:	f000 fd9f 	bl	8004c44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004106:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004108:	4618      	mov	r0, r3
 800410a:	3738      	adds	r7, #56	; 0x38
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	e000ed04 	.word	0xe000ed04

08004114 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08e      	sub	sp, #56	; 0x38
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10a      	bne.n	800413e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8004128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	623b      	str	r3, [r7, #32]
}
 800413a:	bf00      	nop
 800413c:	e7fe      	b.n	800413c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800413e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <xQueueGiveFromISR+0x48>
	__asm volatile
 8004146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414a:	f383 8811 	msr	BASEPRI, r3
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	61fb      	str	r3, [r7, #28]
}
 8004158:	bf00      	nop
 800415a:	e7fe      	b.n	800415a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800415c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d103      	bne.n	800416c <xQueueGiveFromISR+0x58>
 8004164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <xQueueGiveFromISR+0x5c>
 800416c:	2301      	movs	r3, #1
 800416e:	e000      	b.n	8004172 <xQueueGiveFromISR+0x5e>
 8004170:	2300      	movs	r3, #0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10a      	bne.n	800418c <xQueueGiveFromISR+0x78>
	__asm volatile
 8004176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417a:	f383 8811 	msr	BASEPRI, r3
 800417e:	f3bf 8f6f 	isb	sy
 8004182:	f3bf 8f4f 	dsb	sy
 8004186:	61bb      	str	r3, [r7, #24]
}
 8004188:	bf00      	nop
 800418a:	e7fe      	b.n	800418a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800418c:	f001 fcc8 	bl	8005b20 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004190:	f3ef 8211 	mrs	r2, BASEPRI
 8004194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004198:	f383 8811 	msr	BASEPRI, r3
 800419c:	f3bf 8f6f 	isb	sy
 80041a0:	f3bf 8f4f 	dsb	sy
 80041a4:	617a      	str	r2, [r7, #20]
 80041a6:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80041a8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80041aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80041b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d22b      	bcs.n	8004214 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80041bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80041c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041c8:	1c5a      	adds	r2, r3, #1
 80041ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041cc:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80041ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d6:	d112      	bne.n	80041fe <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d016      	beq.n	800420e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e2:	3324      	adds	r3, #36	; 0x24
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 ff07 	bl	8004ff8 <xTaskRemoveFromEventList>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00e      	beq.n	800420e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00b      	beq.n	800420e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	2201      	movs	r2, #1
 80041fa:	601a      	str	r2, [r3, #0]
 80041fc:	e007      	b.n	800420e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004202:	3301      	adds	r3, #1
 8004204:	b2db      	uxtb	r3, r3
 8004206:	b25a      	sxtb	r2, r3
 8004208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800420e:	2301      	movs	r3, #1
 8004210:	637b      	str	r3, [r7, #52]	; 0x34
 8004212:	e001      	b.n	8004218 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004214:	2300      	movs	r3, #0
 8004216:	637b      	str	r3, [r7, #52]	; 0x34
 8004218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004222:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004226:	4618      	mov	r0, r3
 8004228:	3738      	adds	r7, #56	; 0x38
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
	...

08004230 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b08e      	sub	sp, #56	; 0x38
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800423a:	2300      	movs	r3, #0
 800423c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004242:	2300      	movs	r3, #0
 8004244:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10a      	bne.n	8004262 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	623b      	str	r3, [r7, #32]
}
 800425e:	bf00      	nop
 8004260:	e7fe      	b.n	8004260 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800426a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426e:	f383 8811 	msr	BASEPRI, r3
 8004272:	f3bf 8f6f 	isb	sy
 8004276:	f3bf 8f4f 	dsb	sy
 800427a:	61fb      	str	r3, [r7, #28]
}
 800427c:	bf00      	nop
 800427e:	e7fe      	b.n	800427e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004280:	f001 f87a 	bl	8005378 <xTaskGetSchedulerState>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d102      	bne.n	8004290 <xQueueSemaphoreTake+0x60>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <xQueueSemaphoreTake+0x64>
 8004290:	2301      	movs	r3, #1
 8004292:	e000      	b.n	8004296 <xQueueSemaphoreTake+0x66>
 8004294:	2300      	movs	r3, #0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10a      	bne.n	80042b0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800429a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429e:	f383 8811 	msr	BASEPRI, r3
 80042a2:	f3bf 8f6f 	isb	sy
 80042a6:	f3bf 8f4f 	dsb	sy
 80042aa:	61bb      	str	r3, [r7, #24]
}
 80042ac:	bf00      	nop
 80042ae:	e7fe      	b.n	80042ae <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042b0:	f001 fb74 	bl	800599c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80042b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80042ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d024      	beq.n	800430a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80042c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c2:	1e5a      	subs	r2, r3, #1
 80042c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80042c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d104      	bne.n	80042da <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80042d0:	f001 f9fa 	bl	80056c8 <pvTaskIncrementMutexHeldCount>
 80042d4:	4602      	mov	r2, r0
 80042d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00f      	beq.n	8004302 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e4:	3310      	adds	r3, #16
 80042e6:	4618      	mov	r0, r3
 80042e8:	f000 fe86 	bl	8004ff8 <xTaskRemoveFromEventList>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d007      	beq.n	8004302 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042f2:	4b54      	ldr	r3, [pc, #336]	; (8004444 <xQueueSemaphoreTake+0x214>)
 80042f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	f3bf 8f4f 	dsb	sy
 80042fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004302:	f001 fb7b 	bl	80059fc <vPortExitCritical>
				return pdPASS;
 8004306:	2301      	movs	r3, #1
 8004308:	e097      	b.n	800443a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d111      	bne.n	8004334 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00a      	beq.n	800432c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431a:	f383 8811 	msr	BASEPRI, r3
 800431e:	f3bf 8f6f 	isb	sy
 8004322:	f3bf 8f4f 	dsb	sy
 8004326:	617b      	str	r3, [r7, #20]
}
 8004328:	bf00      	nop
 800432a:	e7fe      	b.n	800432a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800432c:	f001 fb66 	bl	80059fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004330:	2300      	movs	r3, #0
 8004332:	e082      	b.n	800443a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004336:	2b00      	cmp	r3, #0
 8004338:	d106      	bne.n	8004348 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800433a:	f107 030c 	add.w	r3, r7, #12
 800433e:	4618      	mov	r0, r3
 8004340:	f000 febc 	bl	80050bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004344:	2301      	movs	r3, #1
 8004346:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004348:	f001 fb58 	bl	80059fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800434c:	f000 fc6c 	bl	8004c28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004350:	f001 fb24 	bl	800599c <vPortEnterCritical>
 8004354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004356:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800435a:	b25b      	sxtb	r3, r3
 800435c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004360:	d103      	bne.n	800436a <xQueueSemaphoreTake+0x13a>
 8004362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800436a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004370:	b25b      	sxtb	r3, r3
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d103      	bne.n	8004380 <xQueueSemaphoreTake+0x150>
 8004378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004380:	f001 fb3c 	bl	80059fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004384:	463a      	mov	r2, r7
 8004386:	f107 030c 	add.w	r3, r7, #12
 800438a:	4611      	mov	r1, r2
 800438c:	4618      	mov	r0, r3
 800438e:	f000 feab 	bl	80050e8 <xTaskCheckForTimeOut>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d132      	bne.n	80043fe <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004398:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800439a:	f000 f9ce 	bl	800473a <prvIsQueueEmpty>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d026      	beq.n	80043f2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d109      	bne.n	80043c0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80043ac:	f001 faf6 	bl	800599c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 fffd 	bl	80053b4 <xTaskPriorityInherit>
 80043ba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80043bc:	f001 fb1e 	bl	80059fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c2:	3324      	adds	r3, #36	; 0x24
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	4611      	mov	r1, r2
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fdf1 	bl	8004fb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80043d0:	f000 f961 	bl	8004696 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043d4:	f000 fc36 	bl	8004c44 <xTaskResumeAll>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f47f af68 	bne.w	80042b0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80043e0:	4b18      	ldr	r3, [pc, #96]	; (8004444 <xQueueSemaphoreTake+0x214>)
 80043e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	e75e      	b.n	80042b0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80043f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80043f4:	f000 f94f 	bl	8004696 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043f8:	f000 fc24 	bl	8004c44 <xTaskResumeAll>
 80043fc:	e758      	b.n	80042b0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80043fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004400:	f000 f949 	bl	8004696 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004404:	f000 fc1e 	bl	8004c44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004408:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800440a:	f000 f996 	bl	800473a <prvIsQueueEmpty>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	f43f af4d 	beq.w	80042b0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00d      	beq.n	8004438 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800441c:	f001 fabe 	bl	800599c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004420:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004422:	f000 f891 	bl	8004548 <prvGetDisinheritPriorityAfterTimeout>
 8004426:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800442e:	4618      	mov	r0, r3
 8004430:	f001 f8bc 	bl	80055ac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004434:	f001 fae2 	bl	80059fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004438:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800443a:	4618      	mov	r0, r3
 800443c:	3738      	adds	r7, #56	; 0x38
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	e000ed04 	.word	0xe000ed04

08004448 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08e      	sub	sp, #56	; 0x38
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10a      	bne.n	8004474 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800445e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004462:	f383 8811 	msr	BASEPRI, r3
 8004466:	f3bf 8f6f 	isb	sy
 800446a:	f3bf 8f4f 	dsb	sy
 800446e:	623b      	str	r3, [r7, #32]
}
 8004470:	bf00      	nop
 8004472:	e7fe      	b.n	8004472 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d103      	bne.n	8004482 <xQueueReceiveFromISR+0x3a>
 800447a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <xQueueReceiveFromISR+0x3e>
 8004482:	2301      	movs	r3, #1
 8004484:	e000      	b.n	8004488 <xQueueReceiveFromISR+0x40>
 8004486:	2300      	movs	r3, #0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800448c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004490:	f383 8811 	msr	BASEPRI, r3
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	61fb      	str	r3, [r7, #28]
}
 800449e:	bf00      	nop
 80044a0:	e7fe      	b.n	80044a0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044a2:	f001 fb3d 	bl	8005b20 <vPortValidateInterruptPriority>
	__asm volatile
 80044a6:	f3ef 8211 	mrs	r2, BASEPRI
 80044aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ae:	f383 8811 	msr	BASEPRI, r3
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	f3bf 8f4f 	dsb	sy
 80044ba:	61ba      	str	r2, [r7, #24]
 80044bc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80044be:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d02f      	beq.n	800452e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80044ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044dc:	f000 f8b5 	bl	800464a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	1e5a      	subs	r2, r3, #1
 80044e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80044e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80044ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f0:	d112      	bne.n	8004518 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d016      	beq.n	8004528 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	3310      	adds	r3, #16
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fd7a 	bl	8004ff8 <xTaskRemoveFromEventList>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00e      	beq.n	8004528 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00b      	beq.n	8004528 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	e007      	b.n	8004528 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004518:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800451c:	3301      	adds	r3, #1
 800451e:	b2db      	uxtb	r3, r3
 8004520:	b25a      	sxtb	r2, r3
 8004522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004524:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004528:	2301      	movs	r3, #1
 800452a:	637b      	str	r3, [r7, #52]	; 0x34
 800452c:	e001      	b.n	8004532 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800452e:	2300      	movs	r3, #0
 8004530:	637b      	str	r3, [r7, #52]	; 0x34
 8004532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004534:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	f383 8811 	msr	BASEPRI, r3
}
 800453c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800453e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004540:	4618      	mov	r0, r3
 8004542:	3738      	adds	r7, #56	; 0x38
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	2b00      	cmp	r3, #0
 8004556:	d006      	beq.n	8004566 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f1c3 0307 	rsb	r3, r3, #7
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	e001      	b.n	800456a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800456a:	68fb      	ldr	r3, [r7, #12]
	}
 800456c:	4618      	mov	r0, r3
 800456e:	3714      	adds	r7, #20
 8004570:	46bd      	mov	sp, r7
 8004572:	bc80      	pop	{r7}
 8004574:	4770      	bx	lr

08004576 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b086      	sub	sp, #24
 800457a:	af00      	add	r7, sp, #0
 800457c:	60f8      	str	r0, [r7, #12]
 800457e:	60b9      	str	r1, [r7, #8]
 8004580:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10d      	bne.n	80045b0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d14d      	bne.n	8004638 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f000 ff7d 	bl	80054a0 <xTaskPriorityDisinherit>
 80045a6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	609a      	str	r2, [r3, #8]
 80045ae:	e043      	b.n	8004638 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d119      	bne.n	80045ea <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6858      	ldr	r0, [r3, #4]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	461a      	mov	r2, r3
 80045c0:	68b9      	ldr	r1, [r7, #8]
 80045c2:	f001 fcff 	bl	8005fc4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	441a      	add	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d32b      	bcc.n	8004638 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	e026      	b.n	8004638 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	68d8      	ldr	r0, [r3, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	461a      	mov	r2, r3
 80045f4:	68b9      	ldr	r1, [r7, #8]
 80045f6:	f001 fce5 	bl	8005fc4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004602:	425b      	negs	r3, r3
 8004604:	441a      	add	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	429a      	cmp	r2, r3
 8004614:	d207      	bcs.n	8004626 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461e:	425b      	negs	r3, r3
 8004620:	441a      	add	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d105      	bne.n	8004638 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	3b01      	subs	r3, #1
 8004636:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004640:	697b      	ldr	r3, [r7, #20]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004658:	2b00      	cmp	r3, #0
 800465a:	d018      	beq.n	800468e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004664:	441a      	add	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68da      	ldr	r2, [r3, #12]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	429a      	cmp	r2, r3
 8004674:	d303      	bcc.n	800467e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68d9      	ldr	r1, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	461a      	mov	r2, r3
 8004688:	6838      	ldr	r0, [r7, #0]
 800468a:	f001 fc9b 	bl	8005fc4 <memcpy>
	}
}
 800468e:	bf00      	nop
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b084      	sub	sp, #16
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800469e:	f001 f97d 	bl	800599c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046a8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046aa:	e011      	b.n	80046d0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d012      	beq.n	80046da <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3324      	adds	r3, #36	; 0x24
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 fc9d 	bl	8004ff8 <xTaskRemoveFromEventList>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046c4:	f000 fd72 	bl	80051ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046c8:	7bfb      	ldrb	r3, [r7, #15]
 80046ca:	3b01      	subs	r3, #1
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	dce9      	bgt.n	80046ac <prvUnlockQueue+0x16>
 80046d8:	e000      	b.n	80046dc <prvUnlockQueue+0x46>
					break;
 80046da:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	22ff      	movs	r2, #255	; 0xff
 80046e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80046e4:	f001 f98a 	bl	80059fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80046e8:	f001 f958 	bl	800599c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046f2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80046f4:	e011      	b.n	800471a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d012      	beq.n	8004724 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3310      	adds	r3, #16
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fc78 	bl	8004ff8 <xTaskRemoveFromEventList>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800470e:	f000 fd4d 	bl	80051ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004712:	7bbb      	ldrb	r3, [r7, #14]
 8004714:	3b01      	subs	r3, #1
 8004716:	b2db      	uxtb	r3, r3
 8004718:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800471a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800471e:	2b00      	cmp	r3, #0
 8004720:	dce9      	bgt.n	80046f6 <prvUnlockQueue+0x60>
 8004722:	e000      	b.n	8004726 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004724:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	22ff      	movs	r2, #255	; 0xff
 800472a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800472e:	f001 f965 	bl	80059fc <vPortExitCritical>
}
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b084      	sub	sp, #16
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004742:	f001 f92b 	bl	800599c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474a:	2b00      	cmp	r3, #0
 800474c:	d102      	bne.n	8004754 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800474e:	2301      	movs	r3, #1
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	e001      	b.n	8004758 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004754:	2300      	movs	r3, #0
 8004756:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004758:	f001 f950 	bl	80059fc <vPortExitCritical>

	return xReturn;
 800475c:	68fb      	ldr	r3, [r7, #12]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b084      	sub	sp, #16
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800476e:	f001 f915 	bl	800599c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800477a:	429a      	cmp	r2, r3
 800477c:	d102      	bne.n	8004784 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800477e:	2301      	movs	r3, #1
 8004780:	60fb      	str	r3, [r7, #12]
 8004782:	e001      	b.n	8004788 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004784:	2300      	movs	r3, #0
 8004786:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004788:	f001 f938 	bl	80059fc <vPortExitCritical>

	return xReturn;
 800478c:	68fb      	ldr	r3, [r7, #12]
}
 800478e:	4618      	mov	r0, r3
 8004790:	3710      	adds	r7, #16
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004796:	b580      	push	{r7, lr}
 8004798:	b08e      	sub	sp, #56	; 0x38
 800479a:	af04      	add	r7, sp, #16
 800479c:	60f8      	str	r0, [r7, #12]
 800479e:	60b9      	str	r1, [r7, #8]
 80047a0:	607a      	str	r2, [r7, #4]
 80047a2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10a      	bne.n	80047c0 <xTaskCreateStatic+0x2a>
	__asm volatile
 80047aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ae:	f383 8811 	msr	BASEPRI, r3
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	623b      	str	r3, [r7, #32]
}
 80047bc:	bf00      	nop
 80047be:	e7fe      	b.n	80047be <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10a      	bne.n	80047dc <xTaskCreateStatic+0x46>
	__asm volatile
 80047c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	61fb      	str	r3, [r7, #28]
}
 80047d8:	bf00      	nop
 80047da:	e7fe      	b.n	80047da <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047dc:	23b4      	movs	r3, #180	; 0xb4
 80047de:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	2bb4      	cmp	r3, #180	; 0xb4
 80047e4:	d00a      	beq.n	80047fc <xTaskCreateStatic+0x66>
	__asm volatile
 80047e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ea:	f383 8811 	msr	BASEPRI, r3
 80047ee:	f3bf 8f6f 	isb	sy
 80047f2:	f3bf 8f4f 	dsb	sy
 80047f6:	61bb      	str	r3, [r7, #24]
}
 80047f8:	bf00      	nop
 80047fa:	e7fe      	b.n	80047fa <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80047fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004800:	2b00      	cmp	r3, #0
 8004802:	d01e      	beq.n	8004842 <xTaskCreateStatic+0xac>
 8004804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004806:	2b00      	cmp	r3, #0
 8004808:	d01b      	beq.n	8004842 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800480a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800480e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004810:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004812:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	2202      	movs	r2, #2
 8004818:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800481c:	2300      	movs	r3, #0
 800481e:	9303      	str	r3, [sp, #12]
 8004820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004822:	9302      	str	r3, [sp, #8]
 8004824:	f107 0314 	add.w	r3, r7, #20
 8004828:	9301      	str	r3, [sp, #4]
 800482a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	68b9      	ldr	r1, [r7, #8]
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f851 	bl	80048dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800483a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800483c:	f000 f8ec 	bl	8004a18 <prvAddNewTaskToReadyList>
 8004840:	e001      	b.n	8004846 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004846:	697b      	ldr	r3, [r7, #20]
	}
 8004848:	4618      	mov	r0, r3
 800484a:	3728      	adds	r7, #40	; 0x28
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004850:	b580      	push	{r7, lr}
 8004852:	b08c      	sub	sp, #48	; 0x30
 8004854:	af04      	add	r7, sp, #16
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	603b      	str	r3, [r7, #0]
 800485c:	4613      	mov	r3, r2
 800485e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004860:	88fb      	ldrh	r3, [r7, #6]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	4618      	mov	r0, r3
 8004866:	f001 f999 	bl	8005b9c <pvPortMalloc>
 800486a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00e      	beq.n	8004890 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004872:	20b4      	movs	r0, #180	; 0xb4
 8004874:	f001 f992 	bl	8005b9c <pvPortMalloc>
 8004878:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	631a      	str	r2, [r3, #48]	; 0x30
 8004886:	e005      	b.n	8004894 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004888:	6978      	ldr	r0, [r7, #20]
 800488a:	f001 fa53 	bl	8005d34 <vPortFree>
 800488e:	e001      	b.n	8004894 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004890:	2300      	movs	r3, #0
 8004892:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d017      	beq.n	80048ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048a2:	88fa      	ldrh	r2, [r7, #6]
 80048a4:	2300      	movs	r3, #0
 80048a6:	9303      	str	r3, [sp, #12]
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	9302      	str	r3, [sp, #8]
 80048ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ae:	9301      	str	r3, [sp, #4]
 80048b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	68b9      	ldr	r1, [r7, #8]
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 f80f 	bl	80048dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048be:	69f8      	ldr	r0, [r7, #28]
 80048c0:	f000 f8aa 	bl	8004a18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048c4:	2301      	movs	r3, #1
 80048c6:	61bb      	str	r3, [r7, #24]
 80048c8:	e002      	b.n	80048d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048ca:	f04f 33ff 	mov.w	r3, #4294967295
 80048ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048d0:	69bb      	ldr	r3, [r7, #24]
	}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3720      	adds	r7, #32
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80048f4:	3b01      	subs	r3, #1
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	f023 0307 	bic.w	r3, r3, #7
 8004902:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f003 0307 	and.w	r3, r3, #7
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00a      	beq.n	8004924 <prvInitialiseNewTask+0x48>
	__asm volatile
 800490e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004912:	f383 8811 	msr	BASEPRI, r3
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	617b      	str	r3, [r7, #20]
}
 8004920:	bf00      	nop
 8004922:	e7fe      	b.n	8004922 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d01f      	beq.n	800496a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800492a:	2300      	movs	r3, #0
 800492c:	61fb      	str	r3, [r7, #28]
 800492e:	e012      	b.n	8004956 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	4413      	add	r3, r2
 8004936:	7819      	ldrb	r1, [r3, #0]
 8004938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	4413      	add	r3, r2
 800493e:	3334      	adds	r3, #52	; 0x34
 8004940:	460a      	mov	r2, r1
 8004942:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	4413      	add	r3, r2
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d006      	beq.n	800495e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	3301      	adds	r3, #1
 8004954:	61fb      	str	r3, [r7, #28]
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	2b0f      	cmp	r3, #15
 800495a:	d9e9      	bls.n	8004930 <prvInitialiseNewTask+0x54>
 800495c:	e000      	b.n	8004960 <prvInitialiseNewTask+0x84>
			{
				break;
 800495e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004968:	e003      	b.n	8004972 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800496a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004974:	2b06      	cmp	r3, #6
 8004976:	d901      	bls.n	800497c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004978:	2306      	movs	r3, #6
 800497a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800497c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004980:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004984:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004986:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498a:	2200      	movs	r2, #0
 800498c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800498e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004990:	3304      	adds	r3, #4
 8004992:	4618      	mov	r0, r3
 8004994:	f7ff f8f5 	bl	8003b82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800499a:	3318      	adds	r3, #24
 800499c:	4618      	mov	r0, r3
 800499e:	f7ff f8f0 	bl	8003b82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049aa:	f1c3 0207 	rsb	r2, r3, #7
 80049ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ba:	2200      	movs	r2, #0
 80049bc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ca:	334c      	adds	r3, #76	; 0x4c
 80049cc:	2260      	movs	r2, #96	; 0x60
 80049ce:	2100      	movs	r1, #0
 80049d0:	4618      	mov	r0, r3
 80049d2:	f001 fb05 	bl	8005fe0 <memset>
 80049d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d8:	4a0c      	ldr	r2, [pc, #48]	; (8004a0c <prvInitialiseNewTask+0x130>)
 80049da:	651a      	str	r2, [r3, #80]	; 0x50
 80049dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049de:	4a0c      	ldr	r2, [pc, #48]	; (8004a10 <prvInitialiseNewTask+0x134>)
 80049e0:	655a      	str	r2, [r3, #84]	; 0x54
 80049e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e4:	4a0b      	ldr	r2, [pc, #44]	; (8004a14 <prvInitialiseNewTask+0x138>)
 80049e6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	68f9      	ldr	r1, [r7, #12]
 80049ec:	69b8      	ldr	r0, [r7, #24]
 80049ee:	f000 fee5 	bl	80057bc <pxPortInitialiseStack>
 80049f2:	4602      	mov	r2, r0
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d002      	beq.n	8004a04 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a02:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a04:	bf00      	nop
 8004a06:	3720      	adds	r7, #32
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	08006bf4 	.word	0x08006bf4
 8004a10:	08006c14 	.word	0x08006c14
 8004a14:	08006bd4 	.word	0x08006bd4

08004a18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a20:	f000 ffbc 	bl	800599c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a24:	4b2a      	ldr	r3, [pc, #168]	; (8004ad0 <prvAddNewTaskToReadyList+0xb8>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	4a29      	ldr	r2, [pc, #164]	; (8004ad0 <prvAddNewTaskToReadyList+0xb8>)
 8004a2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a2e:	4b29      	ldr	r3, [pc, #164]	; (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a36:	4a27      	ldr	r2, [pc, #156]	; (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a3c:	4b24      	ldr	r3, [pc, #144]	; (8004ad0 <prvAddNewTaskToReadyList+0xb8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d110      	bne.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a44:	f000 fbd6 	bl	80051f4 <prvInitialiseTaskLists>
 8004a48:	e00d      	b.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a4a:	4b23      	ldr	r3, [pc, #140]	; (8004ad8 <prvAddNewTaskToReadyList+0xc0>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d109      	bne.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a52:	4b20      	ldr	r3, [pc, #128]	; (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d802      	bhi.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a60:	4a1c      	ldr	r2, [pc, #112]	; (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a66:	4b1d      	ldr	r3, [pc, #116]	; (8004adc <prvAddNewTaskToReadyList+0xc4>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	4a1b      	ldr	r2, [pc, #108]	; (8004adc <prvAddNewTaskToReadyList+0xc4>)
 8004a6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	2201      	movs	r2, #1
 8004a76:	409a      	lsls	r2, r3
 8004a78:	4b19      	ldr	r3, [pc, #100]	; (8004ae0 <prvAddNewTaskToReadyList+0xc8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	4a18      	ldr	r2, [pc, #96]	; (8004ae0 <prvAddNewTaskToReadyList+0xc8>)
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a86:	4613      	mov	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4a15      	ldr	r2, [pc, #84]	; (8004ae4 <prvAddNewTaskToReadyList+0xcc>)
 8004a90:	441a      	add	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3304      	adds	r3, #4
 8004a96:	4619      	mov	r1, r3
 8004a98:	4610      	mov	r0, r2
 8004a9a:	f7ff f87e 	bl	8003b9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a9e:	f000 ffad 	bl	80059fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004aa2:	4b0d      	ldr	r3, [pc, #52]	; (8004ad8 <prvAddNewTaskToReadyList+0xc0>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00e      	beq.n	8004ac8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d207      	bcs.n	8004ac8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	; (8004ae8 <prvAddNewTaskToReadyList+0xd0>)
 8004aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004abe:	601a      	str	r2, [r3, #0]
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	200004ac 	.word	0x200004ac
 8004ad4:	200003ac 	.word	0x200003ac
 8004ad8:	200004b8 	.word	0x200004b8
 8004adc:	200004c8 	.word	0x200004c8
 8004ae0:	200004b4 	.word	0x200004b4
 8004ae4:	200003b0 	.word	0x200003b0
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d017      	beq.n	8004b2e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004afe:	4b13      	ldr	r3, [pc, #76]	; (8004b4c <vTaskDelay+0x60>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <vTaskDelay+0x30>
	__asm volatile
 8004b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b0a:	f383 8811 	msr	BASEPRI, r3
 8004b0e:	f3bf 8f6f 	isb	sy
 8004b12:	f3bf 8f4f 	dsb	sy
 8004b16:	60bb      	str	r3, [r7, #8]
}
 8004b18:	bf00      	nop
 8004b1a:	e7fe      	b.n	8004b1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b1c:	f000 f884 	bl	8004c28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b20:	2100      	movs	r1, #0
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fde4 	bl	80056f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b28:	f000 f88c 	bl	8004c44 <xTaskResumeAll>
 8004b2c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d107      	bne.n	8004b44 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004b34:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <vTaskDelay+0x64>)
 8004b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	f3bf 8f4f 	dsb	sy
 8004b40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b44:	bf00      	nop
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	200004d4 	.word	0x200004d4
 8004b50:	e000ed04 	.word	0xe000ed04

08004b54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08a      	sub	sp, #40	; 0x28
 8004b58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b62:	463a      	mov	r2, r7
 8004b64:	1d39      	adds	r1, r7, #4
 8004b66:	f107 0308 	add.w	r3, r7, #8
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fc f8b2 	bl	8000cd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b70:	6839      	ldr	r1, [r7, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	9202      	str	r2, [sp, #8]
 8004b78:	9301      	str	r3, [sp, #4]
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	460a      	mov	r2, r1
 8004b82:	4921      	ldr	r1, [pc, #132]	; (8004c08 <vTaskStartScheduler+0xb4>)
 8004b84:	4821      	ldr	r0, [pc, #132]	; (8004c0c <vTaskStartScheduler+0xb8>)
 8004b86:	f7ff fe06 	bl	8004796 <xTaskCreateStatic>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <vTaskStartScheduler+0xbc>)
 8004b8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b90:	4b1f      	ldr	r3, [pc, #124]	; (8004c10 <vTaskStartScheduler+0xbc>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d002      	beq.n	8004b9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	e001      	b.n	8004ba2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d11b      	bne.n	8004be0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bac:	f383 8811 	msr	BASEPRI, r3
 8004bb0:	f3bf 8f6f 	isb	sy
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	613b      	str	r3, [r7, #16]
}
 8004bba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004bbc:	4b15      	ldr	r3, [pc, #84]	; (8004c14 <vTaskStartScheduler+0xc0>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	334c      	adds	r3, #76	; 0x4c
 8004bc2:	4a15      	ldr	r2, [pc, #84]	; (8004c18 <vTaskStartScheduler+0xc4>)
 8004bc4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bc6:	4b15      	ldr	r3, [pc, #84]	; (8004c1c <vTaskStartScheduler+0xc8>)
 8004bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bcc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bce:	4b14      	ldr	r3, [pc, #80]	; (8004c20 <vTaskStartScheduler+0xcc>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bd4:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <vTaskStartScheduler+0xd0>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004bda:	f000 fe6d 	bl	80058b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004bde:	e00e      	b.n	8004bfe <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be6:	d10a      	bne.n	8004bfe <vTaskStartScheduler+0xaa>
	__asm volatile
 8004be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bec:	f383 8811 	msr	BASEPRI, r3
 8004bf0:	f3bf 8f6f 	isb	sy
 8004bf4:	f3bf 8f4f 	dsb	sy
 8004bf8:	60fb      	str	r3, [r7, #12]
}
 8004bfa:	bf00      	nop
 8004bfc:	e7fe      	b.n	8004bfc <vTaskStartScheduler+0xa8>
}
 8004bfe:	bf00      	nop
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	08006b80 	.word	0x08006b80
 8004c0c:	080051c5 	.word	0x080051c5
 8004c10:	200004d0 	.word	0x200004d0
 8004c14:	200003ac 	.word	0x200003ac
 8004c18:	20000018 	.word	0x20000018
 8004c1c:	200004cc 	.word	0x200004cc
 8004c20:	200004b8 	.word	0x200004b8
 8004c24:	200004b0 	.word	0x200004b0

08004c28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c2c:	4b04      	ldr	r3, [pc, #16]	; (8004c40 <vTaskSuspendAll+0x18>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	3301      	adds	r3, #1
 8004c32:	4a03      	ldr	r2, [pc, #12]	; (8004c40 <vTaskSuspendAll+0x18>)
 8004c34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c36:	bf00      	nop
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bc80      	pop	{r7}
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	200004d4 	.word	0x200004d4

08004c44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c52:	4b41      	ldr	r3, [pc, #260]	; (8004d58 <xTaskResumeAll+0x114>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10a      	bne.n	8004c70 <xTaskResumeAll+0x2c>
	__asm volatile
 8004c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5e:	f383 8811 	msr	BASEPRI, r3
 8004c62:	f3bf 8f6f 	isb	sy
 8004c66:	f3bf 8f4f 	dsb	sy
 8004c6a:	603b      	str	r3, [r7, #0]
}
 8004c6c:	bf00      	nop
 8004c6e:	e7fe      	b.n	8004c6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c70:	f000 fe94 	bl	800599c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c74:	4b38      	ldr	r3, [pc, #224]	; (8004d58 <xTaskResumeAll+0x114>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	4a37      	ldr	r2, [pc, #220]	; (8004d58 <xTaskResumeAll+0x114>)
 8004c7c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c7e:	4b36      	ldr	r3, [pc, #216]	; (8004d58 <xTaskResumeAll+0x114>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d161      	bne.n	8004d4a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c86:	4b35      	ldr	r3, [pc, #212]	; (8004d5c <xTaskResumeAll+0x118>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d05d      	beq.n	8004d4a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c8e:	e02e      	b.n	8004cee <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c90:	4b33      	ldr	r3, [pc, #204]	; (8004d60 <xTaskResumeAll+0x11c>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3318      	adds	r3, #24
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7fe ffd7 	bl	8003c50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	3304      	adds	r3, #4
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7fe ffd2 	bl	8003c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	409a      	lsls	r2, r3
 8004cb4:	4b2b      	ldr	r3, [pc, #172]	; (8004d64 <xTaskResumeAll+0x120>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	4a2a      	ldr	r2, [pc, #168]	; (8004d64 <xTaskResumeAll+0x120>)
 8004cbc:	6013      	str	r3, [r2, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	4413      	add	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4a27      	ldr	r2, [pc, #156]	; (8004d68 <xTaskResumeAll+0x124>)
 8004ccc:	441a      	add	r2, r3
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	3304      	adds	r3, #4
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	f7fe ff60 	bl	8003b9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cde:	4b23      	ldr	r3, [pc, #140]	; (8004d6c <xTaskResumeAll+0x128>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d302      	bcc.n	8004cee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004ce8:	4b21      	ldr	r3, [pc, #132]	; (8004d70 <xTaskResumeAll+0x12c>)
 8004cea:	2201      	movs	r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cee:	4b1c      	ldr	r3, [pc, #112]	; (8004d60 <xTaskResumeAll+0x11c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1cc      	bne.n	8004c90 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004cfc:	f000 fb1c 	bl	8005338 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d00:	4b1c      	ldr	r3, [pc, #112]	; (8004d74 <xTaskResumeAll+0x130>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d010      	beq.n	8004d2e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d0c:	f000 f836 	bl	8004d7c <xTaskIncrementTick>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004d16:	4b16      	ldr	r3, [pc, #88]	; (8004d70 <xTaskResumeAll+0x12c>)
 8004d18:	2201      	movs	r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1f1      	bne.n	8004d0c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004d28:	4b12      	ldr	r3, [pc, #72]	; (8004d74 <xTaskResumeAll+0x130>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d2e:	4b10      	ldr	r3, [pc, #64]	; (8004d70 <xTaskResumeAll+0x12c>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d009      	beq.n	8004d4a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d36:	2301      	movs	r3, #1
 8004d38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d3a:	4b0f      	ldr	r3, [pc, #60]	; (8004d78 <xTaskResumeAll+0x134>)
 8004d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d4a:	f000 fe57 	bl	80059fc <vPortExitCritical>

	return xAlreadyYielded;
 8004d4e:	68bb      	ldr	r3, [r7, #8]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	200004d4 	.word	0x200004d4
 8004d5c:	200004ac 	.word	0x200004ac
 8004d60:	2000046c 	.word	0x2000046c
 8004d64:	200004b4 	.word	0x200004b4
 8004d68:	200003b0 	.word	0x200003b0
 8004d6c:	200003ac 	.word	0x200003ac
 8004d70:	200004c0 	.word	0x200004c0
 8004d74:	200004bc 	.word	0x200004bc
 8004d78:	e000ed04 	.word	0xe000ed04

08004d7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d82:	2300      	movs	r3, #0
 8004d84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d86:	4b4e      	ldr	r3, [pc, #312]	; (8004ec0 <xTaskIncrementTick+0x144>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f040 808e 	bne.w	8004eac <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d90:	4b4c      	ldr	r3, [pc, #304]	; (8004ec4 <xTaskIncrementTick+0x148>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	3301      	adds	r3, #1
 8004d96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d98:	4a4a      	ldr	r2, [pc, #296]	; (8004ec4 <xTaskIncrementTick+0x148>)
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d120      	bne.n	8004de6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004da4:	4b48      	ldr	r3, [pc, #288]	; (8004ec8 <xTaskIncrementTick+0x14c>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <xTaskIncrementTick+0x48>
	__asm volatile
 8004dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db2:	f383 8811 	msr	BASEPRI, r3
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	603b      	str	r3, [r7, #0]
}
 8004dc0:	bf00      	nop
 8004dc2:	e7fe      	b.n	8004dc2 <xTaskIncrementTick+0x46>
 8004dc4:	4b40      	ldr	r3, [pc, #256]	; (8004ec8 <xTaskIncrementTick+0x14c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	4b40      	ldr	r3, [pc, #256]	; (8004ecc <xTaskIncrementTick+0x150>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a3e      	ldr	r2, [pc, #248]	; (8004ec8 <xTaskIncrementTick+0x14c>)
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	4a3e      	ldr	r2, [pc, #248]	; (8004ecc <xTaskIncrementTick+0x150>)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	4b3d      	ldr	r3, [pc, #244]	; (8004ed0 <xTaskIncrementTick+0x154>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	3301      	adds	r3, #1
 8004dde:	4a3c      	ldr	r2, [pc, #240]	; (8004ed0 <xTaskIncrementTick+0x154>)
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	f000 faa9 	bl	8005338 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004de6:	4b3b      	ldr	r3, [pc, #236]	; (8004ed4 <xTaskIncrementTick+0x158>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d348      	bcc.n	8004e82 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004df0:	4b35      	ldr	r3, [pc, #212]	; (8004ec8 <xTaskIncrementTick+0x14c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d104      	bne.n	8004e04 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dfa:	4b36      	ldr	r3, [pc, #216]	; (8004ed4 <xTaskIncrementTick+0x158>)
 8004dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004e00:	601a      	str	r2, [r3, #0]
					break;
 8004e02:	e03e      	b.n	8004e82 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e04:	4b30      	ldr	r3, [pc, #192]	; (8004ec8 <xTaskIncrementTick+0x14c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d203      	bcs.n	8004e24 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e1c:	4a2d      	ldr	r2, [pc, #180]	; (8004ed4 <xTaskIncrementTick+0x158>)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e22:	e02e      	b.n	8004e82 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	3304      	adds	r3, #4
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fe ff11 	bl	8003c50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d004      	beq.n	8004e40 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	3318      	adds	r3, #24
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7fe ff08 	bl	8003c50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e44:	2201      	movs	r2, #1
 8004e46:	409a      	lsls	r2, r3
 8004e48:	4b23      	ldr	r3, [pc, #140]	; (8004ed8 <xTaskIncrementTick+0x15c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	4a22      	ldr	r2, [pc, #136]	; (8004ed8 <xTaskIncrementTick+0x15c>)
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	4a1f      	ldr	r2, [pc, #124]	; (8004edc <xTaskIncrementTick+0x160>)
 8004e60:	441a      	add	r2, r3
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	3304      	adds	r3, #4
 8004e66:	4619      	mov	r1, r3
 8004e68:	4610      	mov	r0, r2
 8004e6a:	f7fe fe96 	bl	8003b9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e72:	4b1b      	ldr	r3, [pc, #108]	; (8004ee0 <xTaskIncrementTick+0x164>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d3b9      	bcc.n	8004df0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e80:	e7b6      	b.n	8004df0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e82:	4b17      	ldr	r3, [pc, #92]	; (8004ee0 <xTaskIncrementTick+0x164>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e88:	4914      	ldr	r1, [pc, #80]	; (8004edc <xTaskIncrementTick+0x160>)
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	4413      	add	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	440b      	add	r3, r1
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d901      	bls.n	8004e9e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004e9e:	4b11      	ldr	r3, [pc, #68]	; (8004ee4 <xTaskIncrementTick+0x168>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d007      	beq.n	8004eb6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	e004      	b.n	8004eb6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004eac:	4b0e      	ldr	r3, [pc, #56]	; (8004ee8 <xTaskIncrementTick+0x16c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	4a0d      	ldr	r2, [pc, #52]	; (8004ee8 <xTaskIncrementTick+0x16c>)
 8004eb4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004eb6:	697b      	ldr	r3, [r7, #20]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3718      	adds	r7, #24
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	200004d4 	.word	0x200004d4
 8004ec4:	200004b0 	.word	0x200004b0
 8004ec8:	20000464 	.word	0x20000464
 8004ecc:	20000468 	.word	0x20000468
 8004ed0:	200004c4 	.word	0x200004c4
 8004ed4:	200004cc 	.word	0x200004cc
 8004ed8:	200004b4 	.word	0x200004b4
 8004edc:	200003b0 	.word	0x200003b0
 8004ee0:	200003ac 	.word	0x200003ac
 8004ee4:	200004c0 	.word	0x200004c0
 8004ee8:	200004bc 	.word	0x200004bc

08004eec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004ef2:	4b29      	ldr	r3, [pc, #164]	; (8004f98 <vTaskSwitchContext+0xac>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004efa:	4b28      	ldr	r3, [pc, #160]	; (8004f9c <vTaskSwitchContext+0xb0>)
 8004efc:	2201      	movs	r2, #1
 8004efe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f00:	e044      	b.n	8004f8c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004f02:	4b26      	ldr	r3, [pc, #152]	; (8004f9c <vTaskSwitchContext+0xb0>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f08:	4b25      	ldr	r3, [pc, #148]	; (8004fa0 <vTaskSwitchContext+0xb4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	fab3 f383 	clz	r3, r3
 8004f14:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004f16:	7afb      	ldrb	r3, [r7, #11]
 8004f18:	f1c3 031f 	rsb	r3, r3, #31
 8004f1c:	617b      	str	r3, [r7, #20]
 8004f1e:	4921      	ldr	r1, [pc, #132]	; (8004fa4 <vTaskSwitchContext+0xb8>)
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4613      	mov	r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	4413      	add	r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	440b      	add	r3, r1
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10a      	bne.n	8004f48 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f36:	f383 8811 	msr	BASEPRI, r3
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	607b      	str	r3, [r7, #4]
}
 8004f44:	bf00      	nop
 8004f46:	e7fe      	b.n	8004f46 <vTaskSwitchContext+0x5a>
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4413      	add	r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	4a14      	ldr	r2, [pc, #80]	; (8004fa4 <vTaskSwitchContext+0xb8>)
 8004f54:	4413      	add	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	605a      	str	r2, [r3, #4]
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	3308      	adds	r3, #8
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d104      	bne.n	8004f78 <vTaskSwitchContext+0x8c>
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	605a      	str	r2, [r3, #4]
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	4a0a      	ldr	r2, [pc, #40]	; (8004fa8 <vTaskSwitchContext+0xbc>)
 8004f80:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f82:	4b09      	ldr	r3, [pc, #36]	; (8004fa8 <vTaskSwitchContext+0xbc>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	334c      	adds	r3, #76	; 0x4c
 8004f88:	4a08      	ldr	r2, [pc, #32]	; (8004fac <vTaskSwitchContext+0xc0>)
 8004f8a:	6013      	str	r3, [r2, #0]
}
 8004f8c:	bf00      	nop
 8004f8e:	371c      	adds	r7, #28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	200004d4 	.word	0x200004d4
 8004f9c:	200004c0 	.word	0x200004c0
 8004fa0:	200004b4 	.word	0x200004b4
 8004fa4:	200003b0 	.word	0x200003b0
 8004fa8:	200003ac 	.word	0x200003ac
 8004fac:	20000018 	.word	0x20000018

08004fb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10a      	bne.n	8004fd6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc4:	f383 8811 	msr	BASEPRI, r3
 8004fc8:	f3bf 8f6f 	isb	sy
 8004fcc:	f3bf 8f4f 	dsb	sy
 8004fd0:	60fb      	str	r3, [r7, #12]
}
 8004fd2:	bf00      	nop
 8004fd4:	e7fe      	b.n	8004fd4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fd6:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <vTaskPlaceOnEventList+0x44>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3318      	adds	r3, #24
 8004fdc:	4619      	mov	r1, r3
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f7fe fdfe 	bl	8003be0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	6838      	ldr	r0, [r7, #0]
 8004fe8:	f000 fb82 	bl	80056f0 <prvAddCurrentTaskToDelayedList>
}
 8004fec:	bf00      	nop
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	200003ac 	.word	0x200003ac

08004ff8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10a      	bne.n	8005024 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	60fb      	str	r3, [r7, #12]
}
 8005020:	bf00      	nop
 8005022:	e7fe      	b.n	8005022 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	3318      	adds	r3, #24
 8005028:	4618      	mov	r0, r3
 800502a:	f7fe fe11 	bl	8003c50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800502e:	4b1d      	ldr	r3, [pc, #116]	; (80050a4 <xTaskRemoveFromEventList+0xac>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d11c      	bne.n	8005070 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	3304      	adds	r3, #4
 800503a:	4618      	mov	r0, r3
 800503c:	f7fe fe08 	bl	8003c50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005044:	2201      	movs	r2, #1
 8005046:	409a      	lsls	r2, r3
 8005048:	4b17      	ldr	r3, [pc, #92]	; (80050a8 <xTaskRemoveFromEventList+0xb0>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4313      	orrs	r3, r2
 800504e:	4a16      	ldr	r2, [pc, #88]	; (80050a8 <xTaskRemoveFromEventList+0xb0>)
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005056:	4613      	mov	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4a13      	ldr	r2, [pc, #76]	; (80050ac <xTaskRemoveFromEventList+0xb4>)
 8005060:	441a      	add	r2, r3
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	3304      	adds	r3, #4
 8005066:	4619      	mov	r1, r3
 8005068:	4610      	mov	r0, r2
 800506a:	f7fe fd96 	bl	8003b9a <vListInsertEnd>
 800506e:	e005      	b.n	800507c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	3318      	adds	r3, #24
 8005074:	4619      	mov	r1, r3
 8005076:	480e      	ldr	r0, [pc, #56]	; (80050b0 <xTaskRemoveFromEventList+0xb8>)
 8005078:	f7fe fd8f 	bl	8003b9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005080:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <xTaskRemoveFromEventList+0xbc>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005086:	429a      	cmp	r2, r3
 8005088:	d905      	bls.n	8005096 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800508a:	2301      	movs	r3, #1
 800508c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800508e:	4b0a      	ldr	r3, [pc, #40]	; (80050b8 <xTaskRemoveFromEventList+0xc0>)
 8005090:	2201      	movs	r2, #1
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e001      	b.n	800509a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005096:	2300      	movs	r3, #0
 8005098:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800509a:	697b      	ldr	r3, [r7, #20]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3718      	adds	r7, #24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	200004d4 	.word	0x200004d4
 80050a8:	200004b4 	.word	0x200004b4
 80050ac:	200003b0 	.word	0x200003b0
 80050b0:	2000046c 	.word	0x2000046c
 80050b4:	200003ac 	.word	0x200003ac
 80050b8:	200004c0 	.word	0x200004c0

080050bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050c4:	4b06      	ldr	r3, [pc, #24]	; (80050e0 <vTaskInternalSetTimeOutState+0x24>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050cc:	4b05      	ldr	r3, [pc, #20]	; (80050e4 <vTaskInternalSetTimeOutState+0x28>)
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	605a      	str	r2, [r3, #4]
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	bc80      	pop	{r7}
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	200004c4 	.word	0x200004c4
 80050e4:	200004b0 	.word	0x200004b0

080050e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d10a      	bne.n	800510e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80050f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050fc:	f383 8811 	msr	BASEPRI, r3
 8005100:	f3bf 8f6f 	isb	sy
 8005104:	f3bf 8f4f 	dsb	sy
 8005108:	613b      	str	r3, [r7, #16]
}
 800510a:	bf00      	nop
 800510c:	e7fe      	b.n	800510c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10a      	bne.n	800512a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005118:	f383 8811 	msr	BASEPRI, r3
 800511c:	f3bf 8f6f 	isb	sy
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	60fb      	str	r3, [r7, #12]
}
 8005126:	bf00      	nop
 8005128:	e7fe      	b.n	8005128 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800512a:	f000 fc37 	bl	800599c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800512e:	4b1d      	ldr	r3, [pc, #116]	; (80051a4 <xTaskCheckForTimeOut+0xbc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005146:	d102      	bne.n	800514e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005148:	2300      	movs	r3, #0
 800514a:	61fb      	str	r3, [r7, #28]
 800514c:	e023      	b.n	8005196 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	4b15      	ldr	r3, [pc, #84]	; (80051a8 <xTaskCheckForTimeOut+0xc0>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	429a      	cmp	r2, r3
 8005158:	d007      	beq.n	800516a <xTaskCheckForTimeOut+0x82>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	429a      	cmp	r2, r3
 8005162:	d302      	bcc.n	800516a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005164:	2301      	movs	r3, #1
 8005166:	61fb      	str	r3, [r7, #28]
 8005168:	e015      	b.n	8005196 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	429a      	cmp	r2, r3
 8005172:	d20b      	bcs.n	800518c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	1ad2      	subs	r2, r2, r3
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff ff9b 	bl	80050bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005186:	2300      	movs	r3, #0
 8005188:	61fb      	str	r3, [r7, #28]
 800518a:	e004      	b.n	8005196 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2200      	movs	r2, #0
 8005190:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005192:	2301      	movs	r3, #1
 8005194:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005196:	f000 fc31 	bl	80059fc <vPortExitCritical>

	return xReturn;
 800519a:	69fb      	ldr	r3, [r7, #28]
}
 800519c:	4618      	mov	r0, r3
 800519e:	3720      	adds	r7, #32
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	200004b0 	.word	0x200004b0
 80051a8:	200004c4 	.word	0x200004c4

080051ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80051b0:	4b03      	ldr	r3, [pc, #12]	; (80051c0 <vTaskMissedYield+0x14>)
 80051b2:	2201      	movs	r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
}
 80051b6:	bf00      	nop
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bc80      	pop	{r7}
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	200004c0 	.word	0x200004c0

080051c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051cc:	f000 f852 	bl	8005274 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051d0:	4b06      	ldr	r3, [pc, #24]	; (80051ec <prvIdleTask+0x28>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d9f9      	bls.n	80051cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80051d8:	4b05      	ldr	r3, [pc, #20]	; (80051f0 <prvIdleTask+0x2c>)
 80051da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80051e8:	e7f0      	b.n	80051cc <prvIdleTask+0x8>
 80051ea:	bf00      	nop
 80051ec:	200003b0 	.word	0x200003b0
 80051f0:	e000ed04 	.word	0xe000ed04

080051f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051fa:	2300      	movs	r3, #0
 80051fc:	607b      	str	r3, [r7, #4]
 80051fe:	e00c      	b.n	800521a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4a12      	ldr	r2, [pc, #72]	; (8005254 <prvInitialiseTaskLists+0x60>)
 800520c:	4413      	add	r3, r2
 800520e:	4618      	mov	r0, r3
 8005210:	f7fe fc98 	bl	8003b44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3301      	adds	r3, #1
 8005218:	607b      	str	r3, [r7, #4]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b06      	cmp	r3, #6
 800521e:	d9ef      	bls.n	8005200 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005220:	480d      	ldr	r0, [pc, #52]	; (8005258 <prvInitialiseTaskLists+0x64>)
 8005222:	f7fe fc8f 	bl	8003b44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005226:	480d      	ldr	r0, [pc, #52]	; (800525c <prvInitialiseTaskLists+0x68>)
 8005228:	f7fe fc8c 	bl	8003b44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800522c:	480c      	ldr	r0, [pc, #48]	; (8005260 <prvInitialiseTaskLists+0x6c>)
 800522e:	f7fe fc89 	bl	8003b44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005232:	480c      	ldr	r0, [pc, #48]	; (8005264 <prvInitialiseTaskLists+0x70>)
 8005234:	f7fe fc86 	bl	8003b44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005238:	480b      	ldr	r0, [pc, #44]	; (8005268 <prvInitialiseTaskLists+0x74>)
 800523a:	f7fe fc83 	bl	8003b44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800523e:	4b0b      	ldr	r3, [pc, #44]	; (800526c <prvInitialiseTaskLists+0x78>)
 8005240:	4a05      	ldr	r2, [pc, #20]	; (8005258 <prvInitialiseTaskLists+0x64>)
 8005242:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005244:	4b0a      	ldr	r3, [pc, #40]	; (8005270 <prvInitialiseTaskLists+0x7c>)
 8005246:	4a05      	ldr	r2, [pc, #20]	; (800525c <prvInitialiseTaskLists+0x68>)
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	200003b0 	.word	0x200003b0
 8005258:	2000043c 	.word	0x2000043c
 800525c:	20000450 	.word	0x20000450
 8005260:	2000046c 	.word	0x2000046c
 8005264:	20000480 	.word	0x20000480
 8005268:	20000498 	.word	0x20000498
 800526c:	20000464 	.word	0x20000464
 8005270:	20000468 	.word	0x20000468

08005274 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800527a:	e019      	b.n	80052b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800527c:	f000 fb8e 	bl	800599c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005280:	4b10      	ldr	r3, [pc, #64]	; (80052c4 <prvCheckTasksWaitingTermination+0x50>)
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3304      	adds	r3, #4
 800528c:	4618      	mov	r0, r3
 800528e:	f7fe fcdf 	bl	8003c50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005292:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <prvCheckTasksWaitingTermination+0x54>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3b01      	subs	r3, #1
 8005298:	4a0b      	ldr	r2, [pc, #44]	; (80052c8 <prvCheckTasksWaitingTermination+0x54>)
 800529a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800529c:	4b0b      	ldr	r3, [pc, #44]	; (80052cc <prvCheckTasksWaitingTermination+0x58>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	3b01      	subs	r3, #1
 80052a2:	4a0a      	ldr	r2, [pc, #40]	; (80052cc <prvCheckTasksWaitingTermination+0x58>)
 80052a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80052a6:	f000 fba9 	bl	80059fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f810 	bl	80052d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052b0:	4b06      	ldr	r3, [pc, #24]	; (80052cc <prvCheckTasksWaitingTermination+0x58>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1e1      	bne.n	800527c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052b8:	bf00      	nop
 80052ba:	bf00      	nop
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20000480 	.word	0x20000480
 80052c8:	200004ac 	.word	0x200004ac
 80052cc:	20000494 	.word	0x20000494

080052d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	334c      	adds	r3, #76	; 0x4c
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 feef 	bl	80060c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d108      	bne.n	80052fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 fd1f 	bl	8005d34 <vPortFree>
				vPortFree( pxTCB );
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 fd1c 	bl	8005d34 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80052fc:	e018      	b.n	8005330 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005304:	2b01      	cmp	r3, #1
 8005306:	d103      	bne.n	8005310 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fd13 	bl	8005d34 <vPortFree>
	}
 800530e:	e00f      	b.n	8005330 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005316:	2b02      	cmp	r3, #2
 8005318:	d00a      	beq.n	8005330 <prvDeleteTCB+0x60>
	__asm volatile
 800531a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531e:	f383 8811 	msr	BASEPRI, r3
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	60fb      	str	r3, [r7, #12]
}
 800532c:	bf00      	nop
 800532e:	e7fe      	b.n	800532e <prvDeleteTCB+0x5e>
	}
 8005330:	bf00      	nop
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800533e:	4b0c      	ldr	r3, [pc, #48]	; (8005370 <prvResetNextTaskUnblockTime+0x38>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d104      	bne.n	8005352 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005348:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <prvResetNextTaskUnblockTime+0x3c>)
 800534a:	f04f 32ff 	mov.w	r2, #4294967295
 800534e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005350:	e008      	b.n	8005364 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005352:	4b07      	ldr	r3, [pc, #28]	; (8005370 <prvResetNextTaskUnblockTime+0x38>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	4a04      	ldr	r2, [pc, #16]	; (8005374 <prvResetNextTaskUnblockTime+0x3c>)
 8005362:	6013      	str	r3, [r2, #0]
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	bc80      	pop	{r7}
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	20000464 	.word	0x20000464
 8005374:	200004cc 	.word	0x200004cc

08005378 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800537e:	4b0b      	ldr	r3, [pc, #44]	; (80053ac <xTaskGetSchedulerState+0x34>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d102      	bne.n	800538c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005386:	2301      	movs	r3, #1
 8005388:	607b      	str	r3, [r7, #4]
 800538a:	e008      	b.n	800539e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800538c:	4b08      	ldr	r3, [pc, #32]	; (80053b0 <xTaskGetSchedulerState+0x38>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d102      	bne.n	800539a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005394:	2302      	movs	r3, #2
 8005396:	607b      	str	r3, [r7, #4]
 8005398:	e001      	b.n	800539e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800539a:	2300      	movs	r3, #0
 800539c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800539e:	687b      	ldr	r3, [r7, #4]
	}
 80053a0:	4618      	mov	r0, r3
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bc80      	pop	{r7}
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	200004b8 	.word	0x200004b8
 80053b0:	200004d4 	.word	0x200004d4

080053b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80053c0:	2300      	movs	r3, #0
 80053c2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d05e      	beq.n	8005488 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ce:	4b31      	ldr	r3, [pc, #196]	; (8005494 <xTaskPriorityInherit+0xe0>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d24e      	bcs.n	8005476 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	db06      	blt.n	80053ee <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053e0:	4b2c      	ldr	r3, [pc, #176]	; (8005494 <xTaskPriorityInherit+0xe0>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e6:	f1c3 0207 	rsb	r2, r3, #7
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	6959      	ldr	r1, [r3, #20]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4a26      	ldr	r2, [pc, #152]	; (8005498 <xTaskPriorityInherit+0xe4>)
 8005400:	4413      	add	r3, r2
 8005402:	4299      	cmp	r1, r3
 8005404:	d12f      	bne.n	8005466 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	3304      	adds	r3, #4
 800540a:	4618      	mov	r0, r3
 800540c:	f7fe fc20 	bl	8003c50 <uxListRemove>
 8005410:	4603      	mov	r3, r0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10a      	bne.n	800542c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541a:	2201      	movs	r2, #1
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	43da      	mvns	r2, r3
 8005422:	4b1e      	ldr	r3, [pc, #120]	; (800549c <xTaskPriorityInherit+0xe8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4013      	ands	r3, r2
 8005428:	4a1c      	ldr	r2, [pc, #112]	; (800549c <xTaskPriorityInherit+0xe8>)
 800542a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800542c:	4b19      	ldr	r3, [pc, #100]	; (8005494 <xTaskPriorityInherit+0xe0>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543a:	2201      	movs	r2, #1
 800543c:	409a      	lsls	r2, r3
 800543e:	4b17      	ldr	r3, [pc, #92]	; (800549c <xTaskPriorityInherit+0xe8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4313      	orrs	r3, r2
 8005444:	4a15      	ldr	r2, [pc, #84]	; (800549c <xTaskPriorityInherit+0xe8>)
 8005446:	6013      	str	r3, [r2, #0]
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800544c:	4613      	mov	r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	4413      	add	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4a10      	ldr	r2, [pc, #64]	; (8005498 <xTaskPriorityInherit+0xe4>)
 8005456:	441a      	add	r2, r3
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	3304      	adds	r3, #4
 800545c:	4619      	mov	r1, r3
 800545e:	4610      	mov	r0, r2
 8005460:	f7fe fb9b 	bl	8003b9a <vListInsertEnd>
 8005464:	e004      	b.n	8005470 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005466:	4b0b      	ldr	r3, [pc, #44]	; (8005494 <xTaskPriorityInherit+0xe0>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005470:	2301      	movs	r3, #1
 8005472:	60fb      	str	r3, [r7, #12]
 8005474:	e008      	b.n	8005488 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800547a:	4b06      	ldr	r3, [pc, #24]	; (8005494 <xTaskPriorityInherit+0xe0>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005480:	429a      	cmp	r2, r3
 8005482:	d201      	bcs.n	8005488 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005484:	2301      	movs	r3, #1
 8005486:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005488:	68fb      	ldr	r3, [r7, #12]
	}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	200003ac 	.word	0x200003ac
 8005498:	200003b0 	.word	0x200003b0
 800549c:	200004b4 	.word	0x200004b4

080054a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80054ac:	2300      	movs	r3, #0
 80054ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d06e      	beq.n	8005594 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80054b6:	4b3a      	ldr	r3, [pc, #232]	; (80055a0 <xTaskPriorityDisinherit+0x100>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d00a      	beq.n	80054d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80054c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c4:	f383 8811 	msr	BASEPRI, r3
 80054c8:	f3bf 8f6f 	isb	sy
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	60fb      	str	r3, [r7, #12]
}
 80054d2:	bf00      	nop
 80054d4:	e7fe      	b.n	80054d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10a      	bne.n	80054f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80054de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e2:	f383 8811 	msr	BASEPRI, r3
 80054e6:	f3bf 8f6f 	isb	sy
 80054ea:	f3bf 8f4f 	dsb	sy
 80054ee:	60bb      	str	r3, [r7, #8]
}
 80054f0:	bf00      	nop
 80054f2:	e7fe      	b.n	80054f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054f8:	1e5a      	subs	r2, r3, #1
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005506:	429a      	cmp	r2, r3
 8005508:	d044      	beq.n	8005594 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800550e:	2b00      	cmp	r3, #0
 8005510:	d140      	bne.n	8005594 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	3304      	adds	r3, #4
 8005516:	4618      	mov	r0, r3
 8005518:	f7fe fb9a 	bl	8003c50 <uxListRemove>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d115      	bne.n	800554e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005526:	491f      	ldr	r1, [pc, #124]	; (80055a4 <xTaskPriorityDisinherit+0x104>)
 8005528:	4613      	mov	r3, r2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	4413      	add	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10a      	bne.n	800554e <xTaskPriorityDisinherit+0xae>
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553c:	2201      	movs	r2, #1
 800553e:	fa02 f303 	lsl.w	r3, r2, r3
 8005542:	43da      	mvns	r2, r3
 8005544:	4b18      	ldr	r3, [pc, #96]	; (80055a8 <xTaskPriorityDisinherit+0x108>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4013      	ands	r3, r2
 800554a:	4a17      	ldr	r2, [pc, #92]	; (80055a8 <xTaskPriorityDisinherit+0x108>)
 800554c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555a:	f1c3 0207 	rsb	r2, r3, #7
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005566:	2201      	movs	r2, #1
 8005568:	409a      	lsls	r2, r3
 800556a:	4b0f      	ldr	r3, [pc, #60]	; (80055a8 <xTaskPriorityDisinherit+0x108>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4313      	orrs	r3, r2
 8005570:	4a0d      	ldr	r2, [pc, #52]	; (80055a8 <xTaskPriorityDisinherit+0x108>)
 8005572:	6013      	str	r3, [r2, #0]
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4a08      	ldr	r2, [pc, #32]	; (80055a4 <xTaskPriorityDisinherit+0x104>)
 8005582:	441a      	add	r2, r3
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	3304      	adds	r3, #4
 8005588:	4619      	mov	r1, r3
 800558a:	4610      	mov	r0, r2
 800558c:	f7fe fb05 	bl	8003b9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005590:	2301      	movs	r3, #1
 8005592:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005594:	697b      	ldr	r3, [r7, #20]
	}
 8005596:	4618      	mov	r0, r3
 8005598:	3718      	adds	r7, #24
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	200003ac 	.word	0x200003ac
 80055a4:	200003b0 	.word	0x200003b0
 80055a8:	200004b4 	.word	0x200004b4

080055ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b088      	sub	sp, #32
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80055ba:	2301      	movs	r3, #1
 80055bc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d077      	beq.n	80056b4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10a      	bne.n	80055e2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80055cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	60fb      	str	r3, [r7, #12]
}
 80055de:	bf00      	nop
 80055e0:	e7fe      	b.n	80055e0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d902      	bls.n	80055f2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	61fb      	str	r3, [r7, #28]
 80055f0:	e002      	b.n	80055f8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d058      	beq.n	80056b4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	429a      	cmp	r2, r3
 800560a:	d153      	bne.n	80056b4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800560c:	4b2b      	ldr	r3, [pc, #172]	; (80056bc <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69ba      	ldr	r2, [r7, #24]
 8005612:	429a      	cmp	r2, r3
 8005614:	d10a      	bne.n	800562c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	60bb      	str	r3, [r7, #8]
}
 8005628:	bf00      	nop
 800562a:	e7fe      	b.n	800562a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005630:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	69fa      	ldr	r2, [r7, #28]
 8005636:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	2b00      	cmp	r3, #0
 800563e:	db04      	blt.n	800564a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	f1c3 0207 	rsb	r2, r3, #7
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	6959      	ldr	r1, [r3, #20]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	4613      	mov	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4a19      	ldr	r2, [pc, #100]	; (80056c0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800565a:	4413      	add	r3, r2
 800565c:	4299      	cmp	r1, r3
 800565e:	d129      	bne.n	80056b4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	3304      	adds	r3, #4
 8005664:	4618      	mov	r0, r3
 8005666:	f7fe faf3 	bl	8003c50 <uxListRemove>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10a      	bne.n	8005686 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005674:	2201      	movs	r2, #1
 8005676:	fa02 f303 	lsl.w	r3, r2, r3
 800567a:	43da      	mvns	r2, r3
 800567c:	4b11      	ldr	r3, [pc, #68]	; (80056c4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4013      	ands	r3, r2
 8005682:	4a10      	ldr	r2, [pc, #64]	; (80056c4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005684:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568a:	2201      	movs	r2, #1
 800568c:	409a      	lsls	r2, r3
 800568e:	4b0d      	ldr	r3, [pc, #52]	; (80056c4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4313      	orrs	r3, r2
 8005694:	4a0b      	ldr	r2, [pc, #44]	; (80056c4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800569c:	4613      	mov	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4a06      	ldr	r2, [pc, #24]	; (80056c0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80056a6:	441a      	add	r2, r3
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	3304      	adds	r3, #4
 80056ac:	4619      	mov	r1, r3
 80056ae:	4610      	mov	r0, r2
 80056b0:	f7fe fa73 	bl	8003b9a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056b4:	bf00      	nop
 80056b6:	3720      	adds	r7, #32
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	200003ac 	.word	0x200003ac
 80056c0:	200003b0 	.word	0x200003b0
 80056c4:	200004b4 	.word	0x200004b4

080056c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80056cc:	4b07      	ldr	r3, [pc, #28]	; (80056ec <pvTaskIncrementMutexHeldCount+0x24>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d004      	beq.n	80056de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80056d4:	4b05      	ldr	r3, [pc, #20]	; (80056ec <pvTaskIncrementMutexHeldCount+0x24>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056da:	3201      	adds	r2, #1
 80056dc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80056de:	4b03      	ldr	r3, [pc, #12]	; (80056ec <pvTaskIncrementMutexHeldCount+0x24>)
 80056e0:	681b      	ldr	r3, [r3, #0]
	}
 80056e2:	4618      	mov	r0, r3
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bc80      	pop	{r7}
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	200003ac 	.word	0x200003ac

080056f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80056fa:	4b29      	ldr	r3, [pc, #164]	; (80057a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005700:	4b28      	ldr	r3, [pc, #160]	; (80057a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3304      	adds	r3, #4
 8005706:	4618      	mov	r0, r3
 8005708:	f7fe faa2 	bl	8003c50 <uxListRemove>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10b      	bne.n	800572a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005712:	4b24      	ldr	r3, [pc, #144]	; (80057a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005718:	2201      	movs	r2, #1
 800571a:	fa02 f303 	lsl.w	r3, r2, r3
 800571e:	43da      	mvns	r2, r3
 8005720:	4b21      	ldr	r3, [pc, #132]	; (80057a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4013      	ands	r3, r2
 8005726:	4a20      	ldr	r2, [pc, #128]	; (80057a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005728:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005730:	d10a      	bne.n	8005748 <prvAddCurrentTaskToDelayedList+0x58>
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d007      	beq.n	8005748 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005738:	4b1a      	ldr	r3, [pc, #104]	; (80057a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	3304      	adds	r3, #4
 800573e:	4619      	mov	r1, r3
 8005740:	481a      	ldr	r0, [pc, #104]	; (80057ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8005742:	f7fe fa2a 	bl	8003b9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005746:	e026      	b.n	8005796 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4413      	add	r3, r2
 800574e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005750:	4b14      	ldr	r3, [pc, #80]	; (80057a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	429a      	cmp	r2, r3
 800575e:	d209      	bcs.n	8005774 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005760:	4b13      	ldr	r3, [pc, #76]	; (80057b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	4b0f      	ldr	r3, [pc, #60]	; (80057a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3304      	adds	r3, #4
 800576a:	4619      	mov	r1, r3
 800576c:	4610      	mov	r0, r2
 800576e:	f7fe fa37 	bl	8003be0 <vListInsert>
}
 8005772:	e010      	b.n	8005796 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005774:	4b0f      	ldr	r3, [pc, #60]	; (80057b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	4b0a      	ldr	r3, [pc, #40]	; (80057a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3304      	adds	r3, #4
 800577e:	4619      	mov	r1, r3
 8005780:	4610      	mov	r0, r2
 8005782:	f7fe fa2d 	bl	8003be0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005786:	4b0c      	ldr	r3, [pc, #48]	; (80057b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	429a      	cmp	r2, r3
 800578e:	d202      	bcs.n	8005796 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005790:	4a09      	ldr	r2, [pc, #36]	; (80057b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	6013      	str	r3, [r2, #0]
}
 8005796:	bf00      	nop
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	200004b0 	.word	0x200004b0
 80057a4:	200003ac 	.word	0x200003ac
 80057a8:	200004b4 	.word	0x200004b4
 80057ac:	20000498 	.word	0x20000498
 80057b0:	20000468 	.word	0x20000468
 80057b4:	20000464 	.word	0x20000464
 80057b8:	200004cc 	.word	0x200004cc

080057bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	3b04      	subs	r3, #4
 80057cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	3b04      	subs	r3, #4
 80057da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f023 0201 	bic.w	r2, r3, #1
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	3b04      	subs	r3, #4
 80057ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80057ec:	4a08      	ldr	r2, [pc, #32]	; (8005810 <pxPortInitialiseStack+0x54>)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	3b14      	subs	r3, #20
 80057f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3b20      	subs	r3, #32
 8005802:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005804:	68fb      	ldr	r3, [r7, #12]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3714      	adds	r7, #20
 800580a:	46bd      	mov	sp, r7
 800580c:	bc80      	pop	{r7}
 800580e:	4770      	bx	lr
 8005810:	08005815 	.word	0x08005815

08005814 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800581a:	2300      	movs	r3, #0
 800581c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800581e:	4b12      	ldr	r3, [pc, #72]	; (8005868 <prvTaskExitError+0x54>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005826:	d00a      	beq.n	800583e <prvTaskExitError+0x2a>
	__asm volatile
 8005828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	60fb      	str	r3, [r7, #12]
}
 800583a:	bf00      	nop
 800583c:	e7fe      	b.n	800583c <prvTaskExitError+0x28>
	__asm volatile
 800583e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005842:	f383 8811 	msr	BASEPRI, r3
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	f3bf 8f4f 	dsb	sy
 800584e:	60bb      	str	r3, [r7, #8]
}
 8005850:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005852:	bf00      	nop
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0fc      	beq.n	8005854 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800585a:	bf00      	nop
 800585c:	bf00      	nop
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	bc80      	pop	{r7}
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	20000014 	.word	0x20000014
 800586c:	00000000 	.word	0x00000000

08005870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005870:	4b07      	ldr	r3, [pc, #28]	; (8005890 <pxCurrentTCBConst2>)
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	6808      	ldr	r0, [r1, #0]
 8005876:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800587a:	f380 8809 	msr	PSP, r0
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f04f 0000 	mov.w	r0, #0
 8005886:	f380 8811 	msr	BASEPRI, r0
 800588a:	f04e 0e0d 	orr.w	lr, lr, #13
 800588e:	4770      	bx	lr

08005890 <pxCurrentTCBConst2>:
 8005890:	200003ac 	.word	0x200003ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop

08005898 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005898:	4806      	ldr	r0, [pc, #24]	; (80058b4 <prvPortStartFirstTask+0x1c>)
 800589a:	6800      	ldr	r0, [r0, #0]
 800589c:	6800      	ldr	r0, [r0, #0]
 800589e:	f380 8808 	msr	MSP, r0
 80058a2:	b662      	cpsie	i
 80058a4:	b661      	cpsie	f
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	df00      	svc	0
 80058b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80058b2:	bf00      	nop
 80058b4:	e000ed08 	.word	0xe000ed08

080058b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80058be:	4b32      	ldr	r3, [pc, #200]	; (8005988 <xPortStartScheduler+0xd0>)
 80058c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	22ff      	movs	r2, #255	; 0xff
 80058ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80058d8:	78fb      	ldrb	r3, [r7, #3]
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	4b2a      	ldr	r3, [pc, #168]	; (800598c <xPortStartScheduler+0xd4>)
 80058e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80058e6:	4b2a      	ldr	r3, [pc, #168]	; (8005990 <xPortStartScheduler+0xd8>)
 80058e8:	2207      	movs	r2, #7
 80058ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058ec:	e009      	b.n	8005902 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80058ee:	4b28      	ldr	r3, [pc, #160]	; (8005990 <xPortStartScheduler+0xd8>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	3b01      	subs	r3, #1
 80058f4:	4a26      	ldr	r2, [pc, #152]	; (8005990 <xPortStartScheduler+0xd8>)
 80058f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80058f8:	78fb      	ldrb	r3, [r7, #3]
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005902:	78fb      	ldrb	r3, [r7, #3]
 8005904:	b2db      	uxtb	r3, r3
 8005906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800590a:	2b80      	cmp	r3, #128	; 0x80
 800590c:	d0ef      	beq.n	80058ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800590e:	4b20      	ldr	r3, [pc, #128]	; (8005990 <xPortStartScheduler+0xd8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f1c3 0307 	rsb	r3, r3, #7
 8005916:	2b04      	cmp	r3, #4
 8005918:	d00a      	beq.n	8005930 <xPortStartScheduler+0x78>
	__asm volatile
 800591a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591e:	f383 8811 	msr	BASEPRI, r3
 8005922:	f3bf 8f6f 	isb	sy
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	60bb      	str	r3, [r7, #8]
}
 800592c:	bf00      	nop
 800592e:	e7fe      	b.n	800592e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005930:	4b17      	ldr	r3, [pc, #92]	; (8005990 <xPortStartScheduler+0xd8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	021b      	lsls	r3, r3, #8
 8005936:	4a16      	ldr	r2, [pc, #88]	; (8005990 <xPortStartScheduler+0xd8>)
 8005938:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800593a:	4b15      	ldr	r3, [pc, #84]	; (8005990 <xPortStartScheduler+0xd8>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005942:	4a13      	ldr	r2, [pc, #76]	; (8005990 <xPortStartScheduler+0xd8>)
 8005944:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	b2da      	uxtb	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800594e:	4b11      	ldr	r3, [pc, #68]	; (8005994 <xPortStartScheduler+0xdc>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a10      	ldr	r2, [pc, #64]	; (8005994 <xPortStartScheduler+0xdc>)
 8005954:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005958:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800595a:	4b0e      	ldr	r3, [pc, #56]	; (8005994 <xPortStartScheduler+0xdc>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a0d      	ldr	r2, [pc, #52]	; (8005994 <xPortStartScheduler+0xdc>)
 8005960:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005964:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005966:	f000 f8b9 	bl	8005adc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800596a:	4b0b      	ldr	r3, [pc, #44]	; (8005998 <xPortStartScheduler+0xe0>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005970:	f7ff ff92 	bl	8005898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005974:	f7ff faba 	bl	8004eec <vTaskSwitchContext>
	prvTaskExitError();
 8005978:	f7ff ff4c 	bl	8005814 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	e000e400 	.word	0xe000e400
 800598c:	200004d8 	.word	0x200004d8
 8005990:	200004dc 	.word	0x200004dc
 8005994:	e000ed20 	.word	0xe000ed20
 8005998:	20000014 	.word	0x20000014

0800599c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
	__asm volatile
 80059a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a6:	f383 8811 	msr	BASEPRI, r3
 80059aa:	f3bf 8f6f 	isb	sy
 80059ae:	f3bf 8f4f 	dsb	sy
 80059b2:	607b      	str	r3, [r7, #4]
}
 80059b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80059b6:	4b0f      	ldr	r3, [pc, #60]	; (80059f4 <vPortEnterCritical+0x58>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	3301      	adds	r3, #1
 80059bc:	4a0d      	ldr	r2, [pc, #52]	; (80059f4 <vPortEnterCritical+0x58>)
 80059be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80059c0:	4b0c      	ldr	r3, [pc, #48]	; (80059f4 <vPortEnterCritical+0x58>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d10f      	bne.n	80059e8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80059c8:	4b0b      	ldr	r3, [pc, #44]	; (80059f8 <vPortEnterCritical+0x5c>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00a      	beq.n	80059e8 <vPortEnterCritical+0x4c>
	__asm volatile
 80059d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d6:	f383 8811 	msr	BASEPRI, r3
 80059da:	f3bf 8f6f 	isb	sy
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	603b      	str	r3, [r7, #0]
}
 80059e4:	bf00      	nop
 80059e6:	e7fe      	b.n	80059e6 <vPortEnterCritical+0x4a>
	}
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bc80      	pop	{r7}
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	20000014 	.word	0x20000014
 80059f8:	e000ed04 	.word	0xe000ed04

080059fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005a02:	4b11      	ldr	r3, [pc, #68]	; (8005a48 <vPortExitCritical+0x4c>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10a      	bne.n	8005a20 <vPortExitCritical+0x24>
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	607b      	str	r3, [r7, #4]
}
 8005a1c:	bf00      	nop
 8005a1e:	e7fe      	b.n	8005a1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005a20:	4b09      	ldr	r3, [pc, #36]	; (8005a48 <vPortExitCritical+0x4c>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3b01      	subs	r3, #1
 8005a26:	4a08      	ldr	r2, [pc, #32]	; (8005a48 <vPortExitCritical+0x4c>)
 8005a28:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a2a:	4b07      	ldr	r3, [pc, #28]	; (8005a48 <vPortExitCritical+0x4c>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d105      	bne.n	8005a3e <vPortExitCritical+0x42>
 8005a32:	2300      	movs	r3, #0
 8005a34:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	f383 8811 	msr	BASEPRI, r3
}
 8005a3c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005a3e:	bf00      	nop
 8005a40:	370c      	adds	r7, #12
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bc80      	pop	{r7}
 8005a46:	4770      	bx	lr
 8005a48:	20000014 	.word	0x20000014
 8005a4c:	00000000 	.word	0x00000000

08005a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005a50:	f3ef 8009 	mrs	r0, PSP
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	4b0d      	ldr	r3, [pc, #52]	; (8005a90 <pxCurrentTCBConst>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a60:	6010      	str	r0, [r2, #0]
 8005a62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005a66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005a6a:	f380 8811 	msr	BASEPRI, r0
 8005a6e:	f7ff fa3d 	bl	8004eec <vTaskSwitchContext>
 8005a72:	f04f 0000 	mov.w	r0, #0
 8005a76:	f380 8811 	msr	BASEPRI, r0
 8005a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005a7e:	6819      	ldr	r1, [r3, #0]
 8005a80:	6808      	ldr	r0, [r1, #0]
 8005a82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a86:	f380 8809 	msr	PSP, r0
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	4770      	bx	lr

08005a90 <pxCurrentTCBConst>:
 8005a90:	200003ac 	.word	0x200003ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005a94:	bf00      	nop
 8005a96:	bf00      	nop

08005a98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	607b      	str	r3, [r7, #4]
}
 8005ab0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ab2:	f7ff f963 	bl	8004d7c <xTaskIncrementTick>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d003      	beq.n	8005ac4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005abc:	4b06      	ldr	r3, [pc, #24]	; (8005ad8 <SysTick_Handler+0x40>)
 8005abe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ac2:	601a      	str	r2, [r3, #0]
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	f383 8811 	msr	BASEPRI, r3
}
 8005ace:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ad0:	bf00      	nop
 8005ad2:	3708      	adds	r7, #8
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	e000ed04 	.word	0xe000ed04

08005adc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005adc:	b480      	push	{r7}
 8005ade:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ae0:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <vPortSetupTimerInterrupt+0x30>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ae6:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <vPortSetupTimerInterrupt+0x34>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005aec:	4b09      	ldr	r3, [pc, #36]	; (8005b14 <vPortSetupTimerInterrupt+0x38>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <vPortSetupTimerInterrupt+0x3c>)
 8005af2:	fba2 2303 	umull	r2, r3, r2, r3
 8005af6:	099b      	lsrs	r3, r3, #6
 8005af8:	4a08      	ldr	r2, [pc, #32]	; (8005b1c <vPortSetupTimerInterrupt+0x40>)
 8005afa:	3b01      	subs	r3, #1
 8005afc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005afe:	4b03      	ldr	r3, [pc, #12]	; (8005b0c <vPortSetupTimerInterrupt+0x30>)
 8005b00:	2207      	movs	r2, #7
 8005b02:	601a      	str	r2, [r3, #0]
}
 8005b04:	bf00      	nop
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr
 8005b0c:	e000e010 	.word	0xe000e010
 8005b10:	e000e018 	.word	0xe000e018
 8005b14:	20000008 	.word	0x20000008
 8005b18:	10624dd3 	.word	0x10624dd3
 8005b1c:	e000e014 	.word	0xe000e014

08005b20 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b26:	f3ef 8305 	mrs	r3, IPSR
 8005b2a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2b0f      	cmp	r3, #15
 8005b30:	d914      	bls.n	8005b5c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005b32:	4a16      	ldr	r2, [pc, #88]	; (8005b8c <vPortValidateInterruptPriority+0x6c>)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	4413      	add	r3, r2
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005b3c:	4b14      	ldr	r3, [pc, #80]	; (8005b90 <vPortValidateInterruptPriority+0x70>)
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	7afa      	ldrb	r2, [r7, #11]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d20a      	bcs.n	8005b5c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4a:	f383 8811 	msr	BASEPRI, r3
 8005b4e:	f3bf 8f6f 	isb	sy
 8005b52:	f3bf 8f4f 	dsb	sy
 8005b56:	607b      	str	r3, [r7, #4]
}
 8005b58:	bf00      	nop
 8005b5a:	e7fe      	b.n	8005b5a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005b5c:	4b0d      	ldr	r3, [pc, #52]	; (8005b94 <vPortValidateInterruptPriority+0x74>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005b64:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <vPortValidateInterruptPriority+0x78>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d90a      	bls.n	8005b82 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	603b      	str	r3, [r7, #0]
}
 8005b7e:	bf00      	nop
 8005b80:	e7fe      	b.n	8005b80 <vPortValidateInterruptPriority+0x60>
	}
 8005b82:	bf00      	nop
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bc80      	pop	{r7}
 8005b8a:	4770      	bx	lr
 8005b8c:	e000e3f0 	.word	0xe000e3f0
 8005b90:	200004d8 	.word	0x200004d8
 8005b94:	e000ed0c 	.word	0xe000ed0c
 8005b98:	200004dc 	.word	0x200004dc

08005b9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08a      	sub	sp, #40	; 0x28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005ba8:	f7ff f83e 	bl	8004c28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005bac:	4b5b      	ldr	r3, [pc, #364]	; (8005d1c <pvPortMalloc+0x180>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005bb4:	f000 f920 	bl	8005df8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005bb8:	4b59      	ldr	r3, [pc, #356]	; (8005d20 <pvPortMalloc+0x184>)
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f040 8093 	bne.w	8005cec <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d01d      	beq.n	8005c08 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005bcc:	2208      	movs	r2, #8
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f003 0307 	and.w	r3, r3, #7
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d014      	beq.n	8005c08 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f023 0307 	bic.w	r3, r3, #7
 8005be4:	3308      	adds	r3, #8
 8005be6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <pvPortMalloc+0x6c>
	__asm volatile
 8005bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf6:	f383 8811 	msr	BASEPRI, r3
 8005bfa:	f3bf 8f6f 	isb	sy
 8005bfe:	f3bf 8f4f 	dsb	sy
 8005c02:	617b      	str	r3, [r7, #20]
}
 8005c04:	bf00      	nop
 8005c06:	e7fe      	b.n	8005c06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d06e      	beq.n	8005cec <pvPortMalloc+0x150>
 8005c0e:	4b45      	ldr	r3, [pc, #276]	; (8005d24 <pvPortMalloc+0x188>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d869      	bhi.n	8005cec <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c18:	4b43      	ldr	r3, [pc, #268]	; (8005d28 <pvPortMalloc+0x18c>)
 8005c1a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c1c:	4b42      	ldr	r3, [pc, #264]	; (8005d28 <pvPortMalloc+0x18c>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c22:	e004      	b.n	8005c2e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c26:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d903      	bls.n	8005c40 <pvPortMalloc+0xa4>
 8005c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1f1      	bne.n	8005c24 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005c40:	4b36      	ldr	r3, [pc, #216]	; (8005d1c <pvPortMalloc+0x180>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d050      	beq.n	8005cec <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c4a:	6a3b      	ldr	r3, [r7, #32]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2208      	movs	r2, #8
 8005c50:	4413      	add	r3, r2
 8005c52:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	1ad2      	subs	r2, r2, r3
 8005c64:	2308      	movs	r3, #8
 8005c66:	005b      	lsls	r3, r3, #1
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d91f      	bls.n	8005cac <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4413      	add	r3, r2
 8005c72:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	f003 0307 	and.w	r3, r3, #7
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <pvPortMalloc+0xf8>
	__asm volatile
 8005c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c82:	f383 8811 	msr	BASEPRI, r3
 8005c86:	f3bf 8f6f 	isb	sy
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	613b      	str	r3, [r7, #16]
}
 8005c90:	bf00      	nop
 8005c92:	e7fe      	b.n	8005c92 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	1ad2      	subs	r2, r2, r3
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ca6:	69b8      	ldr	r0, [r7, #24]
 8005ca8:	f000 f908 	bl	8005ebc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005cac:	4b1d      	ldr	r3, [pc, #116]	; (8005d24 <pvPortMalloc+0x188>)
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	4a1b      	ldr	r2, [pc, #108]	; (8005d24 <pvPortMalloc+0x188>)
 8005cb8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005cba:	4b1a      	ldr	r3, [pc, #104]	; (8005d24 <pvPortMalloc+0x188>)
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	4b1b      	ldr	r3, [pc, #108]	; (8005d2c <pvPortMalloc+0x190>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d203      	bcs.n	8005cce <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005cc6:	4b17      	ldr	r3, [pc, #92]	; (8005d24 <pvPortMalloc+0x188>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a18      	ldr	r2, [pc, #96]	; (8005d2c <pvPortMalloc+0x190>)
 8005ccc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	4b13      	ldr	r3, [pc, #76]	; (8005d20 <pvPortMalloc+0x184>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cda:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ce2:	4b13      	ldr	r3, [pc, #76]	; (8005d30 <pvPortMalloc+0x194>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	4a11      	ldr	r2, [pc, #68]	; (8005d30 <pvPortMalloc+0x194>)
 8005cea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005cec:	f7fe ffaa 	bl	8004c44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00a      	beq.n	8005d10 <pvPortMalloc+0x174>
	__asm volatile
 8005cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	60fb      	str	r3, [r7, #12]
}
 8005d0c:	bf00      	nop
 8005d0e:	e7fe      	b.n	8005d0e <pvPortMalloc+0x172>
	return pvReturn;
 8005d10:	69fb      	ldr	r3, [r7, #28]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3728      	adds	r7, #40	; 0x28
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	200010e8 	.word	0x200010e8
 8005d20:	200010fc 	.word	0x200010fc
 8005d24:	200010ec 	.word	0x200010ec
 8005d28:	200010e0 	.word	0x200010e0
 8005d2c:	200010f0 	.word	0x200010f0
 8005d30:	200010f4 	.word	0x200010f4

08005d34 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d04d      	beq.n	8005de2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005d46:	2308      	movs	r3, #8
 8005d48:	425b      	negs	r3, r3
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	685a      	ldr	r2, [r3, #4]
 8005d58:	4b24      	ldr	r3, [pc, #144]	; (8005dec <vPortFree+0xb8>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d10a      	bne.n	8005d78 <vPortFree+0x44>
	__asm volatile
 8005d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	60fb      	str	r3, [r7, #12]
}
 8005d74:	bf00      	nop
 8005d76:	e7fe      	b.n	8005d76 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00a      	beq.n	8005d96 <vPortFree+0x62>
	__asm volatile
 8005d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d84:	f383 8811 	msr	BASEPRI, r3
 8005d88:	f3bf 8f6f 	isb	sy
 8005d8c:	f3bf 8f4f 	dsb	sy
 8005d90:	60bb      	str	r3, [r7, #8]
}
 8005d92:	bf00      	nop
 8005d94:	e7fe      	b.n	8005d94 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	4b14      	ldr	r3, [pc, #80]	; (8005dec <vPortFree+0xb8>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4013      	ands	r3, r2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d01e      	beq.n	8005de2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d11a      	bne.n	8005de2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	4b0e      	ldr	r3, [pc, #56]	; (8005dec <vPortFree+0xb8>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	43db      	mvns	r3, r3
 8005db6:	401a      	ands	r2, r3
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005dbc:	f7fe ff34 	bl	8004c28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	4b0a      	ldr	r3, [pc, #40]	; (8005df0 <vPortFree+0xbc>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4413      	add	r3, r2
 8005dca:	4a09      	ldr	r2, [pc, #36]	; (8005df0 <vPortFree+0xbc>)
 8005dcc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005dce:	6938      	ldr	r0, [r7, #16]
 8005dd0:	f000 f874 	bl	8005ebc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005dd4:	4b07      	ldr	r3, [pc, #28]	; (8005df4 <vPortFree+0xc0>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	4a06      	ldr	r2, [pc, #24]	; (8005df4 <vPortFree+0xc0>)
 8005ddc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005dde:	f7fe ff31 	bl	8004c44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005de2:	bf00      	nop
 8005de4:	3718      	adds	r7, #24
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	200010fc 	.word	0x200010fc
 8005df0:	200010ec 	.word	0x200010ec
 8005df4:	200010f8 	.word	0x200010f8

08005df8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b085      	sub	sp, #20
 8005dfc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005dfe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e02:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e04:	4b27      	ldr	r3, [pc, #156]	; (8005ea4 <prvHeapInit+0xac>)
 8005e06:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f003 0307 	and.w	r3, r3, #7
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00c      	beq.n	8005e2c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3307      	adds	r3, #7
 8005e16:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0307 	bic.w	r3, r3, #7
 8005e1e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	4a1f      	ldr	r2, [pc, #124]	; (8005ea4 <prvHeapInit+0xac>)
 8005e28:	4413      	add	r3, r2
 8005e2a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005e30:	4a1d      	ldr	r2, [pc, #116]	; (8005ea8 <prvHeapInit+0xb0>)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005e36:	4b1c      	ldr	r3, [pc, #112]	; (8005ea8 <prvHeapInit+0xb0>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	4413      	add	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005e44:	2208      	movs	r2, #8
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	1a9b      	subs	r3, r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f023 0307 	bic.w	r3, r3, #7
 8005e52:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	4a15      	ldr	r2, [pc, #84]	; (8005eac <prvHeapInit+0xb4>)
 8005e58:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005e5a:	4b14      	ldr	r3, [pc, #80]	; (8005eac <prvHeapInit+0xb4>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005e62:	4b12      	ldr	r3, [pc, #72]	; (8005eac <prvHeapInit+0xb4>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	1ad2      	subs	r2, r2, r3
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005e78:	4b0c      	ldr	r3, [pc, #48]	; (8005eac <prvHeapInit+0xb4>)
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	4a0a      	ldr	r2, [pc, #40]	; (8005eb0 <prvHeapInit+0xb8>)
 8005e86:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	4a09      	ldr	r2, [pc, #36]	; (8005eb4 <prvHeapInit+0xbc>)
 8005e8e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005e90:	4b09      	ldr	r3, [pc, #36]	; (8005eb8 <prvHeapInit+0xc0>)
 8005e92:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005e96:	601a      	str	r2, [r3, #0]
}
 8005e98:	bf00      	nop
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bc80      	pop	{r7}
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	200004e0 	.word	0x200004e0
 8005ea8:	200010e0 	.word	0x200010e0
 8005eac:	200010e8 	.word	0x200010e8
 8005eb0:	200010f0 	.word	0x200010f0
 8005eb4:	200010ec 	.word	0x200010ec
 8005eb8:	200010fc 	.word	0x200010fc

08005ebc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ec4:	4b27      	ldr	r3, [pc, #156]	; (8005f64 <prvInsertBlockIntoFreeList+0xa8>)
 8005ec6:	60fb      	str	r3, [r7, #12]
 8005ec8:	e002      	b.n	8005ed0 <prvInsertBlockIntoFreeList+0x14>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	60fb      	str	r3, [r7, #12]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d8f7      	bhi.n	8005eca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d108      	bne.n	8005efe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	685a      	ldr	r2, [r3, #4]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	441a      	add	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	68ba      	ldr	r2, [r7, #8]
 8005f08:	441a      	add	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d118      	bne.n	8005f44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	4b14      	ldr	r3, [pc, #80]	; (8005f68 <prvInsertBlockIntoFreeList+0xac>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d00d      	beq.n	8005f3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	441a      	add	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	e008      	b.n	8005f4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f3a:	4b0b      	ldr	r3, [pc, #44]	; (8005f68 <prvInsertBlockIntoFreeList+0xac>)
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	601a      	str	r2, [r3, #0]
 8005f42:	e003      	b.n	8005f4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d002      	beq.n	8005f5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f5a:	bf00      	nop
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bc80      	pop	{r7}
 8005f62:	4770      	bx	lr
 8005f64:	200010e0 	.word	0x200010e0
 8005f68:	200010e8 	.word	0x200010e8

08005f6c <__errno>:
 8005f6c:	4b01      	ldr	r3, [pc, #4]	; (8005f74 <__errno+0x8>)
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	20000018 	.word	0x20000018

08005f78 <__libc_init_array>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	2600      	movs	r6, #0
 8005f7c:	4d0c      	ldr	r5, [pc, #48]	; (8005fb0 <__libc_init_array+0x38>)
 8005f7e:	4c0d      	ldr	r4, [pc, #52]	; (8005fb4 <__libc_init_array+0x3c>)
 8005f80:	1b64      	subs	r4, r4, r5
 8005f82:	10a4      	asrs	r4, r4, #2
 8005f84:	42a6      	cmp	r6, r4
 8005f86:	d109      	bne.n	8005f9c <__libc_init_array+0x24>
 8005f88:	f000 fce0 	bl	800694c <_init>
 8005f8c:	2600      	movs	r6, #0
 8005f8e:	4d0a      	ldr	r5, [pc, #40]	; (8005fb8 <__libc_init_array+0x40>)
 8005f90:	4c0a      	ldr	r4, [pc, #40]	; (8005fbc <__libc_init_array+0x44>)
 8005f92:	1b64      	subs	r4, r4, r5
 8005f94:	10a4      	asrs	r4, r4, #2
 8005f96:	42a6      	cmp	r6, r4
 8005f98:	d105      	bne.n	8005fa6 <__libc_init_array+0x2e>
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
 8005f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa0:	4798      	blx	r3
 8005fa2:	3601      	adds	r6, #1
 8005fa4:	e7ee      	b.n	8005f84 <__libc_init_array+0xc>
 8005fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005faa:	4798      	blx	r3
 8005fac:	3601      	adds	r6, #1
 8005fae:	e7f2      	b.n	8005f96 <__libc_init_array+0x1e>
 8005fb0:	08006c70 	.word	0x08006c70
 8005fb4:	08006c70 	.word	0x08006c70
 8005fb8:	08006c70 	.word	0x08006c70
 8005fbc:	08006c74 	.word	0x08006c74

08005fc0 <__retarget_lock_acquire_recursive>:
 8005fc0:	4770      	bx	lr

08005fc2 <__retarget_lock_release_recursive>:
 8005fc2:	4770      	bx	lr

08005fc4 <memcpy>:
 8005fc4:	440a      	add	r2, r1
 8005fc6:	4291      	cmp	r1, r2
 8005fc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fcc:	d100      	bne.n	8005fd0 <memcpy+0xc>
 8005fce:	4770      	bx	lr
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fd6:	4291      	cmp	r1, r2
 8005fd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fdc:	d1f9      	bne.n	8005fd2 <memcpy+0xe>
 8005fde:	bd10      	pop	{r4, pc}

08005fe0 <memset>:
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	4402      	add	r2, r0
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d100      	bne.n	8005fea <memset+0xa>
 8005fe8:	4770      	bx	lr
 8005fea:	f803 1b01 	strb.w	r1, [r3], #1
 8005fee:	e7f9      	b.n	8005fe4 <memset+0x4>

08005ff0 <_malloc_r>:
 8005ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff2:	1ccd      	adds	r5, r1, #3
 8005ff4:	f025 0503 	bic.w	r5, r5, #3
 8005ff8:	3508      	adds	r5, #8
 8005ffa:	2d0c      	cmp	r5, #12
 8005ffc:	bf38      	it	cc
 8005ffe:	250c      	movcc	r5, #12
 8006000:	2d00      	cmp	r5, #0
 8006002:	4606      	mov	r6, r0
 8006004:	db01      	blt.n	800600a <_malloc_r+0x1a>
 8006006:	42a9      	cmp	r1, r5
 8006008:	d903      	bls.n	8006012 <_malloc_r+0x22>
 800600a:	230c      	movs	r3, #12
 800600c:	6033      	str	r3, [r6, #0]
 800600e:	2000      	movs	r0, #0
 8006010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006012:	f000 f8fb 	bl	800620c <__malloc_lock>
 8006016:	4921      	ldr	r1, [pc, #132]	; (800609c <_malloc_r+0xac>)
 8006018:	680a      	ldr	r2, [r1, #0]
 800601a:	4614      	mov	r4, r2
 800601c:	b99c      	cbnz	r4, 8006046 <_malloc_r+0x56>
 800601e:	4f20      	ldr	r7, [pc, #128]	; (80060a0 <_malloc_r+0xb0>)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	b923      	cbnz	r3, 800602e <_malloc_r+0x3e>
 8006024:	4621      	mov	r1, r4
 8006026:	4630      	mov	r0, r6
 8006028:	f000 f8a6 	bl	8006178 <_sbrk_r>
 800602c:	6038      	str	r0, [r7, #0]
 800602e:	4629      	mov	r1, r5
 8006030:	4630      	mov	r0, r6
 8006032:	f000 f8a1 	bl	8006178 <_sbrk_r>
 8006036:	1c43      	adds	r3, r0, #1
 8006038:	d123      	bne.n	8006082 <_malloc_r+0x92>
 800603a:	230c      	movs	r3, #12
 800603c:	4630      	mov	r0, r6
 800603e:	6033      	str	r3, [r6, #0]
 8006040:	f000 f8ea 	bl	8006218 <__malloc_unlock>
 8006044:	e7e3      	b.n	800600e <_malloc_r+0x1e>
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	1b5b      	subs	r3, r3, r5
 800604a:	d417      	bmi.n	800607c <_malloc_r+0x8c>
 800604c:	2b0b      	cmp	r3, #11
 800604e:	d903      	bls.n	8006058 <_malloc_r+0x68>
 8006050:	6023      	str	r3, [r4, #0]
 8006052:	441c      	add	r4, r3
 8006054:	6025      	str	r5, [r4, #0]
 8006056:	e004      	b.n	8006062 <_malloc_r+0x72>
 8006058:	6863      	ldr	r3, [r4, #4]
 800605a:	42a2      	cmp	r2, r4
 800605c:	bf0c      	ite	eq
 800605e:	600b      	streq	r3, [r1, #0]
 8006060:	6053      	strne	r3, [r2, #4]
 8006062:	4630      	mov	r0, r6
 8006064:	f000 f8d8 	bl	8006218 <__malloc_unlock>
 8006068:	f104 000b 	add.w	r0, r4, #11
 800606c:	1d23      	adds	r3, r4, #4
 800606e:	f020 0007 	bic.w	r0, r0, #7
 8006072:	1ac2      	subs	r2, r0, r3
 8006074:	d0cc      	beq.n	8006010 <_malloc_r+0x20>
 8006076:	1a1b      	subs	r3, r3, r0
 8006078:	50a3      	str	r3, [r4, r2]
 800607a:	e7c9      	b.n	8006010 <_malloc_r+0x20>
 800607c:	4622      	mov	r2, r4
 800607e:	6864      	ldr	r4, [r4, #4]
 8006080:	e7cc      	b.n	800601c <_malloc_r+0x2c>
 8006082:	1cc4      	adds	r4, r0, #3
 8006084:	f024 0403 	bic.w	r4, r4, #3
 8006088:	42a0      	cmp	r0, r4
 800608a:	d0e3      	beq.n	8006054 <_malloc_r+0x64>
 800608c:	1a21      	subs	r1, r4, r0
 800608e:	4630      	mov	r0, r6
 8006090:	f000 f872 	bl	8006178 <_sbrk_r>
 8006094:	3001      	adds	r0, #1
 8006096:	d1dd      	bne.n	8006054 <_malloc_r+0x64>
 8006098:	e7cf      	b.n	800603a <_malloc_r+0x4a>
 800609a:	bf00      	nop
 800609c:	20001100 	.word	0x20001100
 80060a0:	20001104 	.word	0x20001104

080060a4 <cleanup_glue>:
 80060a4:	b538      	push	{r3, r4, r5, lr}
 80060a6:	460c      	mov	r4, r1
 80060a8:	6809      	ldr	r1, [r1, #0]
 80060aa:	4605      	mov	r5, r0
 80060ac:	b109      	cbz	r1, 80060b2 <cleanup_glue+0xe>
 80060ae:	f7ff fff9 	bl	80060a4 <cleanup_glue>
 80060b2:	4621      	mov	r1, r4
 80060b4:	4628      	mov	r0, r5
 80060b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060ba:	f000 b8b3 	b.w	8006224 <_free_r>
	...

080060c0 <_reclaim_reent>:
 80060c0:	4b2c      	ldr	r3, [pc, #176]	; (8006174 <_reclaim_reent+0xb4>)
 80060c2:	b570      	push	{r4, r5, r6, lr}
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4604      	mov	r4, r0
 80060c8:	4283      	cmp	r3, r0
 80060ca:	d051      	beq.n	8006170 <_reclaim_reent+0xb0>
 80060cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80060ce:	b143      	cbz	r3, 80060e2 <_reclaim_reent+0x22>
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d14a      	bne.n	800616c <_reclaim_reent+0xac>
 80060d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060d8:	6819      	ldr	r1, [r3, #0]
 80060da:	b111      	cbz	r1, 80060e2 <_reclaim_reent+0x22>
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 f8a1 	bl	8006224 <_free_r>
 80060e2:	6961      	ldr	r1, [r4, #20]
 80060e4:	b111      	cbz	r1, 80060ec <_reclaim_reent+0x2c>
 80060e6:	4620      	mov	r0, r4
 80060e8:	f000 f89c 	bl	8006224 <_free_r>
 80060ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80060ee:	b111      	cbz	r1, 80060f6 <_reclaim_reent+0x36>
 80060f0:	4620      	mov	r0, r4
 80060f2:	f000 f897 	bl	8006224 <_free_r>
 80060f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80060f8:	b111      	cbz	r1, 8006100 <_reclaim_reent+0x40>
 80060fa:	4620      	mov	r0, r4
 80060fc:	f000 f892 	bl	8006224 <_free_r>
 8006100:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006102:	b111      	cbz	r1, 800610a <_reclaim_reent+0x4a>
 8006104:	4620      	mov	r0, r4
 8006106:	f000 f88d 	bl	8006224 <_free_r>
 800610a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800610c:	b111      	cbz	r1, 8006114 <_reclaim_reent+0x54>
 800610e:	4620      	mov	r0, r4
 8006110:	f000 f888 	bl	8006224 <_free_r>
 8006114:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006116:	b111      	cbz	r1, 800611e <_reclaim_reent+0x5e>
 8006118:	4620      	mov	r0, r4
 800611a:	f000 f883 	bl	8006224 <_free_r>
 800611e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006120:	b111      	cbz	r1, 8006128 <_reclaim_reent+0x68>
 8006122:	4620      	mov	r0, r4
 8006124:	f000 f87e 	bl	8006224 <_free_r>
 8006128:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800612a:	b111      	cbz	r1, 8006132 <_reclaim_reent+0x72>
 800612c:	4620      	mov	r0, r4
 800612e:	f000 f879 	bl	8006224 <_free_r>
 8006132:	69a3      	ldr	r3, [r4, #24]
 8006134:	b1e3      	cbz	r3, 8006170 <_reclaim_reent+0xb0>
 8006136:	4620      	mov	r0, r4
 8006138:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800613a:	4798      	blx	r3
 800613c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800613e:	b1b9      	cbz	r1, 8006170 <_reclaim_reent+0xb0>
 8006140:	4620      	mov	r0, r4
 8006142:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006146:	f7ff bfad 	b.w	80060a4 <cleanup_glue>
 800614a:	5949      	ldr	r1, [r1, r5]
 800614c:	b941      	cbnz	r1, 8006160 <_reclaim_reent+0xa0>
 800614e:	3504      	adds	r5, #4
 8006150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006152:	2d80      	cmp	r5, #128	; 0x80
 8006154:	68d9      	ldr	r1, [r3, #12]
 8006156:	d1f8      	bne.n	800614a <_reclaim_reent+0x8a>
 8006158:	4620      	mov	r0, r4
 800615a:	f000 f863 	bl	8006224 <_free_r>
 800615e:	e7ba      	b.n	80060d6 <_reclaim_reent+0x16>
 8006160:	680e      	ldr	r6, [r1, #0]
 8006162:	4620      	mov	r0, r4
 8006164:	f000 f85e 	bl	8006224 <_free_r>
 8006168:	4631      	mov	r1, r6
 800616a:	e7ef      	b.n	800614c <_reclaim_reent+0x8c>
 800616c:	2500      	movs	r5, #0
 800616e:	e7ef      	b.n	8006150 <_reclaim_reent+0x90>
 8006170:	bd70      	pop	{r4, r5, r6, pc}
 8006172:	bf00      	nop
 8006174:	20000018 	.word	0x20000018

08006178 <_sbrk_r>:
 8006178:	b538      	push	{r3, r4, r5, lr}
 800617a:	2300      	movs	r3, #0
 800617c:	4d05      	ldr	r5, [pc, #20]	; (8006194 <_sbrk_r+0x1c>)
 800617e:	4604      	mov	r4, r0
 8006180:	4608      	mov	r0, r1
 8006182:	602b      	str	r3, [r5, #0]
 8006184:	f7fb fb74 	bl	8001870 <_sbrk>
 8006188:	1c43      	adds	r3, r0, #1
 800618a:	d102      	bne.n	8006192 <_sbrk_r+0x1a>
 800618c:	682b      	ldr	r3, [r5, #0]
 800618e:	b103      	cbz	r3, 8006192 <_sbrk_r+0x1a>
 8006190:	6023      	str	r3, [r4, #0]
 8006192:	bd38      	pop	{r3, r4, r5, pc}
 8006194:	20001388 	.word	0x20001388

08006198 <_vsniprintf_r>:
 8006198:	b530      	push	{r4, r5, lr}
 800619a:	1e14      	subs	r4, r2, #0
 800619c:	4605      	mov	r5, r0
 800619e:	b09b      	sub	sp, #108	; 0x6c
 80061a0:	4618      	mov	r0, r3
 80061a2:	da05      	bge.n	80061b0 <_vsniprintf_r+0x18>
 80061a4:	238b      	movs	r3, #139	; 0x8b
 80061a6:	f04f 30ff 	mov.w	r0, #4294967295
 80061aa:	602b      	str	r3, [r5, #0]
 80061ac:	b01b      	add	sp, #108	; 0x6c
 80061ae:	bd30      	pop	{r4, r5, pc}
 80061b0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80061b4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80061b8:	bf0c      	ite	eq
 80061ba:	4623      	moveq	r3, r4
 80061bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80061c0:	9302      	str	r3, [sp, #8]
 80061c2:	9305      	str	r3, [sp, #20]
 80061c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80061c8:	4602      	mov	r2, r0
 80061ca:	9100      	str	r1, [sp, #0]
 80061cc:	9104      	str	r1, [sp, #16]
 80061ce:	f8ad 300e 	strh.w	r3, [sp, #14]
 80061d2:	4669      	mov	r1, sp
 80061d4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80061d6:	4628      	mov	r0, r5
 80061d8:	f000 f8cc 	bl	8006374 <_svfiprintf_r>
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	bfbc      	itt	lt
 80061e0:	238b      	movlt	r3, #139	; 0x8b
 80061e2:	602b      	strlt	r3, [r5, #0]
 80061e4:	2c00      	cmp	r4, #0
 80061e6:	d0e1      	beq.n	80061ac <_vsniprintf_r+0x14>
 80061e8:	2200      	movs	r2, #0
 80061ea:	9b00      	ldr	r3, [sp, #0]
 80061ec:	701a      	strb	r2, [r3, #0]
 80061ee:	e7dd      	b.n	80061ac <_vsniprintf_r+0x14>

080061f0 <vsniprintf>:
 80061f0:	b507      	push	{r0, r1, r2, lr}
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	4613      	mov	r3, r2
 80061f6:	460a      	mov	r2, r1
 80061f8:	4601      	mov	r1, r0
 80061fa:	4803      	ldr	r0, [pc, #12]	; (8006208 <vsniprintf+0x18>)
 80061fc:	6800      	ldr	r0, [r0, #0]
 80061fe:	f7ff ffcb 	bl	8006198 <_vsniprintf_r>
 8006202:	b003      	add	sp, #12
 8006204:	f85d fb04 	ldr.w	pc, [sp], #4
 8006208:	20000018 	.word	0x20000018

0800620c <__malloc_lock>:
 800620c:	4801      	ldr	r0, [pc, #4]	; (8006214 <__malloc_lock+0x8>)
 800620e:	f7ff bed7 	b.w	8005fc0 <__retarget_lock_acquire_recursive>
 8006212:	bf00      	nop
 8006214:	20001380 	.word	0x20001380

08006218 <__malloc_unlock>:
 8006218:	4801      	ldr	r0, [pc, #4]	; (8006220 <__malloc_unlock+0x8>)
 800621a:	f7ff bed2 	b.w	8005fc2 <__retarget_lock_release_recursive>
 800621e:	bf00      	nop
 8006220:	20001380 	.word	0x20001380

08006224 <_free_r>:
 8006224:	b538      	push	{r3, r4, r5, lr}
 8006226:	4605      	mov	r5, r0
 8006228:	2900      	cmp	r1, #0
 800622a:	d043      	beq.n	80062b4 <_free_r+0x90>
 800622c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006230:	1f0c      	subs	r4, r1, #4
 8006232:	2b00      	cmp	r3, #0
 8006234:	bfb8      	it	lt
 8006236:	18e4      	addlt	r4, r4, r3
 8006238:	f7ff ffe8 	bl	800620c <__malloc_lock>
 800623c:	4a1e      	ldr	r2, [pc, #120]	; (80062b8 <_free_r+0x94>)
 800623e:	6813      	ldr	r3, [r2, #0]
 8006240:	4610      	mov	r0, r2
 8006242:	b933      	cbnz	r3, 8006252 <_free_r+0x2e>
 8006244:	6063      	str	r3, [r4, #4]
 8006246:	6014      	str	r4, [r2, #0]
 8006248:	4628      	mov	r0, r5
 800624a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800624e:	f7ff bfe3 	b.w	8006218 <__malloc_unlock>
 8006252:	42a3      	cmp	r3, r4
 8006254:	d90a      	bls.n	800626c <_free_r+0x48>
 8006256:	6821      	ldr	r1, [r4, #0]
 8006258:	1862      	adds	r2, r4, r1
 800625a:	4293      	cmp	r3, r2
 800625c:	bf01      	itttt	eq
 800625e:	681a      	ldreq	r2, [r3, #0]
 8006260:	685b      	ldreq	r3, [r3, #4]
 8006262:	1852      	addeq	r2, r2, r1
 8006264:	6022      	streq	r2, [r4, #0]
 8006266:	6063      	str	r3, [r4, #4]
 8006268:	6004      	str	r4, [r0, #0]
 800626a:	e7ed      	b.n	8006248 <_free_r+0x24>
 800626c:	461a      	mov	r2, r3
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	b10b      	cbz	r3, 8006276 <_free_r+0x52>
 8006272:	42a3      	cmp	r3, r4
 8006274:	d9fa      	bls.n	800626c <_free_r+0x48>
 8006276:	6811      	ldr	r1, [r2, #0]
 8006278:	1850      	adds	r0, r2, r1
 800627a:	42a0      	cmp	r0, r4
 800627c:	d10b      	bne.n	8006296 <_free_r+0x72>
 800627e:	6820      	ldr	r0, [r4, #0]
 8006280:	4401      	add	r1, r0
 8006282:	1850      	adds	r0, r2, r1
 8006284:	4283      	cmp	r3, r0
 8006286:	6011      	str	r1, [r2, #0]
 8006288:	d1de      	bne.n	8006248 <_free_r+0x24>
 800628a:	6818      	ldr	r0, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	4401      	add	r1, r0
 8006290:	6011      	str	r1, [r2, #0]
 8006292:	6053      	str	r3, [r2, #4]
 8006294:	e7d8      	b.n	8006248 <_free_r+0x24>
 8006296:	d902      	bls.n	800629e <_free_r+0x7a>
 8006298:	230c      	movs	r3, #12
 800629a:	602b      	str	r3, [r5, #0]
 800629c:	e7d4      	b.n	8006248 <_free_r+0x24>
 800629e:	6820      	ldr	r0, [r4, #0]
 80062a0:	1821      	adds	r1, r4, r0
 80062a2:	428b      	cmp	r3, r1
 80062a4:	bf01      	itttt	eq
 80062a6:	6819      	ldreq	r1, [r3, #0]
 80062a8:	685b      	ldreq	r3, [r3, #4]
 80062aa:	1809      	addeq	r1, r1, r0
 80062ac:	6021      	streq	r1, [r4, #0]
 80062ae:	6063      	str	r3, [r4, #4]
 80062b0:	6054      	str	r4, [r2, #4]
 80062b2:	e7c9      	b.n	8006248 <_free_r+0x24>
 80062b4:	bd38      	pop	{r3, r4, r5, pc}
 80062b6:	bf00      	nop
 80062b8:	20001100 	.word	0x20001100

080062bc <__ssputs_r>:
 80062bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c0:	688e      	ldr	r6, [r1, #8]
 80062c2:	4682      	mov	sl, r0
 80062c4:	429e      	cmp	r6, r3
 80062c6:	460c      	mov	r4, r1
 80062c8:	4690      	mov	r8, r2
 80062ca:	461f      	mov	r7, r3
 80062cc:	d838      	bhi.n	8006340 <__ssputs_r+0x84>
 80062ce:	898a      	ldrh	r2, [r1, #12]
 80062d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80062d4:	d032      	beq.n	800633c <__ssputs_r+0x80>
 80062d6:	6825      	ldr	r5, [r4, #0]
 80062d8:	6909      	ldr	r1, [r1, #16]
 80062da:	3301      	adds	r3, #1
 80062dc:	eba5 0901 	sub.w	r9, r5, r1
 80062e0:	6965      	ldr	r5, [r4, #20]
 80062e2:	444b      	add	r3, r9
 80062e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80062ec:	106d      	asrs	r5, r5, #1
 80062ee:	429d      	cmp	r5, r3
 80062f0:	bf38      	it	cc
 80062f2:	461d      	movcc	r5, r3
 80062f4:	0553      	lsls	r3, r2, #21
 80062f6:	d531      	bpl.n	800635c <__ssputs_r+0xa0>
 80062f8:	4629      	mov	r1, r5
 80062fa:	f7ff fe79 	bl	8005ff0 <_malloc_r>
 80062fe:	4606      	mov	r6, r0
 8006300:	b950      	cbnz	r0, 8006318 <__ssputs_r+0x5c>
 8006302:	230c      	movs	r3, #12
 8006304:	f04f 30ff 	mov.w	r0, #4294967295
 8006308:	f8ca 3000 	str.w	r3, [sl]
 800630c:	89a3      	ldrh	r3, [r4, #12]
 800630e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006312:	81a3      	strh	r3, [r4, #12]
 8006314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006318:	464a      	mov	r2, r9
 800631a:	6921      	ldr	r1, [r4, #16]
 800631c:	f7ff fe52 	bl	8005fc4 <memcpy>
 8006320:	89a3      	ldrh	r3, [r4, #12]
 8006322:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006326:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800632a:	81a3      	strh	r3, [r4, #12]
 800632c:	6126      	str	r6, [r4, #16]
 800632e:	444e      	add	r6, r9
 8006330:	6026      	str	r6, [r4, #0]
 8006332:	463e      	mov	r6, r7
 8006334:	6165      	str	r5, [r4, #20]
 8006336:	eba5 0509 	sub.w	r5, r5, r9
 800633a:	60a5      	str	r5, [r4, #8]
 800633c:	42be      	cmp	r6, r7
 800633e:	d900      	bls.n	8006342 <__ssputs_r+0x86>
 8006340:	463e      	mov	r6, r7
 8006342:	4632      	mov	r2, r6
 8006344:	4641      	mov	r1, r8
 8006346:	6820      	ldr	r0, [r4, #0]
 8006348:	f000 fab8 	bl	80068bc <memmove>
 800634c:	68a3      	ldr	r3, [r4, #8]
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	1b9b      	subs	r3, r3, r6
 8006352:	4432      	add	r2, r6
 8006354:	2000      	movs	r0, #0
 8006356:	60a3      	str	r3, [r4, #8]
 8006358:	6022      	str	r2, [r4, #0]
 800635a:	e7db      	b.n	8006314 <__ssputs_r+0x58>
 800635c:	462a      	mov	r2, r5
 800635e:	f000 fac7 	bl	80068f0 <_realloc_r>
 8006362:	4606      	mov	r6, r0
 8006364:	2800      	cmp	r0, #0
 8006366:	d1e1      	bne.n	800632c <__ssputs_r+0x70>
 8006368:	4650      	mov	r0, sl
 800636a:	6921      	ldr	r1, [r4, #16]
 800636c:	f7ff ff5a 	bl	8006224 <_free_r>
 8006370:	e7c7      	b.n	8006302 <__ssputs_r+0x46>
	...

08006374 <_svfiprintf_r>:
 8006374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006378:	4698      	mov	r8, r3
 800637a:	898b      	ldrh	r3, [r1, #12]
 800637c:	4607      	mov	r7, r0
 800637e:	061b      	lsls	r3, r3, #24
 8006380:	460d      	mov	r5, r1
 8006382:	4614      	mov	r4, r2
 8006384:	b09d      	sub	sp, #116	; 0x74
 8006386:	d50e      	bpl.n	80063a6 <_svfiprintf_r+0x32>
 8006388:	690b      	ldr	r3, [r1, #16]
 800638a:	b963      	cbnz	r3, 80063a6 <_svfiprintf_r+0x32>
 800638c:	2140      	movs	r1, #64	; 0x40
 800638e:	f7ff fe2f 	bl	8005ff0 <_malloc_r>
 8006392:	6028      	str	r0, [r5, #0]
 8006394:	6128      	str	r0, [r5, #16]
 8006396:	b920      	cbnz	r0, 80063a2 <_svfiprintf_r+0x2e>
 8006398:	230c      	movs	r3, #12
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	f04f 30ff 	mov.w	r0, #4294967295
 80063a0:	e0d1      	b.n	8006546 <_svfiprintf_r+0x1d2>
 80063a2:	2340      	movs	r3, #64	; 0x40
 80063a4:	616b      	str	r3, [r5, #20]
 80063a6:	2300      	movs	r3, #0
 80063a8:	9309      	str	r3, [sp, #36]	; 0x24
 80063aa:	2320      	movs	r3, #32
 80063ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063b0:	2330      	movs	r3, #48	; 0x30
 80063b2:	f04f 0901 	mov.w	r9, #1
 80063b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80063ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006560 <_svfiprintf_r+0x1ec>
 80063be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063c2:	4623      	mov	r3, r4
 80063c4:	469a      	mov	sl, r3
 80063c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063ca:	b10a      	cbz	r2, 80063d0 <_svfiprintf_r+0x5c>
 80063cc:	2a25      	cmp	r2, #37	; 0x25
 80063ce:	d1f9      	bne.n	80063c4 <_svfiprintf_r+0x50>
 80063d0:	ebba 0b04 	subs.w	fp, sl, r4
 80063d4:	d00b      	beq.n	80063ee <_svfiprintf_r+0x7a>
 80063d6:	465b      	mov	r3, fp
 80063d8:	4622      	mov	r2, r4
 80063da:	4629      	mov	r1, r5
 80063dc:	4638      	mov	r0, r7
 80063de:	f7ff ff6d 	bl	80062bc <__ssputs_r>
 80063e2:	3001      	adds	r0, #1
 80063e4:	f000 80aa 	beq.w	800653c <_svfiprintf_r+0x1c8>
 80063e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063ea:	445a      	add	r2, fp
 80063ec:	9209      	str	r2, [sp, #36]	; 0x24
 80063ee:	f89a 3000 	ldrb.w	r3, [sl]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f000 80a2 	beq.w	800653c <_svfiprintf_r+0x1c8>
 80063f8:	2300      	movs	r3, #0
 80063fa:	f04f 32ff 	mov.w	r2, #4294967295
 80063fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006402:	f10a 0a01 	add.w	sl, sl, #1
 8006406:	9304      	str	r3, [sp, #16]
 8006408:	9307      	str	r3, [sp, #28]
 800640a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800640e:	931a      	str	r3, [sp, #104]	; 0x68
 8006410:	4654      	mov	r4, sl
 8006412:	2205      	movs	r2, #5
 8006414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006418:	4851      	ldr	r0, [pc, #324]	; (8006560 <_svfiprintf_r+0x1ec>)
 800641a:	f000 fa41 	bl	80068a0 <memchr>
 800641e:	9a04      	ldr	r2, [sp, #16]
 8006420:	b9d8      	cbnz	r0, 800645a <_svfiprintf_r+0xe6>
 8006422:	06d0      	lsls	r0, r2, #27
 8006424:	bf44      	itt	mi
 8006426:	2320      	movmi	r3, #32
 8006428:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800642c:	0711      	lsls	r1, r2, #28
 800642e:	bf44      	itt	mi
 8006430:	232b      	movmi	r3, #43	; 0x2b
 8006432:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006436:	f89a 3000 	ldrb.w	r3, [sl]
 800643a:	2b2a      	cmp	r3, #42	; 0x2a
 800643c:	d015      	beq.n	800646a <_svfiprintf_r+0xf6>
 800643e:	4654      	mov	r4, sl
 8006440:	2000      	movs	r0, #0
 8006442:	f04f 0c0a 	mov.w	ip, #10
 8006446:	9a07      	ldr	r2, [sp, #28]
 8006448:	4621      	mov	r1, r4
 800644a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800644e:	3b30      	subs	r3, #48	; 0x30
 8006450:	2b09      	cmp	r3, #9
 8006452:	d94e      	bls.n	80064f2 <_svfiprintf_r+0x17e>
 8006454:	b1b0      	cbz	r0, 8006484 <_svfiprintf_r+0x110>
 8006456:	9207      	str	r2, [sp, #28]
 8006458:	e014      	b.n	8006484 <_svfiprintf_r+0x110>
 800645a:	eba0 0308 	sub.w	r3, r0, r8
 800645e:	fa09 f303 	lsl.w	r3, r9, r3
 8006462:	4313      	orrs	r3, r2
 8006464:	46a2      	mov	sl, r4
 8006466:	9304      	str	r3, [sp, #16]
 8006468:	e7d2      	b.n	8006410 <_svfiprintf_r+0x9c>
 800646a:	9b03      	ldr	r3, [sp, #12]
 800646c:	1d19      	adds	r1, r3, #4
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	9103      	str	r1, [sp, #12]
 8006472:	2b00      	cmp	r3, #0
 8006474:	bfbb      	ittet	lt
 8006476:	425b      	neglt	r3, r3
 8006478:	f042 0202 	orrlt.w	r2, r2, #2
 800647c:	9307      	strge	r3, [sp, #28]
 800647e:	9307      	strlt	r3, [sp, #28]
 8006480:	bfb8      	it	lt
 8006482:	9204      	strlt	r2, [sp, #16]
 8006484:	7823      	ldrb	r3, [r4, #0]
 8006486:	2b2e      	cmp	r3, #46	; 0x2e
 8006488:	d10c      	bne.n	80064a4 <_svfiprintf_r+0x130>
 800648a:	7863      	ldrb	r3, [r4, #1]
 800648c:	2b2a      	cmp	r3, #42	; 0x2a
 800648e:	d135      	bne.n	80064fc <_svfiprintf_r+0x188>
 8006490:	9b03      	ldr	r3, [sp, #12]
 8006492:	3402      	adds	r4, #2
 8006494:	1d1a      	adds	r2, r3, #4
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	9203      	str	r2, [sp, #12]
 800649a:	2b00      	cmp	r3, #0
 800649c:	bfb8      	it	lt
 800649e:	f04f 33ff 	movlt.w	r3, #4294967295
 80064a2:	9305      	str	r3, [sp, #20]
 80064a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006570 <_svfiprintf_r+0x1fc>
 80064a8:	2203      	movs	r2, #3
 80064aa:	4650      	mov	r0, sl
 80064ac:	7821      	ldrb	r1, [r4, #0]
 80064ae:	f000 f9f7 	bl	80068a0 <memchr>
 80064b2:	b140      	cbz	r0, 80064c6 <_svfiprintf_r+0x152>
 80064b4:	2340      	movs	r3, #64	; 0x40
 80064b6:	eba0 000a 	sub.w	r0, r0, sl
 80064ba:	fa03 f000 	lsl.w	r0, r3, r0
 80064be:	9b04      	ldr	r3, [sp, #16]
 80064c0:	3401      	adds	r4, #1
 80064c2:	4303      	orrs	r3, r0
 80064c4:	9304      	str	r3, [sp, #16]
 80064c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064ca:	2206      	movs	r2, #6
 80064cc:	4825      	ldr	r0, [pc, #148]	; (8006564 <_svfiprintf_r+0x1f0>)
 80064ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80064d2:	f000 f9e5 	bl	80068a0 <memchr>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	d038      	beq.n	800654c <_svfiprintf_r+0x1d8>
 80064da:	4b23      	ldr	r3, [pc, #140]	; (8006568 <_svfiprintf_r+0x1f4>)
 80064dc:	bb1b      	cbnz	r3, 8006526 <_svfiprintf_r+0x1b2>
 80064de:	9b03      	ldr	r3, [sp, #12]
 80064e0:	3307      	adds	r3, #7
 80064e2:	f023 0307 	bic.w	r3, r3, #7
 80064e6:	3308      	adds	r3, #8
 80064e8:	9303      	str	r3, [sp, #12]
 80064ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ec:	4433      	add	r3, r6
 80064ee:	9309      	str	r3, [sp, #36]	; 0x24
 80064f0:	e767      	b.n	80063c2 <_svfiprintf_r+0x4e>
 80064f2:	460c      	mov	r4, r1
 80064f4:	2001      	movs	r0, #1
 80064f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80064fa:	e7a5      	b.n	8006448 <_svfiprintf_r+0xd4>
 80064fc:	2300      	movs	r3, #0
 80064fe:	f04f 0c0a 	mov.w	ip, #10
 8006502:	4619      	mov	r1, r3
 8006504:	3401      	adds	r4, #1
 8006506:	9305      	str	r3, [sp, #20]
 8006508:	4620      	mov	r0, r4
 800650a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800650e:	3a30      	subs	r2, #48	; 0x30
 8006510:	2a09      	cmp	r2, #9
 8006512:	d903      	bls.n	800651c <_svfiprintf_r+0x1a8>
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0c5      	beq.n	80064a4 <_svfiprintf_r+0x130>
 8006518:	9105      	str	r1, [sp, #20]
 800651a:	e7c3      	b.n	80064a4 <_svfiprintf_r+0x130>
 800651c:	4604      	mov	r4, r0
 800651e:	2301      	movs	r3, #1
 8006520:	fb0c 2101 	mla	r1, ip, r1, r2
 8006524:	e7f0      	b.n	8006508 <_svfiprintf_r+0x194>
 8006526:	ab03      	add	r3, sp, #12
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	462a      	mov	r2, r5
 800652c:	4638      	mov	r0, r7
 800652e:	4b0f      	ldr	r3, [pc, #60]	; (800656c <_svfiprintf_r+0x1f8>)
 8006530:	a904      	add	r1, sp, #16
 8006532:	f3af 8000 	nop.w
 8006536:	1c42      	adds	r2, r0, #1
 8006538:	4606      	mov	r6, r0
 800653a:	d1d6      	bne.n	80064ea <_svfiprintf_r+0x176>
 800653c:	89ab      	ldrh	r3, [r5, #12]
 800653e:	065b      	lsls	r3, r3, #25
 8006540:	f53f af2c 	bmi.w	800639c <_svfiprintf_r+0x28>
 8006544:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006546:	b01d      	add	sp, #116	; 0x74
 8006548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800654c:	ab03      	add	r3, sp, #12
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	462a      	mov	r2, r5
 8006552:	4638      	mov	r0, r7
 8006554:	4b05      	ldr	r3, [pc, #20]	; (800656c <_svfiprintf_r+0x1f8>)
 8006556:	a904      	add	r1, sp, #16
 8006558:	f000 f87c 	bl	8006654 <_printf_i>
 800655c:	e7eb      	b.n	8006536 <_svfiprintf_r+0x1c2>
 800655e:	bf00      	nop
 8006560:	08006c34 	.word	0x08006c34
 8006564:	08006c3e 	.word	0x08006c3e
 8006568:	00000000 	.word	0x00000000
 800656c:	080062bd 	.word	0x080062bd
 8006570:	08006c3a 	.word	0x08006c3a

08006574 <_printf_common>:
 8006574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006578:	4616      	mov	r6, r2
 800657a:	4699      	mov	r9, r3
 800657c:	688a      	ldr	r2, [r1, #8]
 800657e:	690b      	ldr	r3, [r1, #16]
 8006580:	4607      	mov	r7, r0
 8006582:	4293      	cmp	r3, r2
 8006584:	bfb8      	it	lt
 8006586:	4613      	movlt	r3, r2
 8006588:	6033      	str	r3, [r6, #0]
 800658a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800658e:	460c      	mov	r4, r1
 8006590:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006594:	b10a      	cbz	r2, 800659a <_printf_common+0x26>
 8006596:	3301      	adds	r3, #1
 8006598:	6033      	str	r3, [r6, #0]
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	0699      	lsls	r1, r3, #26
 800659e:	bf42      	ittt	mi
 80065a0:	6833      	ldrmi	r3, [r6, #0]
 80065a2:	3302      	addmi	r3, #2
 80065a4:	6033      	strmi	r3, [r6, #0]
 80065a6:	6825      	ldr	r5, [r4, #0]
 80065a8:	f015 0506 	ands.w	r5, r5, #6
 80065ac:	d106      	bne.n	80065bc <_printf_common+0x48>
 80065ae:	f104 0a19 	add.w	sl, r4, #25
 80065b2:	68e3      	ldr	r3, [r4, #12]
 80065b4:	6832      	ldr	r2, [r6, #0]
 80065b6:	1a9b      	subs	r3, r3, r2
 80065b8:	42ab      	cmp	r3, r5
 80065ba:	dc28      	bgt.n	800660e <_printf_common+0x9a>
 80065bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065c0:	1e13      	subs	r3, r2, #0
 80065c2:	6822      	ldr	r2, [r4, #0]
 80065c4:	bf18      	it	ne
 80065c6:	2301      	movne	r3, #1
 80065c8:	0692      	lsls	r2, r2, #26
 80065ca:	d42d      	bmi.n	8006628 <_printf_common+0xb4>
 80065cc:	4649      	mov	r1, r9
 80065ce:	4638      	mov	r0, r7
 80065d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065d4:	47c0      	blx	r8
 80065d6:	3001      	adds	r0, #1
 80065d8:	d020      	beq.n	800661c <_printf_common+0xa8>
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	68e5      	ldr	r5, [r4, #12]
 80065de:	f003 0306 	and.w	r3, r3, #6
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	bf18      	it	ne
 80065e6:	2500      	movne	r5, #0
 80065e8:	6832      	ldr	r2, [r6, #0]
 80065ea:	f04f 0600 	mov.w	r6, #0
 80065ee:	68a3      	ldr	r3, [r4, #8]
 80065f0:	bf08      	it	eq
 80065f2:	1aad      	subeq	r5, r5, r2
 80065f4:	6922      	ldr	r2, [r4, #16]
 80065f6:	bf08      	it	eq
 80065f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065fc:	4293      	cmp	r3, r2
 80065fe:	bfc4      	itt	gt
 8006600:	1a9b      	subgt	r3, r3, r2
 8006602:	18ed      	addgt	r5, r5, r3
 8006604:	341a      	adds	r4, #26
 8006606:	42b5      	cmp	r5, r6
 8006608:	d11a      	bne.n	8006640 <_printf_common+0xcc>
 800660a:	2000      	movs	r0, #0
 800660c:	e008      	b.n	8006620 <_printf_common+0xac>
 800660e:	2301      	movs	r3, #1
 8006610:	4652      	mov	r2, sl
 8006612:	4649      	mov	r1, r9
 8006614:	4638      	mov	r0, r7
 8006616:	47c0      	blx	r8
 8006618:	3001      	adds	r0, #1
 800661a:	d103      	bne.n	8006624 <_printf_common+0xb0>
 800661c:	f04f 30ff 	mov.w	r0, #4294967295
 8006620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006624:	3501      	adds	r5, #1
 8006626:	e7c4      	b.n	80065b2 <_printf_common+0x3e>
 8006628:	2030      	movs	r0, #48	; 0x30
 800662a:	18e1      	adds	r1, r4, r3
 800662c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006630:	1c5a      	adds	r2, r3, #1
 8006632:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006636:	4422      	add	r2, r4
 8006638:	3302      	adds	r3, #2
 800663a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800663e:	e7c5      	b.n	80065cc <_printf_common+0x58>
 8006640:	2301      	movs	r3, #1
 8006642:	4622      	mov	r2, r4
 8006644:	4649      	mov	r1, r9
 8006646:	4638      	mov	r0, r7
 8006648:	47c0      	blx	r8
 800664a:	3001      	adds	r0, #1
 800664c:	d0e6      	beq.n	800661c <_printf_common+0xa8>
 800664e:	3601      	adds	r6, #1
 8006650:	e7d9      	b.n	8006606 <_printf_common+0x92>
	...

08006654 <_printf_i>:
 8006654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006658:	460c      	mov	r4, r1
 800665a:	7e27      	ldrb	r7, [r4, #24]
 800665c:	4691      	mov	r9, r2
 800665e:	2f78      	cmp	r7, #120	; 0x78
 8006660:	4680      	mov	r8, r0
 8006662:	469a      	mov	sl, r3
 8006664:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006666:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800666a:	d807      	bhi.n	800667c <_printf_i+0x28>
 800666c:	2f62      	cmp	r7, #98	; 0x62
 800666e:	d80a      	bhi.n	8006686 <_printf_i+0x32>
 8006670:	2f00      	cmp	r7, #0
 8006672:	f000 80d9 	beq.w	8006828 <_printf_i+0x1d4>
 8006676:	2f58      	cmp	r7, #88	; 0x58
 8006678:	f000 80a4 	beq.w	80067c4 <_printf_i+0x170>
 800667c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006680:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006684:	e03a      	b.n	80066fc <_printf_i+0xa8>
 8006686:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800668a:	2b15      	cmp	r3, #21
 800668c:	d8f6      	bhi.n	800667c <_printf_i+0x28>
 800668e:	a001      	add	r0, pc, #4	; (adr r0, 8006694 <_printf_i+0x40>)
 8006690:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006694:	080066ed 	.word	0x080066ed
 8006698:	08006701 	.word	0x08006701
 800669c:	0800667d 	.word	0x0800667d
 80066a0:	0800667d 	.word	0x0800667d
 80066a4:	0800667d 	.word	0x0800667d
 80066a8:	0800667d 	.word	0x0800667d
 80066ac:	08006701 	.word	0x08006701
 80066b0:	0800667d 	.word	0x0800667d
 80066b4:	0800667d 	.word	0x0800667d
 80066b8:	0800667d 	.word	0x0800667d
 80066bc:	0800667d 	.word	0x0800667d
 80066c0:	0800680f 	.word	0x0800680f
 80066c4:	08006731 	.word	0x08006731
 80066c8:	080067f1 	.word	0x080067f1
 80066cc:	0800667d 	.word	0x0800667d
 80066d0:	0800667d 	.word	0x0800667d
 80066d4:	08006831 	.word	0x08006831
 80066d8:	0800667d 	.word	0x0800667d
 80066dc:	08006731 	.word	0x08006731
 80066e0:	0800667d 	.word	0x0800667d
 80066e4:	0800667d 	.word	0x0800667d
 80066e8:	080067f9 	.word	0x080067f9
 80066ec:	680b      	ldr	r3, [r1, #0]
 80066ee:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80066f2:	1d1a      	adds	r2, r3, #4
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	600a      	str	r2, [r1, #0]
 80066f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066fc:	2301      	movs	r3, #1
 80066fe:	e0a4      	b.n	800684a <_printf_i+0x1f6>
 8006700:	6825      	ldr	r5, [r4, #0]
 8006702:	6808      	ldr	r0, [r1, #0]
 8006704:	062e      	lsls	r6, r5, #24
 8006706:	f100 0304 	add.w	r3, r0, #4
 800670a:	d50a      	bpl.n	8006722 <_printf_i+0xce>
 800670c:	6805      	ldr	r5, [r0, #0]
 800670e:	600b      	str	r3, [r1, #0]
 8006710:	2d00      	cmp	r5, #0
 8006712:	da03      	bge.n	800671c <_printf_i+0xc8>
 8006714:	232d      	movs	r3, #45	; 0x2d
 8006716:	426d      	negs	r5, r5
 8006718:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800671c:	230a      	movs	r3, #10
 800671e:	485e      	ldr	r0, [pc, #376]	; (8006898 <_printf_i+0x244>)
 8006720:	e019      	b.n	8006756 <_printf_i+0x102>
 8006722:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006726:	6805      	ldr	r5, [r0, #0]
 8006728:	600b      	str	r3, [r1, #0]
 800672a:	bf18      	it	ne
 800672c:	b22d      	sxthne	r5, r5
 800672e:	e7ef      	b.n	8006710 <_printf_i+0xbc>
 8006730:	680b      	ldr	r3, [r1, #0]
 8006732:	6825      	ldr	r5, [r4, #0]
 8006734:	1d18      	adds	r0, r3, #4
 8006736:	6008      	str	r0, [r1, #0]
 8006738:	0628      	lsls	r0, r5, #24
 800673a:	d501      	bpl.n	8006740 <_printf_i+0xec>
 800673c:	681d      	ldr	r5, [r3, #0]
 800673e:	e002      	b.n	8006746 <_printf_i+0xf2>
 8006740:	0669      	lsls	r1, r5, #25
 8006742:	d5fb      	bpl.n	800673c <_printf_i+0xe8>
 8006744:	881d      	ldrh	r5, [r3, #0]
 8006746:	2f6f      	cmp	r7, #111	; 0x6f
 8006748:	bf0c      	ite	eq
 800674a:	2308      	moveq	r3, #8
 800674c:	230a      	movne	r3, #10
 800674e:	4852      	ldr	r0, [pc, #328]	; (8006898 <_printf_i+0x244>)
 8006750:	2100      	movs	r1, #0
 8006752:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006756:	6866      	ldr	r6, [r4, #4]
 8006758:	2e00      	cmp	r6, #0
 800675a:	bfa8      	it	ge
 800675c:	6821      	ldrge	r1, [r4, #0]
 800675e:	60a6      	str	r6, [r4, #8]
 8006760:	bfa4      	itt	ge
 8006762:	f021 0104 	bicge.w	r1, r1, #4
 8006766:	6021      	strge	r1, [r4, #0]
 8006768:	b90d      	cbnz	r5, 800676e <_printf_i+0x11a>
 800676a:	2e00      	cmp	r6, #0
 800676c:	d04d      	beq.n	800680a <_printf_i+0x1b6>
 800676e:	4616      	mov	r6, r2
 8006770:	fbb5 f1f3 	udiv	r1, r5, r3
 8006774:	fb03 5711 	mls	r7, r3, r1, r5
 8006778:	5dc7      	ldrb	r7, [r0, r7]
 800677a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800677e:	462f      	mov	r7, r5
 8006780:	42bb      	cmp	r3, r7
 8006782:	460d      	mov	r5, r1
 8006784:	d9f4      	bls.n	8006770 <_printf_i+0x11c>
 8006786:	2b08      	cmp	r3, #8
 8006788:	d10b      	bne.n	80067a2 <_printf_i+0x14e>
 800678a:	6823      	ldr	r3, [r4, #0]
 800678c:	07df      	lsls	r7, r3, #31
 800678e:	d508      	bpl.n	80067a2 <_printf_i+0x14e>
 8006790:	6923      	ldr	r3, [r4, #16]
 8006792:	6861      	ldr	r1, [r4, #4]
 8006794:	4299      	cmp	r1, r3
 8006796:	bfde      	ittt	le
 8006798:	2330      	movle	r3, #48	; 0x30
 800679a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800679e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067a2:	1b92      	subs	r2, r2, r6
 80067a4:	6122      	str	r2, [r4, #16]
 80067a6:	464b      	mov	r3, r9
 80067a8:	4621      	mov	r1, r4
 80067aa:	4640      	mov	r0, r8
 80067ac:	f8cd a000 	str.w	sl, [sp]
 80067b0:	aa03      	add	r2, sp, #12
 80067b2:	f7ff fedf 	bl	8006574 <_printf_common>
 80067b6:	3001      	adds	r0, #1
 80067b8:	d14c      	bne.n	8006854 <_printf_i+0x200>
 80067ba:	f04f 30ff 	mov.w	r0, #4294967295
 80067be:	b004      	add	sp, #16
 80067c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c4:	4834      	ldr	r0, [pc, #208]	; (8006898 <_printf_i+0x244>)
 80067c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067ca:	680e      	ldr	r6, [r1, #0]
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	f856 5b04 	ldr.w	r5, [r6], #4
 80067d2:	061f      	lsls	r7, r3, #24
 80067d4:	600e      	str	r6, [r1, #0]
 80067d6:	d514      	bpl.n	8006802 <_printf_i+0x1ae>
 80067d8:	07d9      	lsls	r1, r3, #31
 80067da:	bf44      	itt	mi
 80067dc:	f043 0320 	orrmi.w	r3, r3, #32
 80067e0:	6023      	strmi	r3, [r4, #0]
 80067e2:	b91d      	cbnz	r5, 80067ec <_printf_i+0x198>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	f023 0320 	bic.w	r3, r3, #32
 80067ea:	6023      	str	r3, [r4, #0]
 80067ec:	2310      	movs	r3, #16
 80067ee:	e7af      	b.n	8006750 <_printf_i+0xfc>
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	f043 0320 	orr.w	r3, r3, #32
 80067f6:	6023      	str	r3, [r4, #0]
 80067f8:	2378      	movs	r3, #120	; 0x78
 80067fa:	4828      	ldr	r0, [pc, #160]	; (800689c <_printf_i+0x248>)
 80067fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006800:	e7e3      	b.n	80067ca <_printf_i+0x176>
 8006802:	065e      	lsls	r6, r3, #25
 8006804:	bf48      	it	mi
 8006806:	b2ad      	uxthmi	r5, r5
 8006808:	e7e6      	b.n	80067d8 <_printf_i+0x184>
 800680a:	4616      	mov	r6, r2
 800680c:	e7bb      	b.n	8006786 <_printf_i+0x132>
 800680e:	680b      	ldr	r3, [r1, #0]
 8006810:	6826      	ldr	r6, [r4, #0]
 8006812:	1d1d      	adds	r5, r3, #4
 8006814:	6960      	ldr	r0, [r4, #20]
 8006816:	600d      	str	r5, [r1, #0]
 8006818:	0635      	lsls	r5, r6, #24
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	d501      	bpl.n	8006822 <_printf_i+0x1ce>
 800681e:	6018      	str	r0, [r3, #0]
 8006820:	e002      	b.n	8006828 <_printf_i+0x1d4>
 8006822:	0671      	lsls	r1, r6, #25
 8006824:	d5fb      	bpl.n	800681e <_printf_i+0x1ca>
 8006826:	8018      	strh	r0, [r3, #0]
 8006828:	2300      	movs	r3, #0
 800682a:	4616      	mov	r6, r2
 800682c:	6123      	str	r3, [r4, #16]
 800682e:	e7ba      	b.n	80067a6 <_printf_i+0x152>
 8006830:	680b      	ldr	r3, [r1, #0]
 8006832:	1d1a      	adds	r2, r3, #4
 8006834:	600a      	str	r2, [r1, #0]
 8006836:	681e      	ldr	r6, [r3, #0]
 8006838:	2100      	movs	r1, #0
 800683a:	4630      	mov	r0, r6
 800683c:	6862      	ldr	r2, [r4, #4]
 800683e:	f000 f82f 	bl	80068a0 <memchr>
 8006842:	b108      	cbz	r0, 8006848 <_printf_i+0x1f4>
 8006844:	1b80      	subs	r0, r0, r6
 8006846:	6060      	str	r0, [r4, #4]
 8006848:	6863      	ldr	r3, [r4, #4]
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	2300      	movs	r3, #0
 800684e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006852:	e7a8      	b.n	80067a6 <_printf_i+0x152>
 8006854:	4632      	mov	r2, r6
 8006856:	4649      	mov	r1, r9
 8006858:	4640      	mov	r0, r8
 800685a:	6923      	ldr	r3, [r4, #16]
 800685c:	47d0      	blx	sl
 800685e:	3001      	adds	r0, #1
 8006860:	d0ab      	beq.n	80067ba <_printf_i+0x166>
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	079b      	lsls	r3, r3, #30
 8006866:	d413      	bmi.n	8006890 <_printf_i+0x23c>
 8006868:	68e0      	ldr	r0, [r4, #12]
 800686a:	9b03      	ldr	r3, [sp, #12]
 800686c:	4298      	cmp	r0, r3
 800686e:	bfb8      	it	lt
 8006870:	4618      	movlt	r0, r3
 8006872:	e7a4      	b.n	80067be <_printf_i+0x16a>
 8006874:	2301      	movs	r3, #1
 8006876:	4632      	mov	r2, r6
 8006878:	4649      	mov	r1, r9
 800687a:	4640      	mov	r0, r8
 800687c:	47d0      	blx	sl
 800687e:	3001      	adds	r0, #1
 8006880:	d09b      	beq.n	80067ba <_printf_i+0x166>
 8006882:	3501      	adds	r5, #1
 8006884:	68e3      	ldr	r3, [r4, #12]
 8006886:	9903      	ldr	r1, [sp, #12]
 8006888:	1a5b      	subs	r3, r3, r1
 800688a:	42ab      	cmp	r3, r5
 800688c:	dcf2      	bgt.n	8006874 <_printf_i+0x220>
 800688e:	e7eb      	b.n	8006868 <_printf_i+0x214>
 8006890:	2500      	movs	r5, #0
 8006892:	f104 0619 	add.w	r6, r4, #25
 8006896:	e7f5      	b.n	8006884 <_printf_i+0x230>
 8006898:	08006c45 	.word	0x08006c45
 800689c:	08006c56 	.word	0x08006c56

080068a0 <memchr>:
 80068a0:	4603      	mov	r3, r0
 80068a2:	b510      	push	{r4, lr}
 80068a4:	b2c9      	uxtb	r1, r1
 80068a6:	4402      	add	r2, r0
 80068a8:	4293      	cmp	r3, r2
 80068aa:	4618      	mov	r0, r3
 80068ac:	d101      	bne.n	80068b2 <memchr+0x12>
 80068ae:	2000      	movs	r0, #0
 80068b0:	e003      	b.n	80068ba <memchr+0x1a>
 80068b2:	7804      	ldrb	r4, [r0, #0]
 80068b4:	3301      	adds	r3, #1
 80068b6:	428c      	cmp	r4, r1
 80068b8:	d1f6      	bne.n	80068a8 <memchr+0x8>
 80068ba:	bd10      	pop	{r4, pc}

080068bc <memmove>:
 80068bc:	4288      	cmp	r0, r1
 80068be:	b510      	push	{r4, lr}
 80068c0:	eb01 0402 	add.w	r4, r1, r2
 80068c4:	d902      	bls.n	80068cc <memmove+0x10>
 80068c6:	4284      	cmp	r4, r0
 80068c8:	4623      	mov	r3, r4
 80068ca:	d807      	bhi.n	80068dc <memmove+0x20>
 80068cc:	1e43      	subs	r3, r0, #1
 80068ce:	42a1      	cmp	r1, r4
 80068d0:	d008      	beq.n	80068e4 <memmove+0x28>
 80068d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068da:	e7f8      	b.n	80068ce <memmove+0x12>
 80068dc:	4601      	mov	r1, r0
 80068de:	4402      	add	r2, r0
 80068e0:	428a      	cmp	r2, r1
 80068e2:	d100      	bne.n	80068e6 <memmove+0x2a>
 80068e4:	bd10      	pop	{r4, pc}
 80068e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068ee:	e7f7      	b.n	80068e0 <memmove+0x24>

080068f0 <_realloc_r>:
 80068f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f2:	4607      	mov	r7, r0
 80068f4:	4614      	mov	r4, r2
 80068f6:	460e      	mov	r6, r1
 80068f8:	b921      	cbnz	r1, 8006904 <_realloc_r+0x14>
 80068fa:	4611      	mov	r1, r2
 80068fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006900:	f7ff bb76 	b.w	8005ff0 <_malloc_r>
 8006904:	b922      	cbnz	r2, 8006910 <_realloc_r+0x20>
 8006906:	f7ff fc8d 	bl	8006224 <_free_r>
 800690a:	4625      	mov	r5, r4
 800690c:	4628      	mov	r0, r5
 800690e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006910:	f000 f814 	bl	800693c <_malloc_usable_size_r>
 8006914:	42a0      	cmp	r0, r4
 8006916:	d20f      	bcs.n	8006938 <_realloc_r+0x48>
 8006918:	4621      	mov	r1, r4
 800691a:	4638      	mov	r0, r7
 800691c:	f7ff fb68 	bl	8005ff0 <_malloc_r>
 8006920:	4605      	mov	r5, r0
 8006922:	2800      	cmp	r0, #0
 8006924:	d0f2      	beq.n	800690c <_realloc_r+0x1c>
 8006926:	4631      	mov	r1, r6
 8006928:	4622      	mov	r2, r4
 800692a:	f7ff fb4b 	bl	8005fc4 <memcpy>
 800692e:	4631      	mov	r1, r6
 8006930:	4638      	mov	r0, r7
 8006932:	f7ff fc77 	bl	8006224 <_free_r>
 8006936:	e7e9      	b.n	800690c <_realloc_r+0x1c>
 8006938:	4635      	mov	r5, r6
 800693a:	e7e7      	b.n	800690c <_realloc_r+0x1c>

0800693c <_malloc_usable_size_r>:
 800693c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006940:	1f18      	subs	r0, r3, #4
 8006942:	2b00      	cmp	r3, #0
 8006944:	bfbc      	itt	lt
 8006946:	580b      	ldrlt	r3, [r1, r0]
 8006948:	18c0      	addlt	r0, r0, r3
 800694a:	4770      	bx	lr

0800694c <_init>:
 800694c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800694e:	bf00      	nop
 8006950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006952:	bc08      	pop	{r3}
 8006954:	469e      	mov	lr, r3
 8006956:	4770      	bx	lr

08006958 <_fini>:
 8006958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800695a:	bf00      	nop
 800695c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800695e:	bc08      	pop	{r3}
 8006960:	469e      	mov	lr, r3
 8006962:	4770      	bx	lr
