GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\edge_counter.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_2_edge_counters.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_regmap_2_edge_counters.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\block_ram.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram_and_pat_gen_top.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_regmap_pat_gen.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\synchronizer.sv'
Analyzing Verilog file 'C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\gowin_rpll\gowin_rpll.v'
Compiling module 'scarf_block_ram_top'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram_and_pat_gen_top.sv":2)
Compiling module 'Gowin_rPLL'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'scarf'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf.sv":4)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf.sv":44)
Compiling module 'synchronizer'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\synchronizer.sv":2)
Compiling module 'scarf_regmap_pat_gen'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_regmap_pat_gen.sv":2)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 5 for port 'timestep_sel_pat_gen'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram_and_pat_gen_top.sv":82)
Compiling module 'pattern_gen'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":2)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":69)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":82)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":83)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":84)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":97)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\pattern_gen.sv":118)
Compiling module 'scarf_bram'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram.sv":2)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 5("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram.sv":33)
Compiling module 'block_ram'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\block_ram.sv":1)
Extracting RAM for identifier 'bram'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\block_ram.sv":13)
Compiling module 'scarf_2_edge_counters(SLAVE_ID=7'h03)'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_2_edge_counters.sv":2)
Compiling module 'scarf_regmap_2_edge_counters(SLAVE_ID=7'b0000011)'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_regmap_2_edge_counters.sv":2)
Compiling module 'edge_counter'("C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\edge_counter.sv":2)
NOTE  (EX0101) : Current top module is "scarf_block_ram_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\impl\gwsynthesis\scarf_block_ram_pat_gen_and_edge_counters.vg" completed
[100%] Generate report file "C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\impl\gwsynthesis\scarf_block_ram_pat_gen_and_edge_counters_syn.rpt.html" completed
GowinSynthesis finish
