# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
CLK(R)->CLK(R)	15.839   */1.562         */0.161         my_fpu_double/i_fpu_add/sum_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */1.574         */0.161         my_fpu_double/i_fpu_sub/diff_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */1.584         */0.161         my_fpu_double/i_fpu_add/sum_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */1.672         */0.161         my_fpu_double/i_fpu_sub/diff_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */1.861         */0.160         my_fpu_double/i_fpu_add/sum_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */1.946         */0.161         my_fpu_double/i_fpu_sub/diff_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */2.139         */0.160         my_fpu_double/i_fpu_add/sum_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */2.216         */0.161         my_fpu_double/i_fpu_sub/diff_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */2.410         */0.161         my_fpu_double/i_fpu_add/sum_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */2.501         */0.161         my_fpu_double/i_fpu_sub/diff_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */2.691         */0.161         my_fpu_double/i_fpu_add/sum_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */2.778         */0.161         my_fpu_double/i_fpu_sub/diff_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */2.798         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */2.921         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */2.973         */0.160         my_fpu_double/i_fpu_add/sum_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */3.055         */0.161         my_fpu_double/i_fpu_sub/diff_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */3.212         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */3.259         */0.160         my_fpu_double/i_fpu_add/sum_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */3.338         */0.161         my_fpu_double/i_fpu_sub/diff_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */3.494         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */3.529         */0.161         my_fpu_double/i_fpu_add/sum_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */3.573         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */3.631         */0.161         my_fpu_double/i_fpu_sub/diff_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */3.766         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */3.809         */0.161         my_fpu_double/i_fpu_sub/diff_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */3.818         */0.160         my_fpu_double/i_fpu_add/sum_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */3.893         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */3.957         */0.161         my_fpu_double/i_fpu_sub/diff_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */4.052         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */4.102         */0.160         my_fpu_double/i_fpu_add/sum_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */4.177         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[33]/D    1
CLK(R)->CLK(R)	15.838   */4.216         */0.162         my_fpu_double/i_fpu_sub/diff_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */4.259         */0.161         my_fpu_double/i_fpu_add/sum_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */4.283         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.334         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */4.422         */0.160         my_fpu_double/i_fpu_add/sum_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */4.454         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */4.497         */0.161         my_fpu_double/i_fpu_sub/diff_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */4.608         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.617         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.692         */0.160         my_fpu_double/i_fpu_add/sum_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */4.732         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */4.747         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */4.783         */0.161         my_fpu_double/i_fpu_sub/diff_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */4.871         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */4.884         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */4.892         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.977         */0.160         my_fpu_double/i_fpu_add/sum_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */5.014         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.058         */0.161         my_fpu_double/i_fpu_sub/diff_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */5.080         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */5.154         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */5.180         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */5.246         */0.160         my_fpu_double/i_fpu_add/sum_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */5.280         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */5.310         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.341         */0.161         my_fpu_double/i_fpu_sub/diff_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */5.354         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */5.439         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.455         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.506         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.529         */0.161         my_fpu_double/i_fpu_add/sum_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */5.571         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.588         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.614         */0.161         my_fpu_double/i_fpu_sub/diff_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */5.623         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.631         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */5.719         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.741         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.789         */0.161         my_fpu_double/i_fpu_add/sum_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */5.852         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.864         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.880         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */5.897         */0.161         my_fpu_double/i_fpu_sub/diff_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */5.914         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */5.926         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */5.927         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.948         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */5.965         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */5.993         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.995         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.017         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */6.021         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.058         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */6.070         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.075         */0.161         my_fpu_double/i_fpu_add/sum_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */6.138         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.162         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.169         */0.161         my_fpu_double/i_fpu_sub/diff_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */6.190         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */6.213         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.267         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.298         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */6.302         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.336         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */6.343         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.354         */0.160         my_fpu_double/i_fpu_add/sum_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.417         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.434         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.474         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.481         */0.161         my_fpu_double/i_fpu_sub/diff_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.497         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.541         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.577         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.592         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.613         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.621         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.622         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.624         */0.161         my_fpu_double/i_fpu_add/sum_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.641         */0.161         my_fpu_double/i_fpu_sub/diff_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.689         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.700         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.702         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.721         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */6.746         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.770         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.790         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */6.792         */0.161         my_fpu_double/i_fpu_sub/diff_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.828         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.842         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.864         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */6.874         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.875         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.889         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */6.896         */0.161         my_fpu_double/i_fpu_add/sum_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.906         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.929         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.930         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.937         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */6.961         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.983         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */6.999         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.013         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.016         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */7.027         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */7.037         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */7.053         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.071         */0.161         my_fpu_double/i_fpu_sub/diff_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.078         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.108         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.112         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.127         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */7.137         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.148         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.154         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */7.168         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.174         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.178         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.196         */0.161         my_fpu_double/i_fpu_add/sum_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */7.219         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */7.258         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.265         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */7.269         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.269         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.303         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */7.313         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */7.342         */0.161         my_fpu_double/i_fpu_sub/diff_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.360         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.369         */0.160         my_fpu_double/i_fpu_add/sum_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.376         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.383         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */7.385         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */7.386         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.409         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.413         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */7.424         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.437         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.446         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.458         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.471         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */7.490         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */7.527         */0.161         my_fpu_double/i_fpu_add/sum_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.537         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.549         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */7.551         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.568         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */7.586         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.616         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.624         */0.161         my_fpu_double/i_fpu_sub/diff_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.649         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.651         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.654         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */7.666         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.693         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */7.697         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */7.710         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.713         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.716         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.729         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */7.742         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.781         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.792         */0.161         my_fpu_double/i_fpu_add/sum_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.805         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */7.823         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */7.832         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.866         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.874         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.883         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */7.904         */0.161         my_fpu_double/i_fpu_sub/diff_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.923         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */7.934         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.937         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.947         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.977         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */7.978         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */7.999         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.999         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.006         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */8.033         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */8.039         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.075         */0.166         data_out_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */8.085         */0.160         my_fpu_double/i_fpu_add/sum_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */8.088         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */8.101         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.116         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.117         */0.166         data_out_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.117         */0.166         data_out_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */8.119         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.121         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.140         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.141         */0.166         data_out_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.148         */0.166         data_out_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */8.149         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.178         */0.161         my_fpu_double/i_fpu_sub/diff_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.181         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */8.202         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.213         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.221         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.224         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */8.225         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.229         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */8.249         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.257         */0.167         opa_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */8.258         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.259         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[7]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[19]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.261         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.262         */0.167         opa_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */8.262         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[29]/D    1
CLK(R)->CLK(R)	15.833   */8.262         */0.167         opa_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.262         */0.166         opa_reg[11]/D    1
CLK(R)->CLK(R)	15.833   */8.262         */0.167         opa_reg[17]/D    1
CLK(R)->CLK(R)	15.833   */8.263         */0.167         opa_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.263         */0.166         opa_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.263         */0.166         opa_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.263         */0.166         opa_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.263         */0.166         opa_reg[15]/D    1
CLK(R)->CLK(R)	15.833   */8.263         */0.167         opa_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.264         */0.166         opa_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.265         */0.166         opa_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.266         */0.166         opa_reg[0]/D    1
CLK(R)->CLK(R)	15.833   */8.267         */0.167         opa_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.268         */0.166         opa_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */8.269         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[20]/D    1
CLK(R)->CLK(R)	15.833   */8.270         */0.167         opa_reg[23]/D    1
CLK(R)->CLK(R)	15.833   */8.271         */0.167         opa_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opa_reg[4]/D    1
CLK(R)->CLK(R)	15.833   */8.271         */0.167         opa_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.272         */0.167         opa_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.272         */0.167         opa_reg[24]/D    1
CLK(R)->CLK(R)	15.833   */8.273         */0.167         opa_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */8.274         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opa_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.275         */0.167         opa_reg[26]/D    1
CLK(R)->CLK(R)	15.833   */8.279         */0.167         opa_reg[30]/D    1
CLK(R)->CLK(R)	15.833   */8.280         */0.167         opb_reg[15]/D    1
CLK(R)->CLK(R)	15.833   */8.280         */0.167         opb_reg[7]/D    1
CLK(R)->CLK(R)	15.833   */8.280         */0.167         opb_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.281         */0.167         opa_reg[31]/D    1
CLK(R)->CLK(R)	15.833   */8.281         */0.167         opb_reg[10]/D    1
CLK(R)->CLK(R)	15.833   */8.281         */0.167         opb_reg[14]/D    1
CLK(R)->CLK(R)	15.834   */8.282         */0.166         opb_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.282         */0.166         opb_reg[3]/D    1
CLK(R)->CLK(R)	15.833   */8.282         */0.167         opb_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         opb_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         opb_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         opb_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         opb_reg[13]/D    1
CLK(R)->CLK(R)	15.833   */8.284         */0.167         opb_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.284         */0.166         opb_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         opb_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         opb_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         opb_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.287         */0.166         opb_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.287         */0.166         opb_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.288         */0.166         opb_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.289         */0.166         opb_reg[5]/D    1
CLK(R)->CLK(R)	15.833   */8.289         */0.167         opb_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.289         */0.166         opb_reg[23]/D    1
CLK(R)->CLK(R)	15.833   */8.289         */0.167         opb_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.290         */0.166         opb_reg[2]/D    1
CLK(R)->CLK(R)	15.833   */8.290         */0.167         opb_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.291         */0.166         data_out_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */8.293         */0.166         opb_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.294         */0.166         opb_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.294         */0.166         opb_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.295         */0.166         opb_reg[24]/D    1
CLK(R)->CLK(R)	15.833   */8.297         */0.167         opb_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.299         */0.166         opb_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */8.309         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.321         */0.166         data_out_reg[16]/D    1
CLK(R)->CLK(R)	15.833   */8.325         */0.167         data_out_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.325         */0.166         data_out_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.325         */0.166         data_out_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.325         */0.166         data_out_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.326         */0.166         data_out_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.326         */0.166         data_out_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.326         */0.166         data_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.326         */0.166         data_out_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.327         */0.166         data_out_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.327         */0.166         data_out_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.327         */0.166         data_out_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.327         */0.166         data_out_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.328         */0.166         data_out_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.328         */0.166         data_out_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.328         */0.166         data_out_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.329         */0.166         data_out_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.329         */0.166         data_out_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.330         */0.166         data_out_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.330         */0.167         data_out_reg[6]/D    1
CLK(R)->CLK(R)	15.833   */8.330         */0.167         data_out_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.331         */0.166         data_out_reg[8]/D    1
CLK(R)->CLK(R)	15.834   */8.331         */0.166         data_out_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.331         */0.166         data_out_reg[7]/D    1
CLK(R)->CLK(R)	15.834   */8.332         */0.166         data_out_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */8.335         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.335         */0.166         data_out_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */8.354         */0.168         opb_reg[38]/D    1
CLK(R)->CLK(R)	15.833   */8.355         */0.167         opb_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */8.356         */0.167         opb_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */8.356         */0.167         opb_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.356         */0.167         opb_reg[48]/D    1
CLK(R)->CLK(R)	15.833   */8.357         */0.167         opb_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.358         */0.167         opb_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.358         */0.167         opb_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.358         */0.167         opb_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.358         */0.167         opb_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */8.359         */0.167         opb_reg[49]/D    1
CLK(R)->CLK(R)	15.833   */8.359         */0.167         opb_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.359         */0.167         opb_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.359         */0.167         opb_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.359         */0.167         opb_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.362         */0.167         opb_reg[51]/D    1
CLK(R)->CLK(R)	15.833   */8.364         */0.167         opb_reg[32]/D    1
CLK(R)->CLK(R)	15.833   */8.365         */0.167         opb_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.365         */0.167         opb_reg[34]/D    1
CLK(R)->CLK(R)	15.833   */8.367         */0.167         opb_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */8.368         */0.167         opb_reg[59]/D    1
CLK(R)->CLK(R)	15.833   */8.368         */0.167         opb_reg[56]/D    1
CLK(R)->CLK(R)	15.833   */8.369         */0.167         opb_reg[60]/D    1
CLK(R)->CLK(R)	15.833   */8.369         */0.167         opb_reg[57]/D    1
CLK(R)->CLK(R)	15.833   */8.369         */0.167         opb_reg[54]/D    1
CLK(R)->CLK(R)	15.833   */8.370         */0.167         opb_reg[52]/D    1
CLK(R)->CLK(R)	15.833   */8.370         */0.167         opb_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.370         */0.167         opb_reg[53]/D    1
CLK(R)->CLK(R)	15.833   */8.373         */0.167         opb_reg[61]/D    1
CLK(R)->CLK(R)	15.833   */8.374         */0.167         opb_reg[58]/D    1
CLK(R)->CLK(R)	15.833   */8.376         */0.167         opb_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */8.377         */0.160         my_fpu_double/i_fpu_add/sum_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.381         */0.167         opb_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */8.388         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.397         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.417         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */8.419         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.437         */0.167         opa_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */8.438         */0.167         opa_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.439         */0.167         opa_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */8.439         */0.167         opa_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.439         */0.167         opa_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.440         */0.167         opa_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.440         */0.167         opa_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.440         */0.167         opa_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.441         */0.167         opa_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */8.441         */0.167         opa_reg[48]/D    1
CLK(R)->CLK(R)	15.834   */8.441         */0.166         opa_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.441         */0.167         opa_reg[51]/D    1
CLK(R)->CLK(R)	15.834   */8.442         */0.166         opa_reg[38]/D    1
CLK(R)->CLK(R)	15.834   */8.442         */0.166         opa_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.443         */0.167         opa_reg[34]/D    1
CLK(R)->CLK(R)	15.834   */8.443         */0.166         opa_reg[49]/D    1
CLK(R)->CLK(R)	15.833   */8.445         */0.167         opa_reg[32]/D    1
CLK(R)->CLK(R)	15.834   */8.445         */0.166         opa_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.447         */0.167         opa_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.447         */0.167         opa_reg[57]/D    1
CLK(R)->CLK(R)	15.833   */8.448         */0.167         opa_reg[52]/D    1
CLK(R)->CLK(R)	15.834   */8.449         */0.166         opa_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */8.450         */0.167         opa_reg[60]/D    1
CLK(R)->CLK(R)	15.834   */8.450         */0.166         opa_reg[55]/D    1
CLK(R)->CLK(R)	15.834   */8.451         */0.166         opa_reg[59]/D    1
CLK(R)->CLK(R)	15.834   */8.451         */0.166         opa_reg[54]/D    1
CLK(R)->CLK(R)	15.833   */8.451         */0.167         opa_reg[61]/D    1
CLK(R)->CLK(R)	15.834   */8.452         */0.166         opa_reg[53]/D    1
CLK(R)->CLK(R)	15.834   */8.452         */0.166         opa_reg[56]/D    1
CLK(R)->CLK(R)	15.834   */8.452         */0.166         opa_reg[62]/D    1
CLK(R)->CLK(R)	15.833   */8.452         */0.167         opa_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */8.454         */0.161         my_fpu_double/i_fpu_sub/diff_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.460         */0.166         opa_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */8.480         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.496         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.498         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.503         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.509         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.534         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */8.537         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.539         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.539         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.543         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.554         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.591         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.608         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.660         */0.160         my_fpu_double/i_fpu_add/sum_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */8.665         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.673         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.690         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.691         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.736         */0.161         my_fpu_double/i_fpu_sub/diff_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.748         */0.166         op_misc_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.752         */0.166         op_misc_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.752         */0.166         op_misc_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.752         */0.166         op_misc_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.752         */0.166         op_misc_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */8.762         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.772         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.784         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.784         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.804         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.814         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.819         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.823         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */8.823         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.835         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.835         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.853         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.931         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.943         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */8.945         */0.160         my_fpu_double/i_fpu_add/sum_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */8.954         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[16]/D    1
CLK(R)->CLK(R)	15.841   */8.967         */0.159         trigger_fpu_reg/D    1
CLK(R)->CLK(R)	15.840   */8.973         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.976         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */9.007         */0.161         my_fpu_double/i_fpu_sub/diff_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.009         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */9.019         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */9.045         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.046         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */9.050         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.066         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.069         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.085         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.094         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.095         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.098         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.100         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.101         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */9.103         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */9.106         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.120         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */9.136         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.185         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.218         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.219         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */9.225         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.228         */0.160         my_fpu_double/i_fpu_add/sum_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.250         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */9.263         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */9.277         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.306         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */9.320         */0.161         my_fpu_double/i_fpu_sub/diff_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */9.322         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.332         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.341         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.343         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.356         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.360         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */9.362         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.372         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.373         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.376         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.376         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.380         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.381         */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.398         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.411         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.455         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.472         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.473         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */9.497         */0.161         my_fpu_double/i_fpu_sub/diff_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.500         */0.160         my_fpu_double/i_fpu_add/sum_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */9.507         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.509         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.513         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.535         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.547         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.589         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */9.610         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.612         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.622         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.625         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.630         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.636         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.639         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.641         */0.161         my_fpu_double/i_fpu_sub/diff_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.645         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.649         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.654         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.657         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.663         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */9.672         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.706         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.709         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */9.713         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.778         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.781         */0.161         my_fpu_double/i_fpu_add/sum_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.791         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.792         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.818         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */9.865         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.883         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.890         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.895         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.900         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.906         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.915         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.915         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.924         */0.161         my_fpu_double/i_fpu_sub/diff_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.927         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */9.928         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.933         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.937         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.938         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */9.941         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.952         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.990         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */10.042        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */10.048        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.063        */0.160         my_fpu_double/i_fpu_add/sum_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */10.073        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.148        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.152        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */10.162        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.169        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.171        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.176        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.179        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.197        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.198        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */10.201        */0.161         my_fpu_double/i_fpu_sub/diff_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */10.206        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.211        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.214        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.217        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.218        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.241        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.265        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */10.270        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.334        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.353        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.365        */0.160         my_fpu_double/i_fpu_add/sum_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */10.373        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */10.427        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.434        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.447        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.451        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.451        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.453        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.477        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[17]/D    1
CLK(R)->CLK(R)	15.838   */10.481        */0.162         my_fpu_double/i_fpu_sub/diff_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */10.481        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.485        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.489        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */10.490        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */10.490        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.493        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.501        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.520        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.528        */0.160         my_fpu_double/i_fpu_add/sum_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */10.539        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[11]/D    1
CLK(R)->CLK(R)	15.807   */10.548        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/D    1
CLK(R)->CLK(R)	15.807   */10.552        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/D    1
CLK(R)->CLK(R)	15.807   */10.552        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/D    1
CLK(R)->CLK(R)	15.808   */10.552        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/D    1
CLK(R)->CLK(R)	15.808   */10.552        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/D    1
CLK(R)->CLK(R)	15.808   */10.552        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */10.553        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/D    1
CLK(R)->CLK(R)	15.808   */10.555        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */10.555        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/D    1
CLK(R)->CLK(R)	15.809   */10.557        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/D    1
CLK(R)->CLK(R)	15.809   */10.558        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */10.558        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */10.561        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */10.561        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/D    1
CLK(R)->CLK(R)	15.809   */10.561        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/D    1
CLK(R)->CLK(R)	15.806   */10.561        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/D    1
CLK(R)->CLK(R)	15.809   */10.561        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */10.561        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/D    1
CLK(R)->CLK(R)	15.808   */10.562        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */10.562        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/D    1
CLK(R)->CLK(R)	15.818   */10.563        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/D    1
CLK(R)->CLK(R)	15.818   */10.563        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/D    1
CLK(R)->CLK(R)	15.809   */10.566        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/D    1
CLK(R)->CLK(R)	15.810   */10.566        */0.190         my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/D    1
CLK(R)->CLK(R)	15.819   */10.566        */0.181         my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/D    1
CLK(R)->CLK(R)	15.818   */10.567        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/D    1
CLK(R)->CLK(R)	15.819   */10.567        */0.181         my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/D    1
CLK(R)->CLK(R)	15.809   */10.568        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/D    1
CLK(R)->CLK(R)	15.809   */10.568        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/D    1
CLK(R)->CLK(R)	15.819   */10.568        */0.181         my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/D    1
CLK(R)->CLK(R)	15.819   */10.569        */0.181         my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/D    1
CLK(R)->CLK(R)	15.819   */10.569        */0.181         my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */10.569        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/D    1
CLK(R)->CLK(R)	15.809   */10.569        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */10.569        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/D    1
CLK(R)->CLK(R)	15.809   */10.570        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/D    1
CLK(R)->CLK(R)	15.809   */10.570        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.570        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/D    1
CLK(R)->CLK(R)	15.809   */10.571        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/D    1
CLK(R)->CLK(R)	15.814   */10.571        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/D    1
CLK(R)->CLK(R)	15.810   */10.573        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */10.573        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/D    1
CLK(R)->CLK(R)	15.810   */10.573        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/D    1
CLK(R)->CLK(R)	15.809   */10.573        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/D    1
CLK(R)->CLK(R)	15.814   */10.574        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/D    1
CLK(R)->CLK(R)	15.810   */10.574        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */10.574        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */10.574        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */10.574        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/D    1
CLK(R)->CLK(R)	15.810   */10.575        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/D    1
CLK(R)->CLK(R)	15.814   */10.575        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/D    1
CLK(R)->CLK(R)	15.810   */10.575        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */10.576        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */10.577        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */10.596        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[43]/D    1
CLK(R)->CLK(R)	15.904   10.598/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.809   */10.598        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/D    1
CLK(R)->CLK(R)	15.809   */10.599        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/D    1
CLK(R)->CLK(R)	15.810   */10.600        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/D    1
CLK(R)->CLK(R)	15.810   */10.600        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.600        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */10.601        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/D    1
CLK(R)->CLK(R)	15.810   */10.602        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/D    1
CLK(R)->CLK(R)	15.810   */10.603        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */10.603        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/D    1
CLK(R)->CLK(R)	15.810   */10.604        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/D    1
CLK(R)->CLK(R)	15.810   */10.604        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/D    1
CLK(R)->CLK(R)	15.810   */10.604        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/D    1
CLK(R)->CLK(R)	15.810   */10.605        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/D    1
CLK(R)->CLK(R)	15.810   */10.605        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/D    1
CLK(R)->CLK(R)	15.811   */10.605        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */10.605        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */10.606        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/D    1
CLK(R)->CLK(R)	15.810   */10.606        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/D    1
CLK(R)->CLK(R)	15.811   */10.606        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.607        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */10.607        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */10.607        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/D    1
CLK(R)->CLK(R)	15.810   */10.607        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/D    1
CLK(R)->CLK(R)	15.811   */10.608        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */10.609        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/D    1
CLK(R)->CLK(R)	15.811   */10.609        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/D    1
CLK(R)->CLK(R)	15.811   */10.610        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/D    1
CLK(R)->CLK(R)	15.811   */10.610        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/D    1
CLK(R)->CLK(R)	15.811   */10.611        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/D    1
CLK(R)->CLK(R)	15.811   */10.611        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/D    1
CLK(R)->CLK(R)	15.811   */10.612        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/D    1
CLK(R)->CLK(R)	15.811   */10.612        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/D    1
CLK(R)->CLK(R)	15.811   */10.612        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */10.616        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[10]/D    1
CLK(R)->CLK(R)	15.923   10.625/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.923   10.629/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */10.637        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[10]/D    1
CLK(R)->CLK(R)	15.923   10.648/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.898   10.663/*        0.102/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.901   10.668/*        0.099/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */10.669        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[16]/D    1
CLK(R)->CLK(R)	15.904   10.676/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.680        */0.160         my_fpu_double/i_fpu_add/sum_reg[19]/D    1
CLK(R)->CLK(R)	15.902   10.680/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.706        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.708        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.875   10.712/*        0.125/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.715/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */10.716        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[42]/D    1
CLK(R)->CLK(R)	15.876   10.716/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/D    1
CLK(R)->CLK(R)	15.876   10.717/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/D    1
CLK(R)->CLK(R)	15.877   10.719/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.720/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/D    1
CLK(R)->CLK(R)	15.877   10.720/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/D    1
CLK(R)->CLK(R)	15.877   10.720/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.720/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/D    1
CLK(R)->CLK(R)	15.877   10.720/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/D    1
CLK(R)->CLK(R)	15.877   10.720/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/D    1
CLK(R)->CLK(R)	15.877   10.721/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.721/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/D    1
CLK(R)->CLK(R)	15.877   10.723/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/D    1
CLK(R)->CLK(R)	15.877   10.723/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */10.723        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[10]/D    1
CLK(R)->CLK(R)	15.877   10.723/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */10.724        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[16]/D    1
CLK(R)->CLK(R)	15.838   */10.727        */0.162         my_fpu_double/i_fpu_sub/diff_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.733        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[10]/D    1
CLK(R)->CLK(R)	15.898   10.738/*        0.102/*         my_fpu_double/i_fpu_exceptions/in_et_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */10.742        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.891   10.745/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.903   10.745/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.892   10.749/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.904   10.750/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.883   10.751/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[99]/D    1
CLK(R)->CLK(R)	15.884   10.753/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[102]/D    1
CLK(R)->CLK(R)	15.883   10.753/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[94]/D    1
CLK(R)->CLK(R)	15.884   10.753/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[83]/D    1
CLK(R)->CLK(R)	15.840   */10.755        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.758        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[11]/D    1
CLK(R)->CLK(R)	15.883   10.758/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[70]/D    1
CLK(R)->CLK(R)	15.903   10.760/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.885   10.760/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[90]/D    1
CLK(R)->CLK(R)	15.884   10.761/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[75]/D    1
CLK(R)->CLK(R)	15.883   10.761/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */10.762        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[16]/D    1
CLK(R)->CLK(R)	15.885   10.762/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[86]/D    1
CLK(R)->CLK(R)	15.884   10.762/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[100]/D    1
CLK(R)->CLK(R)	15.884   10.762/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[78]/D    1
CLK(R)->CLK(R)	15.884   10.762/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[105]/D    1
CLK(R)->CLK(R)	15.883   10.763/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[89]/D    1
CLK(R)->CLK(R)	15.884   10.764/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[98]/D    1
CLK(R)->CLK(R)	15.883   10.765/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[80]/D    1
CLK(R)->CLK(R)	15.884   10.765/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[88]/D    1
CLK(R)->CLK(R)	15.884   10.765/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[87]/D    1
CLK(R)->CLK(R)	15.884   10.765/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[103]/D    1
CLK(R)->CLK(R)	15.884   10.767/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[92]/D    1
CLK(R)->CLK(R)	15.884   10.767/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[95]/D    1
CLK(R)->CLK(R)	15.884   10.767/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[85]/D    1
CLK(R)->CLK(R)	15.884   10.767/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[101]/D    1
CLK(R)->CLK(R)	15.884   10.768/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[91]/D    1
CLK(R)->CLK(R)	15.884   10.769/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[74]/D    1
CLK(R)->CLK(R)	15.885   10.769/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[96]/D    1
CLK(R)->CLK(R)	15.885   10.769/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[104]/D    1
CLK(R)->CLK(R)	15.884   10.770/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[84]/D    1
CLK(R)->CLK(R)	15.839   */10.770        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[16]/D    1
CLK(R)->CLK(R)	15.885   10.770/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[97]/D    1
CLK(R)->CLK(R)	15.884   10.771/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[67]/D    1
CLK(R)->CLK(R)	15.884   10.771/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[82]/D    1
CLK(R)->CLK(R)	15.893   10.771/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.884   10.771/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[71]/D    1
CLK(R)->CLK(R)	15.885   10.771/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[93]/D    1
CLK(R)->CLK(R)	15.884   10.772/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[73]/D    1
CLK(R)->CLK(R)	15.840   */10.772        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[14]/D    1
CLK(R)->CLK(R)	15.883   10.773/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[60]/D    1
CLK(R)->CLK(R)	15.884   10.773/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[77]/D    1
CLK(R)->CLK(R)	15.885   10.774/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[81]/D    1
CLK(R)->CLK(R)	15.885   10.774/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[79]/D    1
CLK(R)->CLK(R)	15.885   10.776/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[76]/D    1
CLK(R)->CLK(R)	15.884   10.777/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[63]/D    1
CLK(R)->CLK(R)	15.884   10.777/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[58]/D    1
CLK(R)->CLK(R)	15.884   10.777/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[61]/D    1
CLK(R)->CLK(R)	15.885   10.778/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[72]/D    1
CLK(R)->CLK(R)	15.885   10.780/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[68]/D    1
CLK(R)->CLK(R)	15.884   10.781/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[65]/D    1
CLK(R)->CLK(R)	15.885   10.783/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[69]/D    1
CLK(R)->CLK(R)	15.885   10.783/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[66]/D    1
CLK(R)->CLK(R)	15.885   10.785/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[64]/D    1
CLK(R)->CLK(R)	15.840   */10.790        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.795        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[16]/D    1
CLK(R)->CLK(R)	15.897   10.795/*        0.103/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.920   10.818/*        0.080/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */10.822        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */10.823        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */10.823        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.825        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */10.825        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */10.827        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */10.827        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */10.828        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */10.828        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */10.828        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */10.829        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */10.832        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */10.832        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */10.834        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.835        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */10.863        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */10.866        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */10.868        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */10.868        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */10.868        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.871        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */10.872        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[40]/D    1
CLK(R)->CLK(R)	15.895   10.873/*        0.105/*         my_fpu_double/i_fpu_mul/a_is_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */10.876        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */10.877        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */10.877        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */10.879        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */10.880        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[33]/D    1
CLK(R)->CLK(R)	15.886   10.880/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.882        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.892        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[9]/D    1
CLK(R)->CLK(R)	15.876   10.894/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/D    1
CLK(R)->CLK(R)	15.876   10.898/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/D    1
CLK(R)->CLK(R)	15.877   10.899/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/D    1
CLK(R)->CLK(R)	15.889   10.899/*        0.111/*         my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.877   10.899/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/D    1
CLK(R)->CLK(R)	15.877   10.900/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.901/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/D    1
CLK(R)->CLK(R)	15.877   10.903/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/D    1
CLK(R)->CLK(R)	15.877   10.903/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.904/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.904/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/D    1
CLK(R)->CLK(R)	15.877   10.904/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/D    1
CLK(R)->CLK(R)	15.877   10.905/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/D    1
CLK(R)->CLK(R)	15.877   10.905/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/D    1
CLK(R)->CLK(R)	15.877   10.905/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/D    1
CLK(R)->CLK(R)	15.876   10.906/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/D    1
CLK(R)->CLK(R)	15.891   10.908/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */10.915        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[9]/D    1
CLK(R)->CLK(R)	15.896   10.919/*        0.104/*         my_fpu_double/i_fpu_mul/b_is_zero_reg/D    1
CLK(R)->CLK(R)	15.886   10.921/*        0.114/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/D    1
CLK(R)->CLK(R)	15.891   10.926/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.890   10.926/*        0.110/*         my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.875   10.945/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */10.945        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */10.946        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.947/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[62]/D    1
CLK(R)->CLK(R)	15.876   10.949/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[23]/D    1
CLK(R)->CLK(R)	15.876   10.949/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[58]/D    1
CLK(R)->CLK(R)	15.875   10.949/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[59]/D    1
CLK(R)->CLK(R)	15.876   10.950/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[53]/D    1
CLK(R)->CLK(R)	15.875   10.951/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[62]/D    1
CLK(R)->CLK(R)	15.875   10.951/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[57]/D    1
CLK(R)->CLK(R)	15.876   10.952/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.952/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[54]/D    1
CLK(R)->CLK(R)	15.876   10.952/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[55]/D    1
CLK(R)->CLK(R)	15.877   10.953/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[61]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[28]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.953/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[51]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[29]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[8]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[24]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[6]/D    1
CLK(R)->CLK(R)	15.877   10.954/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[57]/D    1
CLK(R)->CLK(R)	15.877   10.954/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[55]/D    1
CLK(R)->CLK(R)	15.876   10.954/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[50]/D    1
CLK(R)->CLK(R)	15.877   10.954/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[30]/D    1
CLK(R)->CLK(R)	15.876   10.954/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[61]/D    1
CLK(R)->CLK(R)	15.877   10.954/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[59]/D    1
CLK(R)->CLK(R)	15.875   10.954/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[20]/D    1
CLK(R)->CLK(R)	15.876   10.955/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[58]/D    1
CLK(R)->CLK(R)	15.876   10.955/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[53]/D    1
CLK(R)->CLK(R)	15.877   10.955/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[26]/D    1
CLK(R)->CLK(R)	15.877   10.955/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[60]/D    1
CLK(R)->CLK(R)	15.877   10.956/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[56]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[56]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[28]/D    1
CLK(R)->CLK(R)	15.877   10.956/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[52]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[8]/D    1
CLK(R)->CLK(R)	15.877   10.956/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[41]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[26]/D    1
CLK(R)->CLK(R)	15.876   10.957/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[31]/D    1
CLK(R)->CLK(R)	15.876   10.957/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[60]/D    1
CLK(R)->CLK(R)	15.877   10.957/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[42]/D    1
CLK(R)->CLK(R)	15.876   10.957/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[9]/D    1
CLK(R)->CLK(R)	15.875   10.957/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[49]/D    1
CLK(R)->CLK(R)	15.877   10.957/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.958/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[5]/D    1
CLK(R)->CLK(R)	15.875   10.958/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[22]/D    1
CLK(R)->CLK(R)	15.875   10.958/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[21]/D    1
CLK(R)->CLK(R)	15.877   10.958/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[54]/D    1
CLK(R)->CLK(R)	15.875   10.958/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[39]/D    1
CLK(R)->CLK(R)	15.876   10.958/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[44]/D    1
CLK(R)->CLK(R)	15.876   10.959/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[6]/D    1
CLK(R)->CLK(R)	15.876   10.959/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[24]/D    1
CLK(R)->CLK(R)	15.877   10.959/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[51]/D    1
CLK(R)->CLK(R)	15.876   10.959/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[29]/D    1
CLK(R)->CLK(R)	15.877   10.959/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[49]/D    1
CLK(R)->CLK(R)	15.876   10.959/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.959/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   10.960/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[52]/D    1
CLK(R)->CLK(R)	15.876   10.960/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[27]/D    1
CLK(R)->CLK(R)	15.875   10.961/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[41]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[50]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.962/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[5]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[43]/D    1
CLK(R)->CLK(R)	15.875   10.962/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[4]/D    1
CLK(R)->CLK(R)	15.876   10.963/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[40]/D    1
CLK(R)->CLK(R)	15.877   10.963/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[30]/D    1
CLK(R)->CLK(R)	15.875   10.963/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[20]/D    1
CLK(R)->CLK(R)	15.876   10.964/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[38]/D    1
CLK(R)->CLK(R)	15.887   10.964/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/D    1
CLK(R)->CLK(R)	15.877   10.964/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[42]/D    1
CLK(R)->CLK(R)	15.876   10.966/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.967        */0.160         my_fpu_double/i_fpu_add/sum_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.967/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[44]/D    1
CLK(R)->CLK(R)	15.877   10.967/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[10]/D    1
CLK(R)->CLK(R)	15.888   10.967/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.968/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[43]/D    1
CLK(R)->CLK(R)	15.876   10.969/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[33]/D    1
CLK(R)->CLK(R)	15.888   10.969/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/D    1
CLK(R)->CLK(R)	15.876   10.969/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[39]/D    1
CLK(R)->CLK(R)	15.876   10.969/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[46]/D    1
CLK(R)->CLK(R)	15.925   10.969/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[27]/D    1
CLK(R)->CLK(R)	15.888   10.970/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/D    1
CLK(R)->CLK(R)	15.877   10.970/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[2]/D    1
CLK(R)->CLK(R)	15.876   10.970/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[19]/D    1
CLK(R)->CLK(R)	15.876   10.970/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[21]/D    1
CLK(R)->CLK(R)	15.888   10.970/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/D    1
CLK(R)->CLK(R)	15.889   10.970/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/D    1
CLK(R)->CLK(R)	15.877   10.971/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[32]/D    1
CLK(R)->CLK(R)	15.888   10.971/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/D    1
CLK(R)->CLK(R)	15.888   10.971/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/D    1
CLK(R)->CLK(R)	15.876   10.971/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[47]/D    1
CLK(R)->CLK(R)	15.876   10.971/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[2]/D    1
CLK(R)->CLK(R)	15.876   10.971/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.971/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[40]/D    1
CLK(R)->CLK(R)	15.889   10.971/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[48]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[17]/D    1
CLK(R)->CLK(R)	15.888   10.972/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.972/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[0]/D    1
CLK(R)->CLK(R)	15.888   10.972/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[11]/D    1
CLK(R)->CLK(R)	15.877   10.973/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[38]/D    1
CLK(R)->CLK(R)	15.876   10.973/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[4]/D    1
CLK(R)->CLK(R)	15.876   10.973/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[15]/D    1
CLK(R)->CLK(R)	15.889   10.973/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/D    1
CLK(R)->CLK(R)	15.876   10.973/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[32]/D    1
CLK(R)->CLK(R)	15.877   10.974/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[10]/D    1
CLK(R)->CLK(R)	15.876   10.974/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[33]/D    1
CLK(R)->CLK(R)	15.889   10.974/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.974/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[12]/D    1
CLK(R)->CLK(R)	15.876   10.975/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[3]/D    1
CLK(R)->CLK(R)	15.877   10.975/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[45]/D    1
CLK(R)->CLK(R)	15.889   10.975/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/D    1
CLK(R)->CLK(R)	15.889   10.975/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/D    1
CLK(R)->CLK(R)	15.876   10.975/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[13]/D    1
CLK(R)->CLK(R)	15.877   10.975/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.975/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[36]/D    1
CLK(R)->CLK(R)	15.876   10.976/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[14]/D    1
CLK(R)->CLK(R)	15.889   10.976/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/D    1
CLK(R)->CLK(R)	15.890   10.976/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/D    1
CLK(R)->CLK(R)	15.876   10.976/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[1]/D    1
CLK(R)->CLK(R)	15.890   10.976/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/D    1
CLK(R)->CLK(R)	15.876   10.976/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[14]/D    1
CLK(R)->CLK(R)	15.875   10.977/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[63]/D    1
CLK(R)->CLK(R)	15.876   10.977/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[34]/D    1
CLK(R)->CLK(R)	15.890   10.977/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/D    1
CLK(R)->CLK(R)	15.876   10.977/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[12]/D    1
CLK(R)->CLK(R)	15.876   10.978/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[35]/D    1
CLK(R)->CLK(R)	15.876   10.978/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */10.978        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.978/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[11]/D    1
CLK(R)->CLK(R)	15.876   10.978/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[45]/D    1
CLK(R)->CLK(R)	15.876   10.979/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.979/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[36]/D    1
CLK(R)->CLK(R)	15.876   10.979/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[63]/D    1
CLK(R)->CLK(R)	15.876   10.980/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   10.980/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[0]/D    1
CLK(R)->CLK(R)	15.876   10.980/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[16]/D    1
CLK(R)->CLK(R)	15.877   10.980/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[19]/D    1
CLK(R)->CLK(R)	15.877   10.981/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[46]/D    1
CLK(R)->CLK(R)	15.877   10.981/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.981/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[1]/D    1
CLK(R)->CLK(R)	15.876   10.981/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[3]/D    1
CLK(R)->CLK(R)	15.876   10.982/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[35]/D    1
CLK(R)->CLK(R)	15.877   10.982/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[18]/D    1
CLK(R)->CLK(R)	15.877   10.982/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[17]/D    1
CLK(R)->CLK(R)	15.876   10.982/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[13]/D    1
CLK(R)->CLK(R)	15.876   10.983/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */10.983        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[11]/D    1
CLK(R)->CLK(R)	15.877   10.988/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/D    1
CLK(R)->CLK(R)	15.876   10.990/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/D    1
CLK(R)->CLK(R)	15.925   10.995/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[27]/D    1
CLK(R)->CLK(R)	15.887   10.998/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[51]/D    1
CLK(R)->CLK(R)	15.897   10.998/*        0.103/*         my_fpu_double/i_fpu_exceptions/opb_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */11.000        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[15]/D    1
CLK(R)->CLK(R)	15.888   11.000/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */11.001        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[9]/D    1
CLK(R)->CLK(R)	15.898   11.003/*        0.102/*         my_fpu_double/i_fpu_exceptions/opa_inf_reg/D    1
CLK(R)->CLK(R)	15.888   11.003/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[27]/D    1
CLK(R)->CLK(R)	15.889   11.004/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[59]/D    1
CLK(R)->CLK(R)	15.888   11.004/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[6]/D    1
CLK(R)->CLK(R)	15.888   11.004/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[24]/D    1
CLK(R)->CLK(R)	15.888   11.004/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[28]/D    1
CLK(R)->CLK(R)	15.889   11.004/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */11.004        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.889   11.004/*        0.111/*         my_fpu_double/i_fpu_mul/exponent_et_zero_reg/D    1
CLK(R)->CLK(R)	15.889   11.006/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[7]/D    1
CLK(R)->CLK(R)	15.889   11.006/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[52]/D    1
CLK(R)->CLK(R)	15.889   11.006/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[56]/D    1
CLK(R)->CLK(R)	15.889   11.006/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[9]/D    1
CLK(R)->CLK(R)	15.889   11.006/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[61]/D    1
CLK(R)->CLK(R)	15.889   11.007/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[23]/D    1
CLK(R)->CLK(R)	15.889   11.007/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[57]/D    1
CLK(R)->CLK(R)	15.889   11.007/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[26]/D    1
CLK(R)->CLK(R)	15.889   11.007/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[30]/D    1
CLK(R)->CLK(R)	15.890   11.009/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[55]/D    1
CLK(R)->CLK(R)	15.887   11.009/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[22]/D    1
CLK(R)->CLK(R)	15.890   11.010/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[62]/D    1
CLK(R)->CLK(R)	15.887   11.010/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[20]/D    1
CLK(R)->CLK(R)	15.890   11.010/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[5]/D    1
CLK(R)->CLK(R)	15.890   11.010/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[53]/D    1
CLK(R)->CLK(R)	15.890   11.011/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[60]/D    1
CLK(R)->CLK(R)	15.890   11.011/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[54]/D    1
CLK(R)->CLK(R)	15.890   11.011/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[29]/D    1
CLK(R)->CLK(R)	15.888   11.012/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[11]/D    1
CLK(R)->CLK(R)	15.889   11.012/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[42]/D    1
CLK(R)->CLK(R)	15.888   11.012/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[43]/D    1
CLK(R)->CLK(R)	15.890   11.013/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[8]/D    1
CLK(R)->CLK(R)	15.888   11.013/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[40]/D    1
CLK(R)->CLK(R)	15.888   11.014/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[19]/D    1
CLK(R)->CLK(R)	15.890   11.014/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[50]/D    1
CLK(R)->CLK(R)	15.890   11.014/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[49]/D    1
CLK(R)->CLK(R)	15.889   11.015/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[44]/D    1
CLK(R)->CLK(R)	15.890   11.015/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */11.016        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[9]/D    1
CLK(R)->CLK(R)	15.888   11.016/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[38]/D    1
CLK(R)->CLK(R)	15.889   11.017/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[18]/D    1
CLK(R)->CLK(R)	15.889   11.017/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[31]/D    1
CLK(R)->CLK(R)	15.889   11.018/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[21]/D    1
CLK(R)->CLK(R)	15.888   11.018/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[4]/D    1
CLK(R)->CLK(R)	15.887   11.019/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[37]/D    1
CLK(R)->CLK(R)	15.889   11.019/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[2]/D    1
CLK(R)->CLK(R)	15.887   11.019/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[48]/D    1
CLK(R)->CLK(R)	15.889   11.020/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[39]/D    1
CLK(R)->CLK(R)	15.890   11.021/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[10]/D    1
CLK(R)->CLK(R)	15.890   11.022/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[17]/D    1
CLK(R)->CLK(R)	15.889   11.023/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[32]/D    1
CLK(R)->CLK(R)	15.888   11.024/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[35]/D    1
CLK(R)->CLK(R)	15.889   11.024/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[33]/D    1
CLK(R)->CLK(R)	15.889   11.025/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[46]/D    1
CLK(R)->CLK(R)	15.889   11.027/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[12]/D    1
CLK(R)->CLK(R)	15.889   11.027/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.027        */0.161         my_fpu_double/i_fpu_sub/diff_reg[17]/D    1
CLK(R)->CLK(R)	15.889   11.027/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.028        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[15]/D    1
CLK(R)->CLK(R)	15.889   11.028/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[15]/D    1
CLK(R)->CLK(R)	15.890   11.028/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[45]/D    1
CLK(R)->CLK(R)	15.889   11.028/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[3]/D    1
CLK(R)->CLK(R)	15.890   11.030/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[0]/D    1
CLK(R)->CLK(R)	15.890   11.032/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[34]/D    1
CLK(R)->CLK(R)	15.891   11.032/*        0.109/*         my_fpu_double/i_fpu_exceptions/out_0_reg[47]/D    1
CLK(R)->CLK(R)	15.890   11.033/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[1]/D    1
CLK(R)->CLK(R)	15.890   11.033/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[14]/D    1
CLK(R)->CLK(R)	15.890   11.033/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */11.036        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.037        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */11.049        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.050        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.055        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[39]/D    1
CLK(R)->CLK(R)	15.805   */11.063        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/D    1
CLK(R)->CLK(R)	15.805   */11.065        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/D    1
CLK(R)->CLK(R)	15.806   */11.066        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/D    1
CLK(R)->CLK(R)	15.806   */11.066        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/D    1
CLK(R)->CLK(R)	15.806   */11.066        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */11.067        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[15]/D    1
CLK(R)->CLK(R)	15.806   */11.068        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/D    1
CLK(R)->CLK(R)	15.806   */11.068        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/D    1
CLK(R)->CLK(R)	15.806   */11.068        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/D    1
CLK(R)->CLK(R)	15.812   */11.073        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/D    1
CLK(R)->CLK(R)	15.813   */11.075        */0.187         my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/D    1
CLK(R)->CLK(R)	15.808   */11.075        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/D    1
CLK(R)->CLK(R)	15.813   */11.075        */0.187         my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */11.080        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.114        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[9]/D    1
CLK(R)->CLK(R)	15.891   11.135/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.136/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/D    1
CLK(R)->CLK(R)	15.839   */11.136        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[24]/D    1
CLK(R)->CLK(R)	15.891   11.136/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.137/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/D    1
CLK(R)->CLK(R)	15.839   */11.138        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.142        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */11.142        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */11.143        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.143        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */11.144        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */11.149        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */11.162        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[38]/D    1
CLK(R)->CLK(R)	15.885   11.162/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */11.167        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */11.167        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[26]/D    1
CLK(R)->CLK(R)	15.884   11.169/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[59]/D    1
CLK(R)->CLK(R)	15.840   */11.169        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */11.170        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[20]/D    1
CLK(R)->CLK(R)	15.884   11.170/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */11.172        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[25]/D    1
CLK(R)->CLK(R)	15.884   11.173/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[33]/D    1
CLK(R)->CLK(R)	15.884   11.174/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */11.174        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[24]/D    1
CLK(R)->CLK(R)	15.875   11.175/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.175        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */11.175        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[21]/D    1
CLK(R)->CLK(R)	15.876   11.176/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.884   11.176/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[44]/D    1
CLK(R)->CLK(R)	15.885   11.176/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[46]/D    1
CLK(R)->CLK(R)	15.875   11.177/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.885   11.177/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[48]/D    1
CLK(R)->CLK(R)	15.885   11.177/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[50]/D    1
CLK(R)->CLK(R)	15.884   11.177/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[27]/D    1
CLK(R)->CLK(R)	15.875   11.177/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.884   11.177/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[37]/D    1
CLK(R)->CLK(R)	15.885   11.178/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[51]/D    1
CLK(R)->CLK(R)	15.875   11.178/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.885   11.179/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[57]/D    1
CLK(R)->CLK(R)	15.885   11.179/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[40]/D    1
CLK(R)->CLK(R)	15.885   11.179/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[56]/D    1
CLK(R)->CLK(R)	15.885   11.179/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.180/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.885   11.180/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[42]/D    1
CLK(R)->CLK(R)	15.885   11.180/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[32]/D    1
CLK(R)->CLK(R)	15.885   11.180/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[30]/D    1
CLK(R)->CLK(R)	15.883   11.180/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.180/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.181/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.885   11.181/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[49]/D    1
CLK(R)->CLK(R)	15.885   11.181/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[35]/D    1
CLK(R)->CLK(R)	15.885   11.181/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[31]/D    1
CLK(R)->CLK(R)	15.876   11.181/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.885   11.181/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[29]/D    1
CLK(R)->CLK(R)	15.885   11.181/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[45]/D    1
CLK(R)->CLK(R)	15.885   11.181/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[28]/D    1
CLK(R)->CLK(R)	15.884   11.181/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.182/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.885   11.182/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[39]/D    1
CLK(R)->CLK(R)	15.885   11.182/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[41]/D    1
CLK(R)->CLK(R)	15.885   11.182/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[34]/D    1
CLK(R)->CLK(R)	15.885   11.183/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[38]/D    1
CLK(R)->CLK(R)	15.884   11.183/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[25]/D    1
CLK(R)->CLK(R)	15.885   11.183/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[36]/D    1
CLK(R)->CLK(R)	15.884   11.184/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[23]/D    1
CLK(R)->CLK(R)	15.876   11.184/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.876   11.184/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.876   11.184/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.185/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[26]/D    1
CLK(R)->CLK(R)	15.884   11.185/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.185/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.877   11.186/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.877   11.186/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.877   11.186/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.186/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.882   11.186/*        0.118/*         my_fpu_double/i_fpu_mul/product_2_reg[6]/D    1
CLK(R)->CLK(R)	15.884   11.186/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[55]/D    1
CLK(R)->CLK(R)	15.877   11.186/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.884   11.186/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[17]/D    1
CLK(R)->CLK(R)	15.884   11.187/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[22]/D    1
CLK(R)->CLK(R)	15.885   11.187/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[14]/D    1
CLK(R)->CLK(R)	15.876   11.187/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.877   11.187/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.187/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.876   11.187/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   11.187/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.187/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.885   11.187/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.188/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.876   11.188/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.188/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.877   11.188/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */11.188        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[19]/D    1
CLK(R)->CLK(R)	15.884   11.188/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.188/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.876   11.189/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   11.189/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.884   11.189/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[19]/D    1
CLK(R)->CLK(R)	15.877   11.189/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   11.189/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   11.190/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.190/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.883   11.190/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[10]/D    1
CLK(R)->CLK(R)	15.877   11.190/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.877   11.191/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.877   11.191/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.191/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.191/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.884   11.191/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[18]/D    1
CLK(R)->CLK(R)	15.884   11.192/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[16]/D    1
CLK(R)->CLK(R)	15.884   11.192/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[20]/D    1
CLK(R)->CLK(R)	15.877   11.192/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.877   11.192/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.192/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.884   11.192/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.192/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.877   11.192/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.193        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[8]/D    1
CLK(R)->CLK(R)	15.877   11.193/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.877   11.193/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   11.193/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   11.194/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   11.195/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.885   11.196/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[13]/D    1
CLK(R)->CLK(R)	15.883   11.197/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[2]/D    1
CLK(R)->CLK(R)	15.884   11.198/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[7]/D    1
CLK(R)->CLK(R)	15.883   11.200/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[1]/D    1
CLK(R)->CLK(R)	15.885   11.200/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[8]/D    1
CLK(R)->CLK(R)	15.881   11.201/*        0.119/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.885   11.203/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[5]/D    1
CLK(R)->CLK(R)	15.884   11.204/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[4]/D    1
CLK(R)->CLK(R)	15.884   11.209/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[0]/D    1
CLK(R)->CLK(R)	15.885   11.209/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[3]/D    1
CLK(R)->CLK(R)	15.885   11.218/*        0.115/*         my_fpu_double/i_fpu_mul/product_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.886   11.232/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.241        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.242        */0.161         my_fpu_double/i_fpu_add/sum_reg[17]/D    1
CLK(R)->CLK(R)	15.891   11.252/*        0.109/*         my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/D    1
CLK(R)->CLK(R)	15.840   */11.259        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.891   11.267/*        0.109/*         my_fpu_double/i_fpu_exceptions/sub_inf_reg/D    1
CLK(R)->CLK(R)	15.891   11.268/*        0.109/*         my_fpu_double/i_fpu_exceptions/add_inf_reg/D    1
CLK(R)->CLK(R)	15.839   */11.268        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.279        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */11.279        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.279        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[37]/D    1
CLK(R)->CLK(R)	15.890   11.296/*        0.110/*         my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.296        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.298        */0.161         my_fpu_double/i_fpu_sub/diff_reg[16]/D    1
CLK(R)->CLK(R)	15.890   11.303/*        0.110/*         my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */11.303        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.306        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[9]/D    1
CLK(R)->CLK(R)	15.890   11.306/*        0.110/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.890   11.307/*        0.110/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */11.307        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[14]/D    1
CLK(R)->CLK(R)	15.891   11.308/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.891   11.309/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */11.311        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[14]/D    1
CLK(R)->CLK(R)	15.891   11.311/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.891   11.312/*        0.109/*         my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.892   11.312/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.892   11.313/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.892   11.314/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.875   11.314/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.892   11.315/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.891   11.315/*        0.109/*         my_fpu_double/i_fpu_exceptions/round_to_zero_reg/D    1
CLK(R)->CLK(R)	15.875   11.318/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.884   11.319/*        0.116/*         my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/D    1
CLK(R)->CLK(R)	15.876   11.320/*        0.124/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.324/*        0.124/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.326/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.327/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.327        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.329/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */11.329        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.329/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.329/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.329/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */11.342        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[14]/D    1
CLK(R)->CLK(R)	15.903   11.346/*        0.097/*         my_fpu_double/i_fpu_exceptions/invalid_reg/D    1
CLK(R)->CLK(R)	15.840   */11.351        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[14]/D    1
CLK(R)->CLK(R)	15.915   11.353/*        0.085/*         my_fpu_double/i_fpu_sub/diff_1_reg[48]/D    1
CLK(R)->CLK(R)	15.894   11.357/*        0.106/*         my_fpu_double/i_fpu_exceptions/enable_trigger_reg/D    1
CLK(R)->CLK(R)	15.840   */11.383        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */11.388        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */11.391        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.392/*        0.080/*         my_fpu_double/i_fpu_exceptions/ex_enable_reg/D    1
CLK(R)->CLK(R)	15.920   11.395/*        0.080/*         my_fpu_double/i_fpu_exceptions/exception_reg/D    1
CLK(R)->CLK(R)	15.840   */11.395        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.397/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.921   11.397/*        0.079/*         my_fpu_double/i_fpu_exceptions/overflow_reg/D    1
CLK(R)->CLK(R)	15.921   11.400/*        0.079/*         my_fpu_double/i_fpu_exceptions/inexact_reg/D    1
CLK(R)->CLK(R)	15.921   11.401/*        0.079/*         my_fpu_double/i_fpu_exceptions/underflow_reg/D    1
CLK(R)->CLK(R)	15.921   11.401/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.920   11.401/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.402/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.921   11.402/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.920   11.402/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.403/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.920   11.403/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.920   11.404/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.404/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.921   11.404/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.406/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.921   11.406/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.406/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.921   11.407/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.921   11.407/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.921   11.407/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.920   11.407/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.921   11.408/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.408/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.920   11.410/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.413/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.413/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.921   11.416/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.418/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.419/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.421/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.920   11.421/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.423/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.921   11.424/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.921   11.425/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.922   11.434/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.923   11.439/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.925   11.448/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.925   11.449/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.925   11.450/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.925   11.450/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.925   11.451/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */11.451        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[7]/D    1
CLK(R)->CLK(R)	15.925   11.451/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.925   11.451/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.925   11.451/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.925   11.452/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.925   11.452/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.910   11.455/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.459/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[3]/D    1
CLK(R)->CLK(R)	15.910   11.460/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[46]/D    1
CLK(R)->CLK(R)	15.874   11.465/*        0.126/*         my_fpu_double/i_fpu_sub/diff_1_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.468        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.481/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[1]/D    1
CLK(R)->CLK(R)	15.913   11.487/*        0.087/*         my_fpu_double/i_fpu_sub/diff_1_reg[40]/D    1
CLK(R)->CLK(R)	15.912   11.492/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[44]/D    1
CLK(R)->CLK(R)	15.911   11.493/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[49]/D    1
CLK(R)->CLK(R)	15.912   11.498/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */11.501        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[35]/D    1
CLK(R)->CLK(R)	15.911   11.502/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[42]/D    1
CLK(R)->CLK(R)	15.911   11.506/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[43]/D    1
CLK(R)->CLK(R)	15.910   11.506/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[45]/D    1
CLK(R)->CLK(R)	15.925   11.509/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[17]/D    1
CLK(R)->CLK(R)	15.885   11.510/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.912   11.511/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[41]/D    1
CLK(R)->CLK(R)	15.885   11.511/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.925   11.515/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */11.522        */0.160         my_fpu_double/i_fpu_add/sum_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */11.530        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.538        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.901   11.540/*        0.099/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.924   11.540/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.551        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[9]/D    1
CLK(R)->CLK(R)	15.911   11.552/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[39]/D    1
CLK(R)->CLK(R)	15.925   11.558/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[16]/D    1
CLK(R)->CLK(R)	15.919   11.562/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[44]/D    1
CLK(R)->CLK(R)	15.919   11.562/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[10]/D    1
CLK(R)->CLK(R)	15.919   11.562/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[13]/D    1
CLK(R)->CLK(R)	15.919   11.563/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[11]/D    1
CLK(R)->CLK(R)	15.919   11.563/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[50]/D    1
CLK(R)->CLK(R)	15.919   11.564/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[46]/D    1
CLK(R)->CLK(R)	15.884   11.564/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.885   11.565/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.565/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[18]/D    1
CLK(R)->CLK(R)	15.815   */11.565        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[41]/D    1
CLK(R)->CLK(R)	15.919   11.566/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[34]/D    1
CLK(R)->CLK(R)	15.920   11.566/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[17]/D    1
CLK(R)->CLK(R)	15.920   11.566/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[12]/D    1
CLK(R)->CLK(R)	15.919   11.566/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[47]/D    1
CLK(R)->CLK(R)	15.816   */11.567        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */11.567        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.567/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[48]/D    1
CLK(R)->CLK(R)	15.816   */11.567        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.568/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.568        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.568/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[15]/D    1
CLK(R)->CLK(R)	15.816   */11.568        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[39]/D    1
CLK(R)->CLK(R)	15.919   11.568/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[2]/D    1
CLK(R)->CLK(R)	15.816   */11.568        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[35]/D    1
CLK(R)->CLK(R)	15.919   11.569/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[33]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[45]/D    1
CLK(R)->CLK(R)	15.885   11.569/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[43]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[36]/D    1
CLK(R)->CLK(R)	15.816   */11.569        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */11.570        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[49]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[42]/D    1
CLK(R)->CLK(R)	15.811   */11.570        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[50]/D    1
CLK(R)->CLK(R)	15.816   */11.570        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[34]/D    1
CLK(R)->CLK(R)	15.816   */11.570        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[35]/D    1
CLK(R)->CLK(R)	15.816   */11.570        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[38]/D    1
CLK(R)->CLK(R)	15.816   */11.571        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[36]/D    1
CLK(R)->CLK(R)	15.817   */11.571        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[47]/D    1
CLK(R)->CLK(R)	15.816   */11.571        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[27]/D    1
CLK(R)->CLK(R)	15.811   */11.571        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[51]/D    1
CLK(R)->CLK(R)	15.816   */11.571        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.571/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[4]/D    1
CLK(R)->CLK(R)	15.817   */11.572        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */11.572        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[43]/D    1
CLK(R)->CLK(R)	15.816   */11.572        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[30]/D    1
CLK(R)->CLK(R)	15.811   */11.572        */0.189         my_fpu_double/i_fpu_sub/small_is_nonzero_reg/D    1
CLK(R)->CLK(R)	15.817   */11.572        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[46]/D    1
CLK(R)->CLK(R)	15.816   */11.572        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[28]/D    1
CLK(R)->CLK(R)	15.811   */11.573        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[52]/D    1
CLK(R)->CLK(R)	15.812   */11.573        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[24]/D    1
CLK(R)->CLK(R)	15.816   */11.573        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[49]/D    1
CLK(R)->CLK(R)	15.817   */11.573        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[32]/D    1
CLK(R)->CLK(R)	15.817   */11.573        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[33]/D    1
CLK(R)->CLK(R)	15.812   */11.574        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.574        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.574        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */11.574        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[20]/D    1
CLK(R)->CLK(R)	15.920   11.574/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[32]/D    1
CLK(R)->CLK(R)	15.812   */11.575        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[21]/D    1
CLK(R)->CLK(R)	15.817   */11.575        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[44]/D    1
CLK(R)->CLK(R)	15.920   11.575/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[19]/D    1
CLK(R)->CLK(R)	15.817   */11.575        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.575/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[0]/D    1
CLK(R)->CLK(R)	15.812   */11.575        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[54]/D    1
CLK(R)->CLK(R)	15.812   */11.575        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[22]/D    1
CLK(R)->CLK(R)	15.920   11.576/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[37]/D    1
CLK(R)->CLK(R)	15.811   */11.576        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[17]/D    1
CLK(R)->CLK(R)	15.812   */11.576        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[23]/D    1
CLK(R)->CLK(R)	15.812   */11.576        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.576/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[3]/D    1
CLK(R)->CLK(R)	15.919   11.576/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[8]/D    1
CLK(R)->CLK(R)	15.919   11.577/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[83]/D    1
CLK(R)->CLK(R)	15.920   11.577/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[1]/D    1
CLK(R)->CLK(R)	15.812   */11.577        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.577/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[38]/D    1
CLK(R)->CLK(R)	15.919   11.577/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[76]/D    1
CLK(R)->CLK(R)	15.919   11.578/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[75]/D    1
CLK(R)->CLK(R)	15.811   */11.578        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[9]/D    1
CLK(R)->CLK(R)	15.817   */11.578        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[26]/D    1
CLK(R)->CLK(R)	15.811   */11.579        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.579/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[20]/D    1
CLK(R)->CLK(R)	15.812   */11.579        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[53]/D    1
CLK(R)->CLK(R)	15.812   */11.579        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */11.579        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[12]/D    1
CLK(R)->CLK(R)	15.811   */11.579        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[31]/D    1
CLK(R)->CLK(R)	15.812   */11.579        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[16]/D    1
CLK(R)->CLK(R)	15.812   */11.579        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[11]/D    1
CLK(R)->CLK(R)	15.875   11.580/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.812   */11.580        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[15]/D    1
CLK(R)->CLK(R)	15.920   11.581/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[5]/D    1
CLK(R)->CLK(R)	15.920   11.581/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[79]/D    1
CLK(R)->CLK(R)	15.875   11.581/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.581/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[9]/D    1
CLK(R)->CLK(R)	15.875   11.582/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.919   11.582/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[98]/D    1
CLK(R)->CLK(R)	15.840   */11.582        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[7]/D    1
CLK(R)->CLK(R)	15.812   */11.582        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.582/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[7]/D    1
CLK(R)->CLK(R)	15.875   11.583/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.919   11.583/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[82]/D    1
CLK(R)->CLK(R)	15.920   11.583/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[51]/D    1
CLK(R)->CLK(R)	15.919   11.583/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[78]/D    1
CLK(R)->CLK(R)	15.920   11.583/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.584        */0.161         my_fpu_double/i_fpu_sub/diff_reg[15]/D    1
CLK(R)->CLK(R)	15.920   11.584/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[81]/D    1
CLK(R)->CLK(R)	15.875   11.584/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.585/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[80]/D    1
CLK(R)->CLK(R)	15.876   11.585/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.585/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.876   11.585/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.585/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.586/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.586/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.920   11.586/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[77]/D    1
CLK(R)->CLK(R)	15.876   11.587/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.588/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.588/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.588/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.877   11.589/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.919   11.589/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[74]/D    1
CLK(R)->CLK(R)	15.875   11.589/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */11.589        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.875   11.590/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.875   11.590/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.875   11.590/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.591/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.902   11.591/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.877   11.591/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.591/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.877   11.592/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.592/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.593/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[67]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.593/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.920   11.593/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[68]/D    1
CLK(R)->CLK(R)	15.877   11.594/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.877   11.594/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.595/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[97]/D    1
CLK(R)->CLK(R)	15.920   11.595/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[99]/D    1
CLK(R)->CLK(R)	15.876   11.595/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.595/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.920   11.597/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[41]/D    1
CLK(R)->CLK(R)	15.877   11.597/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.876   11.598/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.919   11.598/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[66]/D    1
CLK(R)->CLK(R)	15.920   11.598/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[104]/D    1
CLK(R)->CLK(R)	15.876   11.599/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.599/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.599/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.600/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.600/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.877   11.600/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.600/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */11.600        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.601/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.601/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.601/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[64]/D    1
CLK(R)->CLK(R)	15.877   11.602/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.603/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[52]/D    1
CLK(R)->CLK(R)	15.920   11.603/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.603/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */11.603        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.604/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.604/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.604/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   11.605/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.605/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.606/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.876   11.607/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   11.607/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.608/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[29]/D    1
CLK(R)->CLK(R)	15.920   11.608/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[27]/D    1
CLK(R)->CLK(R)	15.876   11.608/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.608/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.608/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.609        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.610/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.610/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */11.610        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.612/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.876   11.612/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.876   11.613/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   11.614/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */11.614        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */11.617        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.617/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.618        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.630        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[13]/D    1
CLK(R)->CLK(R)	15.805   */11.643        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/D    1
CLK(R)->CLK(R)	15.805   */11.644        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/D    1
CLK(R)->CLK(R)	15.805   */11.644        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/D    1
CLK(R)->CLK(R)	15.806   */11.644        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/D    1
CLK(R)->CLK(R)	15.806   */11.645        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/D    1
CLK(R)->CLK(R)	15.806   */11.646        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/D    1
CLK(R)->CLK(R)	15.806   */11.646        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/D    1
CLK(R)->CLK(R)	15.806   */11.646        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/D    1
CLK(R)->CLK(R)	15.806   */11.647        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/D    1
CLK(R)->CLK(R)	15.806   */11.647        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */11.674        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[7]/D    1
CLK(R)->CLK(R)	15.812   */11.698        */0.188         my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/D    1
CLK(R)->CLK(R)	15.889   11.700/*        0.111/*         my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/D    1
CLK(R)->CLK(R)	15.890   11.701/*        0.110/*         my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/D    1
CLK(R)->CLK(R)	15.905   11.722/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.905   11.723/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.904   11.723/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.905   11.723/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.905   11.724/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.904   11.724/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.904   11.725/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.904   11.725/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.904   11.725/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.906   11.726/*        0.094/*         my_fpu_double/i_fpu_add/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.905   11.726/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */11.735        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */11.740        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */11.746        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[6]/D    1
CLK(R)->CLK(R)	15.921   11.749/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.753/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[17]/D    1
CLK(R)->CLK(R)	15.877   11.755/*        0.123/*         my_fpu_double/i_fpu_mul/product_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.921   11.756/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.756/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.757/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.757/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.757/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.757/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[19]/D    1
CLK(R)->CLK(R)	15.921   11.758/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.758/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[9]/D    1
CLK(R)->CLK(R)	15.922   11.758/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.758/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.758/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[10]/D    1
CLK(R)->CLK(R)	15.888   11.759/*        0.112/*         my_fpu_double/i_fpu_mul/sign_reg/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[22]/D    1
CLK(R)->CLK(R)	15.921   11.759/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[12]/D    1
CLK(R)->CLK(R)	15.922   11.760/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[8]/D    1
CLK(R)->CLK(R)	15.921   11.760/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.760/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[20]/D    1
CLK(R)->CLK(R)	15.921   11.760/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   11.761/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[15]/D    1
CLK(R)->CLK(R)	15.922   11.761/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[16]/D    1
CLK(R)->CLK(R)	15.922   11.761/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.761/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.922   11.761/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[9]/D    1
CLK(R)->CLK(R)	15.921   11.761/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[21]/D    1
CLK(R)->CLK(R)	15.921   11.761/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.922   11.762/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[11]/D    1
CLK(R)->CLK(R)	15.922   11.762/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[13]/D    1
CLK(R)->CLK(R)	15.922   11.762/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.763/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.890   11.763/*        0.110/*         my_fpu_double/i_fpu_mul/a_is_norm_reg/D    1
CLK(R)->CLK(R)	15.922   11.763/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.889   11.764/*        0.111/*         my_fpu_double/i_fpu_mul/product_lsb_reg/D    1
CLK(R)->CLK(R)	15.839   */11.764        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[13]/D    1
CLK(R)->CLK(R)	15.891   11.765/*        0.109/*         my_fpu_double/i_fpu_mul/b_is_norm_reg/D    1
CLK(R)->CLK(R)	15.922   11.765/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.886   11.766/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[19]/D    1
CLK(R)->CLK(R)	15.890   11.767/*        0.110/*         my_fpu_double/i_fpu_mul/in_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */11.768        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[14]/D    1
CLK(R)->CLK(R)	15.886   11.770/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[20]/D    1
CLK(R)->CLK(R)	15.886   11.771/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[13]/D    1
CLK(R)->CLK(R)	15.887   11.771/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[11]/D    1
CLK(R)->CLK(R)	15.886   11.772/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[16]/D    1
CLK(R)->CLK(R)	15.887   11.773/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[18]/D    1
CLK(R)->CLK(R)	15.887   11.774/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[21]/D    1
CLK(R)->CLK(R)	15.887   11.775/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[23]/D    1
CLK(R)->CLK(R)	15.888   11.776/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[17]/D    1
CLK(R)->CLK(R)	15.887   11.777/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[12]/D    1
CLK(R)->CLK(R)	15.887   11.778/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[15]/D    1
CLK(R)->CLK(R)	15.888   11.778/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[22]/D    1
CLK(R)->CLK(R)	15.887   11.778/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[27]/D    1
CLK(R)->CLK(R)	15.887   11.779/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[24]/D    1
CLK(R)->CLK(R)	15.919   11.780/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.888   11.780/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[14]/D    1
CLK(R)->CLK(R)	15.887   11.780/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[29]/D    1
CLK(R)->CLK(R)	15.886   11.780/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[32]/D    1
CLK(R)->CLK(R)	15.887   11.780/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[33]/D    1
CLK(R)->CLK(R)	15.919   11.781/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.887   11.781/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[26]/D    1
CLK(R)->CLK(R)	15.888   11.782/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[25]/D    1
CLK(R)->CLK(R)	15.887   11.782/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[35]/D    1
CLK(R)->CLK(R)	15.887   11.782/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[30]/D    1
CLK(R)->CLK(R)	15.887   11.782/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[28]/D    1
CLK(R)->CLK(R)	15.887   11.783/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[50]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[52]/D    1
CLK(R)->CLK(R)	15.887   11.784/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.919   11.785/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.919   11.785/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.919   11.785/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.887   11.786/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.919   11.786/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[43]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.887   11.787/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[44]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.919   11.788/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.919   11.788/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[51]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.919   11.788/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.888   11.788/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.921   11.789/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.888   11.790/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[38]/D    1
CLK(R)->CLK(R)	15.919   11.790/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[53]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.791/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[42]/D    1
CLK(R)->CLK(R)	15.920   11.791/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.791/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[46]/D    1
CLK(R)->CLK(R)	15.920   11.792/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.792/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.792/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.792/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[45]/D    1
CLK(R)->CLK(R)	15.919   11.792/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.792/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[54]/D    1
CLK(R)->CLK(R)	15.920   11.793/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[49]/D    1
CLK(R)->CLK(R)	15.921   11.793/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.888   11.793/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[40]/D    1
CLK(R)->CLK(R)	15.921   11.793/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.920   11.794/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.794/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[47]/D    1
CLK(R)->CLK(R)	15.921   11.795/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.920   11.795/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.921   11.796/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.923   11.797/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */11.800        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[12]/D    1
CLK(R)->CLK(R)	15.923   11.810/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */11.821        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.824        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.830        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[8]/D    1
CLK(R)->CLK(R)	15.885   11.835/*        0.115/*         my_fpu_double/i_fpu_mul/product_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */11.845        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.848        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.851        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.852        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */11.852        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.852        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */11.854        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */11.854        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */11.854        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.854        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */11.854        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */11.855        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.855        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */11.856        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.857        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.839   */11.857        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_sub/diff_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.859        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */11.859        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.860        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */11.860        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */11.861        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.839   */11.863        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.866        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */11.866        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.868        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[12]/D    1
CLK(R)->CLK(R)	15.875   11.879/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.883/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */11.883        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.886        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[12]/D    1
CLK(R)->CLK(R)	15.924   11.886/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.887/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.890/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.892/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */11.911        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.912        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.918        */0.161         my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/D    1
CLK(R)->CLK(R)	15.875   11.941/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.875   11.946/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.946/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */11.947        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[6]/D    1
CLK(R)->CLK(R)	15.876   11.948/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.950/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.950/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.950/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.951/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.876   11.951/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.877   11.952/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.877   11.952/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.877   11.952/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.875   11.954/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.876   11.954/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.954/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.954/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.956/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.956/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.956/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.878   11.957/*        0.122/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */11.957        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[10]/D    1
CLK(R)->CLK(R)	15.877   11.958/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.958/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.958/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.877   11.958/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.876   11.958/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.877   11.959/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.960/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.960/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.876   11.960/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.963/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.963/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.876   11.964/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.877   11.965/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.965/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.965/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.966/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.889   11.966/*        0.111/*         my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.877   11.966/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.966/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.877   11.967/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.967/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.968/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.968/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.876   11.968/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.968/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.970        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[31]/D    1
CLK(R)->CLK(R)	15.923   11.982/*        0.077/*         my_fpu_double/i_fpu_mul/product_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.875   11.989/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.875   11.994/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.995/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.996/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.876   11.996/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.998/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.876   11.999/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.999/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.001/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.002/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.003/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.877   12.003/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.003        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.003/*        0.124/*         my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/D    1
CLK(R)->CLK(R)	15.876   12.004/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.877   12.004/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.877   12.005/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */12.006        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.006/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.009/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.009/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.877   12.009/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.014/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.026        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.030/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[11]/D    1
CLK(R)->CLK(R)	15.886   12.069/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[30]/D    1
CLK(R)->CLK(R)	15.885   12.074/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[23]/D    1
CLK(R)->CLK(R)	15.886   12.074/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[28]/D    1
CLK(R)->CLK(R)	15.886   12.078/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[31]/D    1
CLK(R)->CLK(R)	15.885   12.079/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */12.081        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[30]/D    1
CLK(R)->CLK(R)	15.886   12.083/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[27]/D    1
CLK(R)->CLK(R)	15.895   12.083/*        0.105/*         my_fpu_double/i_fpu_sub/diff_1_reg[33]/D    1
CLK(R)->CLK(R)	15.896   12.084/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[34]/D    1
CLK(R)->CLK(R)	15.890   12.085/*        0.110/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.885   12.086/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[16]/D    1
CLK(R)->CLK(R)	15.885   12.090/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[26]/D    1
CLK(R)->CLK(R)	15.896   12.090/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[32]/D    1
CLK(R)->CLK(R)	15.892   12.091/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.886   12.093/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[29]/D    1
CLK(R)->CLK(R)	15.893   12.093/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.886   12.093/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[25]/D    1
CLK(R)->CLK(R)	15.885   12.096/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.096        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[10]/D    1
CLK(R)->CLK(R)	15.894   12.097/*        0.106/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.895   12.099/*        0.105/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.895   12.100/*        0.105/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.897   12.103/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */12.106        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.108        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[7]/D    1
CLK(R)->CLK(R)	15.896   12.108/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[35]/D    1
CLK(R)->CLK(R)	15.919   12.113/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[73]/D    1
CLK(R)->CLK(R)	15.919   12.113/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[63]/D    1
CLK(R)->CLK(R)	15.919   12.116/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[100]/D    1
CLK(R)->CLK(R)	15.920   12.116/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[96]/D    1
CLK(R)->CLK(R)	15.919   12.117/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[103]/D    1
CLK(R)->CLK(R)	15.919   12.118/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[92]/D    1
CLK(R)->CLK(R)	15.919   12.119/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[90]/D    1
CLK(R)->CLK(R)	15.919   12.119/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[71]/D    1
CLK(R)->CLK(R)	15.919   12.119/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[95]/D    1
CLK(R)->CLK(R)	15.920   12.121/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[101]/D    1
CLK(R)->CLK(R)	15.840   */12.121        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */12.122        */0.190         my_fpu_double/i_fpu_sub/minuend_reg[28]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[93]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[65]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */12.122        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[11]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[58]/D    1
CLK(R)->CLK(R)	15.920   12.123/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[84]/D    1
CLK(R)->CLK(R)	15.920   12.123/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[72]/D    1
CLK(R)->CLK(R)	15.919   12.123/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[70]/D    1
CLK(R)->CLK(R)	15.920   12.123/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[94]/D    1
CLK(R)->CLK(R)	15.919   12.124/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[91]/D    1
CLK(R)->CLK(R)	15.920   12.124/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[85]/D    1
CLK(R)->CLK(R)	15.920   12.125/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[69]/D    1
CLK(R)->CLK(R)	15.884   12.125/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.125/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[62]/D    1
CLK(R)->CLK(R)	15.919   12.125/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[61]/D    1
CLK(R)->CLK(R)	15.919   12.127/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[54]/D    1
CLK(R)->CLK(R)	15.811   */12.127        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[3]/D    1
CLK(R)->CLK(R)	15.811   */12.127        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */12.127        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.127/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[86]/D    1
CLK(R)->CLK(R)	15.919   12.127/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[88]/D    1
CLK(R)->CLK(R)	15.920   12.127/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[60]/D    1
CLK(R)->CLK(R)	15.919   12.127/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[56]/D    1
CLK(R)->CLK(R)	15.811   */12.128        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[14]/D    1
CLK(R)->CLK(R)	15.811   */12.128        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[13]/D    1
CLK(R)->CLK(R)	15.811   */12.128        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[46]/D    1
CLK(R)->CLK(R)	15.811   */12.128        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[30]/D    1
CLK(R)->CLK(R)	15.884   12.129/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.812   */12.129        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[6]/D    1
CLK(R)->CLK(R)	15.814   */12.129        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.129/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[59]/D    1
CLK(R)->CLK(R)	15.812   */12.130        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[4]/D    1
CLK(R)->CLK(R)	15.811   */12.130        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[12]/D    1
CLK(R)->CLK(R)	15.812   */12.130        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[7]/D    1
CLK(R)->CLK(R)	15.812   */12.130        */0.188         my_fpu_double/i_fpu_sub/minuend_reg[15]/D    1
CLK(R)->CLK(R)	15.814   */12.130        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.130/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[89]/D    1
CLK(R)->CLK(R)	15.814   */12.130        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[34]/D    1
CLK(R)->CLK(R)	15.812   */12.130        */0.188         my_fpu_double/i_fpu_sub/minuend_reg[29]/D    1
CLK(R)->CLK(R)	15.919   12.130/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[55]/D    1
CLK(R)->CLK(R)	15.920   12.131/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[87]/D    1
CLK(R)->CLK(R)	15.815   */12.131        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[41]/D    1
CLK(R)->CLK(R)	15.815   */12.131        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[47]/D    1
CLK(R)->CLK(R)	15.812   */12.131        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[2]/D    1
CLK(R)->CLK(R)	15.815   */12.131        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[39]/D    1
CLK(R)->CLK(R)	15.812   */12.131        */0.188         my_fpu_double/i_fpu_sub/minuend_reg[26]/D    1
CLK(R)->CLK(R)	15.920   12.131/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[22]/D    1
CLK(R)->CLK(R)	15.885   12.131/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.815   */12.131        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[50]/D    1
CLK(R)->CLK(R)	15.812   */12.131        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.131/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[105]/D    1
CLK(R)->CLK(R)	15.920   12.132/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[25]/D    1
CLK(R)->CLK(R)	15.815   */12.132        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[36]/D    1
CLK(R)->CLK(R)	15.920   12.132/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[53]/D    1
CLK(R)->CLK(R)	15.815   */12.132        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[45]/D    1
CLK(R)->CLK(R)	15.814   */12.132        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[25]/D    1
CLK(R)->CLK(R)	15.815   */12.132        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[37]/D    1
CLK(R)->CLK(R)	15.920   12.133/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[23]/D    1
CLK(R)->CLK(R)	15.920   12.133/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[24]/D    1
CLK(R)->CLK(R)	15.816   */12.133        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[43]/D    1
CLK(R)->CLK(R)	15.816   */12.134        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[42]/D    1
CLK(R)->CLK(R)	15.819   */12.134        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.134/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[57]/D    1
CLK(R)->CLK(R)	15.815   */12.134        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[16]/D    1
CLK(R)->CLK(R)	15.815   */12.134        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[32]/D    1
CLK(R)->CLK(R)	15.815   */12.135        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[38]/D    1
CLK(R)->CLK(R)	15.920   12.135/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[14]/D    1
CLK(R)->CLK(R)	15.815   */12.135        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[17]/D    1
CLK(R)->CLK(R)	15.815   */12.135        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[24]/D    1
CLK(R)->CLK(R)	15.815   */12.136        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[18]/D    1
CLK(R)->CLK(R)	15.815   */12.136        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.136/*        0.079/*         my_fpu_double/i_fpu_mul/product_5_reg[26]/D    1
CLK(R)->CLK(R)	15.819   */12.137        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[40]/D    1
CLK(R)->CLK(R)	15.815   */12.137        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[21]/D    1
CLK(R)->CLK(R)	15.819   */12.137        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */12.137        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.138/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[8]/D    1
CLK(R)->CLK(R)	15.818   */12.138        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[4]/D    1
CLK(R)->CLK(R)	15.819   */12.138        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.140/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[15]/D    1
CLK(R)->CLK(R)	15.920   12.141/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */12.141        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.141        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.141        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[22]/D    1
CLK(R)->CLK(R)	15.819   */12.142        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[11]/D    1
CLK(R)->CLK(R)	15.891   12.144/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.145        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.145        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[35]/D    1
CLK(R)->CLK(R)	15.815   */12.145        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.819   */12.146        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[5]/D    1
CLK(R)->CLK(R)	15.816   */12.146        */0.184         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.815   */12.147        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */12.147        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[5]/D    1
CLK(R)->CLK(R)	15.820   */12.147        */0.180         my_fpu_double/i_fpu_sub/minuend_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.148        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[9]/D    1
CLK(R)->CLK(R)	15.816   */12.149        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.816   */12.151        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */12.152        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[6]/D    1
CLK(R)->CLK(R)	15.816   */12.152        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.816   */12.152        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.816   */12.154        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.816   */12.154        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.816   */12.155        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.816   */12.155        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.818   */12.156        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.816   */12.156        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.817   */12.157        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.818   */12.157        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.817   */12.158        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.818   */12.158        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.818   */12.158        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.819   */12.158        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.818   */12.159        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.818   */12.159        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.818   */12.161        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.819   */12.162        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.819   */12.162        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.818   */12.163        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.819   */12.165        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.819   */12.165        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.818   */12.165        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.819   */12.166        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */12.167        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.167        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.819   */12.167        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.818   */12.168        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */12.169        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.169        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.819   */12.171        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.818   */12.171        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.814   */12.172        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.172        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */12.172        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */12.172        */0.161         my_fpu_double/i_fpu_sub/diff_reg[13]/D    1
CLK(R)->CLK(R)	15.814   */12.172        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.814   */12.173        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.818   */12.173        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.815   */12.174        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.815   */12.174        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.818   */12.174        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.815   */12.174        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.175        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.815   */12.176        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.814   */12.177        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.814   */12.178        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.815   */12.181        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.183        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.185/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.807   */12.185        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/D    1
CLK(R)->CLK(R)	15.807   */12.187        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */12.187        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */12.188        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[29]/D    1
CLK(R)->CLK(R)	15.807   */12.188        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/D    1
CLK(R)->CLK(R)	15.807   */12.188        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/D    1
CLK(R)->CLK(R)	15.920   12.188/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.811   */12.189        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/D    1
CLK(R)->CLK(R)	15.808   */12.189        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/D    1
CLK(R)->CLK(R)	15.811   */12.189        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/D    1
CLK(R)->CLK(R)	15.808   */12.190        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */12.190        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/D    1
CLK(R)->CLK(R)	15.919   12.190/*        0.081/*         my_fpu_double/i_fpu_add/small_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.812   */12.190        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/D    1
CLK(R)->CLK(R)	15.921   12.191/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.812   */12.191        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/D    1
CLK(R)->CLK(R)	15.812   */12.191        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/D    1
CLK(R)->CLK(R)	15.812   */12.191        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/D    1
CLK(R)->CLK(R)	15.808   */12.191        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/D    1
CLK(R)->CLK(R)	15.920   12.191/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.891   12.191/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[49]/D    1
CLK(R)->CLK(R)	15.890   12.192/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[45]/D    1
CLK(R)->CLK(R)	15.808   */12.192        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.812   */12.192        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/D    1
CLK(R)->CLK(R)	15.812   */12.192        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.808   */12.192        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.812   */12.193        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/D    1
CLK(R)->CLK(R)	15.812   */12.193        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.812   */12.193        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/D    1
CLK(R)->CLK(R)	15.812   */12.193        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.808   */12.193        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/D    1
CLK(R)->CLK(R)	15.812   */12.193        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.812   */12.194        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/D    1
CLK(R)->CLK(R)	15.890   12.194/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[44]/D    1
CLK(R)->CLK(R)	15.812   */12.194        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/D    1
CLK(R)->CLK(R)	15.812   */12.194        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/D    1
CLK(R)->CLK(R)	15.890   12.194/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[64]/D    1
CLK(R)->CLK(R)	15.812   */12.194        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.919   12.194/*        0.081/*         my_fpu_double/i_fpu_add/small_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.920   12.194/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[47]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.891   12.195/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[58]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.891   12.195/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[56]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[50]/D    1
CLK(R)->CLK(R)	15.890   12.195/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.196/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.196/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.196/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[52]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.196/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.197/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.197/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.198/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[53]/D    1
CLK(R)->CLK(R)	15.892   12.198/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.198/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[55]/D    1
CLK(R)->CLK(R)	15.891   12.198/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[46]/D    1
CLK(R)->CLK(R)	15.891   12.198/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[63]/D    1
CLK(R)->CLK(R)	15.921   12.198/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.893   12.198/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[47]/D    1
CLK(R)->CLK(R)	15.817   */12.198        */0.183         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/D    1
CLK(R)->CLK(R)	15.893   12.199/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.199/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.891   12.199/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[69]/D    1
CLK(R)->CLK(R)	15.891   12.199/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.199/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.891   12.199/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[60]/D    1
CLK(R)->CLK(R)	15.920   12.199/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.893   12.199/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[48]/D    1
CLK(R)->CLK(R)	15.892   12.199/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[62]/D    1
CLK(R)->CLK(R)	15.891   12.199/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.200/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.920   12.200/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.200/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.200/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.200/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.920   12.200/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.920   12.201/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.201/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.201/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.201/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.201/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.893   12.202/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.202/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.893   12.202/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[57]/D    1
CLK(R)->CLK(R)	15.920   12.202/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.892   12.202/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[70]/D    1
CLK(R)->CLK(R)	15.891   12.202/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[74]/D    1
CLK(R)->CLK(R)	15.921   12.202/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.892   12.202/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[68]/D    1
CLK(R)->CLK(R)	15.818   */12.202        */0.182         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/D    1
CLK(R)->CLK(R)	15.892   12.202/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[72]/D    1
CLK(R)->CLK(R)	15.892   12.202/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[61]/D    1
CLK(R)->CLK(R)	15.894   12.202/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[50]/D    1
CLK(R)->CLK(R)	15.893   12.203/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[65]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.894   12.203/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[52]/D    1
CLK(R)->CLK(R)	15.809   */12.203        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/D    1
CLK(R)->CLK(R)	15.894   12.204/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[55]/D    1
CLK(R)->CLK(R)	15.892   12.204/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[71]/D    1
CLK(R)->CLK(R)	15.893   12.204/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[66]/D    1
CLK(R)->CLK(R)	15.818   */12.205        */0.182         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/D    1
CLK(R)->CLK(R)	15.892   12.205/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[75]/D    1
CLK(R)->CLK(R)	15.893   12.205/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[67]/D    1
CLK(R)->CLK(R)	15.894   12.205/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[59]/D    1
CLK(R)->CLK(R)	15.891   12.205/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[78]/D    1
CLK(R)->CLK(R)	15.818   */12.205        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/D    1
CLK(R)->CLK(R)	15.893   12.206/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[73]/D    1
CLK(R)->CLK(R)	15.818   */12.206        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */12.206        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/D    1
CLK(R)->CLK(R)	15.818   */12.207        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */12.208        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/D    1
CLK(R)->CLK(R)	15.897   12.209/*        0.103/*         my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/D    1
CLK(R)->CLK(R)	15.898   12.210/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_by_0_reg/D    1
CLK(R)->CLK(R)	15.809   */12.210        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/D    1
CLK(R)->CLK(R)	15.893   12.210/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[76]/D    1
CLK(R)->CLK(R)	15.809   */12.211        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/D    1
CLK(R)->CLK(R)	15.809   */12.212        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/D    1
CLK(R)->CLK(R)	15.893   12.212/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[83]/D    1
CLK(R)->CLK(R)	15.892   12.212/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[84]/D    1
CLK(R)->CLK(R)	15.809   */12.212        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/D    1
CLK(R)->CLK(R)	15.894   12.212/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[77]/D    1
CLK(R)->CLK(R)	15.819   */12.212        */0.181         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/D    1
CLK(R)->CLK(R)	15.818   */12.213        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/D    1
CLK(R)->CLK(R)	15.889   12.213/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[101]/D    1
CLK(R)->CLK(R)	15.809   */12.213        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/D    1
CLK(R)->CLK(R)	15.893   12.213/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[80]/D    1
CLK(R)->CLK(R)	15.898   12.213/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/D    1
CLK(R)->CLK(R)	15.893   12.214/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[79]/D    1
CLK(R)->CLK(R)	15.819   */12.214        */0.181         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.214/*        0.078/*         my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.818   */12.215        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/D    1
CLK(R)->CLK(R)	15.809   */12.215        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/D    1
CLK(R)->CLK(R)	15.894   12.215/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[81]/D    1
CLK(R)->CLK(R)	15.891   12.215/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[100]/D    1
CLK(R)->CLK(R)	15.892   12.216/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[86]/D    1
CLK(R)->CLK(R)	15.819   */12.216        */0.181         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/D    1
CLK(R)->CLK(R)	15.893   12.216/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[87]/D    1
CLK(R)->CLK(R)	15.893   12.216/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.216/*        0.078/*         my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.810   */12.217        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/D    1
CLK(R)->CLK(R)	15.898   12.217/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_by_inf_reg/D    1
CLK(R)->CLK(R)	15.894   12.218/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[85]/D    1
CLK(R)->CLK(R)	15.898   12.218/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_inf_reg/D    1
CLK(R)->CLK(R)	15.891   12.219/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[95]/D    1
CLK(R)->CLK(R)	15.893   12.220/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[91]/D    1
CLK(R)->CLK(R)	15.809   */12.220        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/D    1
CLK(R)->CLK(R)	15.893   12.221/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[89]/D    1
CLK(R)->CLK(R)	15.893   12.221/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[90]/D    1
CLK(R)->CLK(R)	15.898   12.221/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_uf_reg/D    1
CLK(R)->CLK(R)	15.893   12.222/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[92]/D    1
CLK(R)->CLK(R)	15.893   12.222/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[88]/D    1
CLK(R)->CLK(R)	15.892   12.222/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[99]/D    1
CLK(R)->CLK(R)	15.892   12.223/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[96]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[8]/D    1
CLK(R)->CLK(R)	15.893   12.225/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[93]/D    1
CLK(R)->CLK(R)	15.920   12.226/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.892   12.226/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[97]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.893   12.227/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[94]/D    1
CLK(R)->CLK(R)	15.813   */12.228        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/D    1
CLK(R)->CLK(R)	15.813   */12.229        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.892   12.229/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[102]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.893   12.232/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[105]/D    1
CLK(R)->CLK(R)	15.840   */12.232        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.814   */12.232        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.233/*        0.078/*         my_fpu_double/i_fpu_sub/diff_1_reg[22]/D    1
CLK(R)->CLK(R)	15.893   12.233/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[104]/D    1
CLK(R)->CLK(R)	15.893   12.233/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[98]/D    1
CLK(R)->CLK(R)	15.921   12.233/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.233/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.233/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.233/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.235/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.235/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.235/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.236/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.237/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.237/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.237/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.238/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.238/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.239/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.894   12.239/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[103]/D    1
CLK(R)->CLK(R)	15.922   12.239/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.239/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.239/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.239/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.240/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.240/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.240/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.241/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.241/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.241/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.242/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.242/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.244/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[0]/D    1
CLK(R)->CLK(R)	15.831   */12.244        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.245/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.831   */12.247        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[18]/D    1
CLK(R)->CLK(R)	15.831   */12.248        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[13]/D    1
CLK(R)->CLK(R)	15.831   */12.249        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */12.249        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[10]/D    1
CLK(R)->CLK(R)	15.832   */12.249        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[17]/D    1
CLK(R)->CLK(R)	15.832   */12.250        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.250/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.832   */12.251        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[14]/D    1
CLK(R)->CLK(R)	15.832   */12.251        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[20]/D    1
CLK(R)->CLK(R)	15.831   */12.252        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[12]/D    1
CLK(R)->CLK(R)	15.832   */12.252        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[16]/D    1
CLK(R)->CLK(R)	15.832   */12.252        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[27]/D    1
CLK(R)->CLK(R)	15.832   */12.252        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.253/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.832   */12.253        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[15]/D    1
CLK(R)->CLK(R)	15.832   */12.253        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.254/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.254/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.254/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.831   */12.255        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.255/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.832   */12.255        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.256/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.256/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.256/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.256/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */12.256        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.256/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.256/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.832   */12.257        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.257/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[46]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.832   */12.258        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[31]/D    1
CLK(R)->CLK(R)	15.832   */12.258        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.832   */12.258        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[46]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */12.259        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.259/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.832   */12.259        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.259/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.832   */12.259        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.260/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[37]/D    1
CLK(R)->CLK(R)	15.832   */12.260        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.260/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.260/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.261/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.261/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.920   12.261/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.261/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.262/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.262/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.264/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.264/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.264/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.922   12.264/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.264/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.265/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.265/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.265/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[46]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.267/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.267/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.267/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.267/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[39]/D    1
CLK(R)->CLK(R)	15.920   12.268/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.269/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[48]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.274/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.274/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.274/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.274/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.274/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.274/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.275/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.275/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.275/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.275/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.276/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.276/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.277/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.277/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.277/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */12.277        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.277/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.277/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */12.278        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.278/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.278/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.278/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.279/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.279/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.279/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.280/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[20]/D    1
CLK(R)->CLK(R)	15.922   12.280/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.281/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.282/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.283/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.283/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.285/*        0.078/*         my_fpu_double/i_fpu_add/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.287/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.287/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.288/*        0.111/*         my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/D    1
CLK(R)->CLK(R)	15.922   12.289/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.290        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.291        */0.161         my_fpu_double/i_fpu_add/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.925   12.292/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.296/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.297/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.875   12.298/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */12.298        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[28]/D    1
CLK(R)->CLK(R)	15.924   12.299/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.303/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.896   12.304/*        0.104/*         my_fpu_double/i_fpu_exceptions/multiply_reg/D    1
CLK(R)->CLK(R)	15.924   12.304/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.304/*        0.102/*         my_fpu_double/i_fpu_exceptions/divide_reg/D    1
CLK(R)->CLK(R)	15.840   */12.306        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[4]/D    1
CLK(R)->CLK(R)	15.898   12.306/*        0.102/*         my_fpu_double/i_fpu_exceptions/subtract_reg/D    1
CLK(R)->CLK(R)	15.924   12.307/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.307/*        0.075/*         my_fpu_double/i_fpu_add/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.308/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.897   12.308/*        0.103/*         my_fpu_double/i_fpu_exceptions/add_reg/D    1
CLK(R)->CLK(R)	15.877   12.308/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[6]/D    1
CLK(R)->CLK(R)	15.898   12.308/*        0.102/*         my_fpu_double/i_fpu_exceptions/mul_uf_reg/D    1
CLK(R)->CLK(R)	15.925   12.308/*        0.075/*         my_fpu_double/i_fpu_add/sign_reg/D    1
CLK(R)->CLK(R)	15.925   12.308/*        0.075/*         my_fpu_double/i_fpu_add/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.876   12.322/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[7]/D    1
CLK(R)->CLK(R)	15.897   12.337/*        0.103/*         my_fpu_double/i_fpu_exceptions/mul_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */12.338        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.341/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.344        */0.161         my_fpu_double/i_fpu_sub/diff_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[5]/D    1
CLK(R)->CLK(R)	15.876   12.347/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.876   12.350/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.876   12.350/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.351/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.876   12.351/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.351/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.873   12.351/*        0.127/*         my_fpu_double/i_fpu_sub/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.351/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.352/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.353/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.353/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.876   12.353/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.353/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.354/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.354/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.354/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.355/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.355/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.357/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.357/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.357/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.358/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.358/*        0.125/*         my_fpu_double/i_fpu_sub/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.358/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.359/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.359/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.359/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.359/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.360/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.360/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.360/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.361/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.361/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.362/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.362/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.362/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.363/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.364/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.364/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.365/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.365/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.366/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.367/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.368/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.368/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.369/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.370/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.875   12.371/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.372/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.373/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.875   12.374/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[43]/D    1
CLK(R)->CLK(R)	15.877   12.374/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.375/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.375/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.375/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.376/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.376/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.875   12.377/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[31]/D    1
CLK(R)->CLK(R)	15.875   12.377/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[32]/D    1
CLK(R)->CLK(R)	15.876   12.377/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[44]/D    1
CLK(R)->CLK(R)	15.875   12.377/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[36]/D    1
CLK(R)->CLK(R)	15.876   12.377/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[47]/D    1
CLK(R)->CLK(R)	15.876   12.377/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[12]/D    1
CLK(R)->CLK(R)	15.876   12.377/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[45]/D    1
CLK(R)->CLK(R)	15.875   12.377/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[33]/D    1
CLK(R)->CLK(R)	15.923   12.378/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[32]/D    1
CLK(R)->CLK(R)	15.876   12.378/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[13]/D    1
CLK(R)->CLK(R)	15.923   12.379/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[33]/D    1
CLK(R)->CLK(R)	15.875   12.379/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[42]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[48]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[11]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[35]/D    1
CLK(R)->CLK(R)	15.875   12.379/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[30]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[14]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[15]/D    1
CLK(R)->CLK(R)	15.876   12.380/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[17]/D    1
CLK(R)->CLK(R)	15.876   12.380/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[16]/D    1
CLK(R)->CLK(R)	15.876   12.380/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[37]/D    1
CLK(R)->CLK(R)	15.876   12.380/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[49]/D    1
CLK(R)->CLK(R)	15.876   12.380/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.380/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[50]/D    1
CLK(R)->CLK(R)	15.877   12.381/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[39]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[7]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[41]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[40]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.381/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.382/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.382/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.382/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.382/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[29]/D    1
CLK(R)->CLK(R)	15.876   12.382/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */12.382        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.382/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[5]/D    1
CLK(R)->CLK(R)	15.876   12.382/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[20]/D    1
CLK(R)->CLK(R)	15.876   12.383/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[18]/D    1
CLK(R)->CLK(R)	15.875   12.383/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[28]/D    1
CLK(R)->CLK(R)	15.876   12.383/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[51]/D    1
CLK(R)->CLK(R)	15.876   12.383/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[38]/D    1
CLK(R)->CLK(R)	15.876   12.384/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.385/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.385/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.385/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[2]/D    1
CLK(R)->CLK(R)	15.876   12.389/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[27]/D    1
CLK(R)->CLK(R)	15.923   12.390/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */12.392        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[6]/D    1
CLK(R)->CLK(R)	15.902   12.392/*        0.098/*         my_fpu_double/i_fpu_sub/diff_1_reg[53]/D    1
CLK(R)->CLK(R)	15.807   */12.394        */0.193         my_fpu_double/i_fpu_exceptions/a_NaN_reg/D    1
CLK(R)->CLK(R)	15.876   12.397/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[21]/D    1
CLK(R)->CLK(R)	15.925   12.398/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */12.401        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.404        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.404        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[7]/D    1
CLK(R)->CLK(R)	15.925   12.405/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[47]/D    1
CLK(R)->CLK(R)	15.925   12.407/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[46]/D    1
CLK(R)->CLK(R)	15.884   12.409/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[104]/D    1
CLK(R)->CLK(R)	15.924   12.410/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.410/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.411        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[27]/D    1
CLK(R)->CLK(R)	15.806   */12.412        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/D    1
CLK(R)->CLK(R)	15.924   12.413/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[28]/D    1
CLK(R)->CLK(R)	15.884   12.414/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[74]/D    1
CLK(R)->CLK(R)	15.807   */12.414        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/D    1
CLK(R)->CLK(R)	15.925   12.414/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[7]/D    1
CLK(R)->CLK(R)	15.925   12.414/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[5]/D    1
CLK(R)->CLK(R)	15.925   12.415/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[11]/D    1
CLK(R)->CLK(R)	15.806   */12.415        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/D    1
CLK(R)->CLK(R)	15.925   12.415/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.415/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.416/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.416/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[0]/D    1
CLK(R)->CLK(R)	15.807   */12.416        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/D    1
CLK(R)->CLK(R)	15.923   12.416/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[29]/D    1
CLK(R)->CLK(R)	15.884   12.416/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[100]/D    1
CLK(R)->CLK(R)	15.884   12.417/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[76]/D    1
CLK(R)->CLK(R)	15.884   12.417/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[77]/D    1
CLK(R)->CLK(R)	15.925   12.417/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[9]/D    1
CLK(R)->CLK(R)	15.925   12.417/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[10]/D    1
CLK(R)->CLK(R)	15.884   12.417/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[95]/D    1
CLK(R)->CLK(R)	15.884   12.417/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[80]/D    1
CLK(R)->CLK(R)	15.925   12.417/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.417/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[4]/D    1
CLK(R)->CLK(R)	15.884   12.417/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[79]/D    1
CLK(R)->CLK(R)	15.807   */12.418        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/D    1
CLK(R)->CLK(R)	15.884   12.419/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[81]/D    1
CLK(R)->CLK(R)	15.884   12.419/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[93]/D    1
CLK(R)->CLK(R)	15.884   12.419/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[96]/D    1
CLK(R)->CLK(R)	15.840   */12.419        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[4]/D    1
CLK(R)->CLK(R)	15.806   */12.420        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/D    1
CLK(R)->CLK(R)	15.885   12.420/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[97]/D    1
CLK(R)->CLK(R)	15.840   */12.420        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.807   */12.421        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/D    1
CLK(R)->CLK(R)	15.807   */12.421        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/D    1
CLK(R)->CLK(R)	15.885   12.421/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[73]/D    1
CLK(R)->CLK(R)	15.840   */12.421        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[5]/D    1
CLK(R)->CLK(R)	15.884   12.421/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[64]/D    1
CLK(R)->CLK(R)	15.885   12.421/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[72]/D    1
CLK(R)->CLK(R)	15.885   12.421/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[94]/D    1
CLK(R)->CLK(R)	15.885   12.422/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[83]/D    1
CLK(R)->CLK(R)	15.840   */12.422        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[4]/D    1
CLK(R)->CLK(R)	15.884   12.422/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[66]/D    1
CLK(R)->CLK(R)	15.807   */12.422        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.422        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[10]/D    1
CLK(R)->CLK(R)	15.885   12.422/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[78]/D    1
CLK(R)->CLK(R)	15.885   12.422/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[71]/D    1
CLK(R)->CLK(R)	15.807   */12.423        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[75]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[82]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[102]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[84]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[99]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[69]/D    1
CLK(R)->CLK(R)	15.885   12.423/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[98]/D    1
CLK(R)->CLK(R)	15.920   12.424/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[17]/D    1
CLK(R)->CLK(R)	15.884   12.424/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[60]/D    1
CLK(R)->CLK(R)	15.885   12.424/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[68]/D    1
CLK(R)->CLK(R)	15.884   12.424/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[59]/D    1
CLK(R)->CLK(R)	15.884   12.424/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[89]/D    1
CLK(R)->CLK(R)	15.885   12.425/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[65]/D    1
CLK(R)->CLK(R)	15.921   12.425/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[20]/D    1
CLK(R)->CLK(R)	15.885   12.425/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[101]/D    1
CLK(R)->CLK(R)	15.885   12.425/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[70]/D    1
CLK(R)->CLK(R)	15.884   12.425/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[92]/D    1
CLK(R)->CLK(R)	15.885   12.425/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[103]/D    1
CLK(R)->CLK(R)	15.839   */12.426        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.426/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[27]/D    1
CLK(R)->CLK(R)	15.884   12.426/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[87]/D    1
CLK(R)->CLK(R)	15.885   12.427/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[63]/D    1
CLK(R)->CLK(R)	15.925   12.427/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[36]/D    1
CLK(R)->CLK(R)	15.885   12.427/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[67]/D    1
CLK(R)->CLK(R)	15.884   12.428/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[88]/D    1
CLK(R)->CLK(R)	15.884   12.428/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[86]/D    1
CLK(R)->CLK(R)	15.892   12.428/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.884   12.428/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[62]/D    1
CLK(R)->CLK(R)	15.885   12.430/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[85]/D    1
CLK(R)->CLK(R)	15.885   12.431/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[91]/D    1
CLK(R)->CLK(R)	15.885   12.431/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[90]/D    1
CLK(R)->CLK(R)	15.885   12.432/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[61]/D    1
CLK(R)->CLK(R)	15.885   12.432/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[58]/D    1
CLK(R)->CLK(R)	15.925   12.434/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[37]/D    1
CLK(R)->CLK(R)	15.923   12.435/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.436/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.436/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[10]/D    1
CLK(R)->CLK(R)	15.925   12.436/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[30]/D    1
CLK(R)->CLK(R)	15.924   12.437/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.437/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[18]/D    1
CLK(R)->CLK(R)	15.925   12.437/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */12.439        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[8]/D    1
CLK(R)->CLK(R)	15.923   12.439/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[13]/D    1
CLK(R)->CLK(R)	15.923   12.440/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.440/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[12]/D    1
CLK(R)->CLK(R)	15.924   12.440/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.440/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.441        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[10]/D    1
CLK(R)->CLK(R)	15.885   12.441/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[21]/D    1
CLK(R)->CLK(R)	15.924   12.442/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[40]/D    1
CLK(R)->CLK(R)	15.924   12.443/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[23]/D    1
CLK(R)->CLK(R)	15.923   12.443/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[34]/D    1
CLK(R)->CLK(R)	15.876   12.443/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[26]/D    1
CLK(R)->CLK(R)	15.924   12.444/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */12.445        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.445/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.447/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */12.450        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.455/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[38]/D    1
CLK(R)->CLK(R)	15.894   12.457/*        0.106/*         my_fpu_double/i_fpu_sub/diff_1_reg[52]/D    1
CLK(R)->CLK(R)	15.923   12.457/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[14]/D    1
CLK(R)->CLK(R)	15.896   12.458/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[51]/D    1
CLK(R)->CLK(R)	15.924   12.463/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */12.463        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.464/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[65]/D    1
CLK(R)->CLK(R)	15.921   12.464/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[70]/D    1
CLK(R)->CLK(R)	15.921   12.465/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[55]/D    1
CLK(R)->CLK(R)	15.921   12.465/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[63]/D    1
CLK(R)->CLK(R)	15.923   12.465/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */12.465        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.466        */0.161         my_fpu_double/i_fpu_round/round_out_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */12.466        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */12.466        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.466/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.467/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[62]/D    1
CLK(R)->CLK(R)	15.897   12.467/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */12.467        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.467        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.467/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[67]/D    1
CLK(R)->CLK(R)	15.921   12.468/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */12.468        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.469/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[58]/D    1
CLK(R)->CLK(R)	15.922   12.469/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[59]/D    1
CLK(R)->CLK(R)	15.922   12.469/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[73]/D    1
CLK(R)->CLK(R)	15.922   12.469/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[69]/D    1
CLK(R)->CLK(R)	15.839   */12.469        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[23]/D    1
CLK(R)->CLK(R)	15.926   12.469/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.470/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.470/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[105]/D    1
CLK(R)->CLK(R)	15.921   12.470/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[95]/D    1
CLK(R)->CLK(R)	15.839   */12.470        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.470/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */12.471        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[14]/D    1
CLK(R)->CLK(R)	15.922   12.471/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[68]/D    1
CLK(R)->CLK(R)	15.839   */12.471        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[15]/D    1
CLK(R)->CLK(R)	15.922   12.471/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[61]/D    1
CLK(R)->CLK(R)	15.922   12.471/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[71]/D    1
CLK(R)->CLK(R)	15.922   12.471/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[60]/D    1
CLK(R)->CLK(R)	15.922   12.471/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[72]/D    1
CLK(R)->CLK(R)	15.921   12.472/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */12.472        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[25]/D    1
CLK(R)->CLK(R)	15.924   12.472/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */12.472        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[24]/D    1
CLK(R)->CLK(R)	15.923   12.472/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.472/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[74]/D    1
CLK(R)->CLK(R)	15.839   */12.472        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.473/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.473/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[77]/D    1
CLK(R)->CLK(R)	15.922   12.473/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[102]/D    1
CLK(R)->CLK(R)	15.921   12.473/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[103]/D    1
CLK(R)->CLK(R)	15.926   12.473/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */12.473        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.473/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.473/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[99]/D    1
CLK(R)->CLK(R)	15.922   12.473/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[92]/D    1
CLK(R)->CLK(R)	15.922   12.474/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.474/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[96]/D    1
CLK(R)->CLK(R)	15.922   12.474/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[104]/D    1
CLK(R)->CLK(R)	15.922   12.474/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[75]/D    1
CLK(R)->CLK(R)	15.922   12.474/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[101]/D    1
CLK(R)->CLK(R)	15.922   12.474/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[90]/D    1
CLK(R)->CLK(R)	15.921   12.474/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[87]/D    1
CLK(R)->CLK(R)	15.921   12.475/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[88]/D    1
CLK(R)->CLK(R)	15.922   12.475/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.475/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.475/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[83]/D    1
CLK(R)->CLK(R)	15.922   12.475/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[91]/D    1
CLK(R)->CLK(R)	15.839   */12.476        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.476/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.476/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[89]/D    1
CLK(R)->CLK(R)	15.922   12.476/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[94]/D    1
CLK(R)->CLK(R)	15.922   12.476/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[85]/D    1
CLK(R)->CLK(R)	15.921   12.476/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[80]/D    1
CLK(R)->CLK(R)	15.922   12.477/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.477/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.477/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[93]/D    1
CLK(R)->CLK(R)	15.922   12.477/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[81]/D    1
CLK(R)->CLK(R)	15.922   12.478/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[86]/D    1
CLK(R)->CLK(R)	15.890   12.478/*        0.110/*         my_fpu_double/i_fpu_mul/product_6_reg[105]/D    1
CLK(R)->CLK(R)	15.922   12.479/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[78]/D    1
CLK(R)->CLK(R)	15.922   12.479/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[79]/D    1
CLK(R)->CLK(R)	15.921   12.481/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.498/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.501/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.503/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.503/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.504/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.505/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */12.506        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.511        */0.161         my_fpu_double/i_fpu_sub/diff_reg[11]/D    1
CLK(R)->CLK(R)	15.891   12.519/*        0.109/*         my_fpu_double/i_fpu_exceptions/SNaN_input_reg/D    1
CLK(R)->CLK(R)	15.890   12.521/*        0.110/*         my_fpu_double/i_fpu_exceptions/except_trigger_reg/D    1
CLK(R)->CLK(R)	15.890   12.522/*        0.110/*         my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/D    1
CLK(R)->CLK(R)	15.891   12.522/*        0.109/*         my_fpu_double/i_fpu_exceptions/NaN_input_reg/D    1
CLK(R)->CLK(R)	15.891   12.524/*        0.109/*         my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   12.525/*        0.109/*         my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   12.526/*        0.109/*         my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.888   12.529/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */12.530        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[7]/D    1
CLK(R)->CLK(R)	15.889   12.535/*        0.111/*         my_fpu_double/i_fpu_exceptions/addsub_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */12.540        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.540        */0.161         my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.545/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.547/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[18]/D    1
CLK(R)->CLK(R)	15.920   12.548/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[20]/D    1
CLK(R)->CLK(R)	15.923   12.554/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[64]/D    1
CLK(R)->CLK(R)	15.923   12.558/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[66]/D    1
CLK(R)->CLK(R)	15.886   12.558/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.920   12.568/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.920   12.570/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.570/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.920   12.571/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.571/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.572/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.920   12.573/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.575/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.575/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.575/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.575/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.575/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.576/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.577/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.577/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.577/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.577/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.578/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.578/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.578/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.578/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.579/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.579/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.925   12.579/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[19]/D    1
CLK(R)->CLK(R)	15.814   */12.580        */0.186         my_fpu_double/i_fpu_mul/product_6_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.580/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.580/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.580/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.580/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.580/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.581/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */12.581        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.581/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.581/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.581/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.581/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.581/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.815   */12.582        */0.185         my_fpu_double/i_fpu_mul/product_6_reg[23]/D    1
CLK(R)->CLK(R)	15.815   */12.582        */0.185         my_fpu_double/i_fpu_mul/product_6_reg[25]/D    1
CLK(R)->CLK(R)	15.815   */12.582        */0.185         my_fpu_double/i_fpu_mul/product_6_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.582/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.583/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.583/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.584/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.584/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.584/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.584/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.584/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.584/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.584/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.585/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.585/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.586/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.586/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.587/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.587/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.587/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.587/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.587/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.588/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.588/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.588/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.589/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.590/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[9]/D    1
CLK(R)->CLK(R)	15.925   12.590/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[21]/D    1
CLK(R)->CLK(R)	15.925   12.592/*        0.075/*         my_fpu_double/i_fpu_mul/mul_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.594/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[56]/D    1
CLK(R)->CLK(R)	15.921   12.599/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[11]/D    1
CLK(R)->CLK(R)	15.897   12.600/*        0.103/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/D    1
CLK(R)->CLK(R)	15.899   12.602/*        0.101/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.603/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.603        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[6]/D    1
CLK(R)->CLK(R)	15.899   12.603/*        0.101/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/D    1
CLK(R)->CLK(R)	15.900   12.603/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.603/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[6]/D    1
CLK(R)->CLK(R)	15.900   12.603/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.604/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.604/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.604/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.605/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.605/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[2]/D    1
CLK(R)->CLK(R)	15.900   12.605/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.605/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[10]/D    1
CLK(R)->CLK(R)	15.900   12.606/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/D    1
CLK(R)->CLK(R)	15.901   12.606/*        0.099/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.607/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[9]/D    1
CLK(R)->CLK(R)	15.897   12.607/*        0.103/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.607/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[0]/D    1
CLK(R)->CLK(R)	15.901   12.607/*        0.099/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.608/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[4]/D    1
CLK(R)->CLK(R)	15.897   12.608/*        0.103/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/D    1
CLK(R)->CLK(R)	15.898   12.610/*        0.102/*         my_fpu_double/i_fpu_sub/sign_reg/D    1
CLK(R)->CLK(R)	15.808   */12.611        */0.192         my_fpu_double/i_fpu_mul/product_reg[1]/D    1
CLK(R)->CLK(R)	15.808   */12.612        */0.192         my_fpu_double/i_fpu_mul/product_reg[3]/D    1
CLK(R)->CLK(R)	15.808   */12.612        */0.192         my_fpu_double/i_fpu_mul/product_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.614/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[51]/D    1
CLK(R)->CLK(R)	15.809   */12.615        */0.191         my_fpu_double/i_fpu_mul/product_reg[8]/D    1
CLK(R)->CLK(R)	15.809   */12.615        */0.191         my_fpu_double/i_fpu_mul/product_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */12.616        */0.191         my_fpu_double/i_fpu_mul/product_reg[4]/D    1
CLK(R)->CLK(R)	15.809   */12.616        */0.191         my_fpu_double/i_fpu_mul/product_reg[2]/D    1
CLK(R)->CLK(R)	15.809   */12.616        */0.191         my_fpu_double/i_fpu_mul/product_reg[6]/D    1
CLK(R)->CLK(R)	15.809   */12.616        */0.191         my_fpu_double/i_fpu_mul/product_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */12.617        */0.191         my_fpu_double/i_fpu_mul/product_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.617/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[42]/D    1
CLK(R)->CLK(R)	15.925   12.617/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */12.618        */0.191         my_fpu_double/i_fpu_mul/product_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.619/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.622/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[53]/D    1
CLK(R)->CLK(R)	15.898   12.624/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.625/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[44]/D    1
CLK(R)->CLK(R)	15.898   12.625/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.625/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[54]/D    1
CLK(R)->CLK(R)	15.924   12.625/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[1]/D    1
CLK(R)->CLK(R)	15.886   12.626/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.886   12.626/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.627/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[47]/D    1
CLK(R)->CLK(R)	15.887   12.628/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.887   12.629/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.887   12.630/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.887   12.631/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.887   12.631/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.887   12.631/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.886   12.632/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.898   12.632/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.887   12.632/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.887   12.632/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.887   12.632/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.887   12.633/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.924   12.633/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[45]/D    1
CLK(R)->CLK(R)	15.887   12.633/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.887   12.633/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.897   12.634/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.886   12.634/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.899   12.635/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.888   12.635/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.888   12.635/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.887   12.635/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.898   12.635/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.635        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.636/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.897   12.636/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[53]/D    1
CLK(R)->CLK(R)	15.888   12.636/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.888   12.636/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.898   12.636/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.636/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.889   12.637/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.888   12.637/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.923   12.637/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[52]/D    1
CLK(R)->CLK(R)	15.889   12.637/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.889   12.638/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.889   12.638/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.898   12.638/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.889   12.638/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.898   12.638/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[32]/D    1
CLK(R)->CLK(R)	15.889   12.638/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.831   */12.638        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.638/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.887   12.638/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.638/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.889   12.638/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.899   12.639/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.639/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[10]/D    1
CLK(R)->CLK(R)	15.889   12.639/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.887   12.639/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.899   12.639/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.889   12.639/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.899   12.640/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.899   12.640/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.889   12.640/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.889   12.640/*        0.111/*         my_fpu_double/i_fpu_sub/minuend_reg[10]/D    1
CLK(R)->CLK(R)	15.899   12.640/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.640/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.640/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[46]/D    1
CLK(R)->CLK(R)	15.899   12.640/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.831   */12.641        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[37]/D    1
CLK(R)->CLK(R)	15.887   12.641/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.897   12.641/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[9]/D    1
CLK(R)->CLK(R)	15.886   12.642/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.831   */12.642        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.642/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.898   12.643/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[51]/D    1
CLK(R)->CLK(R)	15.888   12.643/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.899   12.643/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[7]/D    1
CLK(R)->CLK(R)	15.892   12.643/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.644/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[53]/D    1
CLK(R)->CLK(R)	15.890   12.644/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[52]/D    1
CLK(R)->CLK(R)	15.900   12.645/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[34]/D    1
CLK(R)->CLK(R)	15.898   12.645/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[33]/D    1
CLK(R)->CLK(R)	15.899   12.646/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[52]/D    1
CLK(R)->CLK(R)	15.898   12.646/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[43]/D    1
CLK(R)->CLK(R)	15.900   12.646/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */12.647        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[36]/D    1
CLK(R)->CLK(R)	15.832   */12.648        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */12.648        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[9]/D    1
CLK(R)->CLK(R)	15.898   12.649/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */12.649        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[3]/D    1
CLK(R)->CLK(R)	15.901   12.649/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[41]/D    1
CLK(R)->CLK(R)	15.889   12.650/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.889   12.650/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.890   12.650/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[8]/D    1
CLK(R)->CLK(R)	15.892   12.652/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[6]/D    1
CLK(R)->CLK(R)	15.891   12.652/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[3]/D    1
CLK(R)->CLK(R)	15.901   12.652/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[40]/D    1
CLK(R)->CLK(R)	15.891   12.652/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.653/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.832   */12.653        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */12.653        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[6]/D    1
CLK(R)->CLK(R)	15.832   */12.654        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[41]/D    1
CLK(R)->CLK(R)	15.832   */12.654        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[39]/D    1
CLK(R)->CLK(R)	15.831   */12.655        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */12.655        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[50]/D    1
CLK(R)->CLK(R)	15.832   */12.655        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[11]/D    1
CLK(R)->CLK(R)	15.832   */12.655        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[5]/D    1
CLK(R)->CLK(R)	15.901   12.656/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[50]/D    1
CLK(R)->CLK(R)	15.892   12.656/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[9]/D    1
CLK(R)->CLK(R)	15.892   12.656/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[7]/D    1
CLK(R)->CLK(R)	15.832   */12.657        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[34]/D    1
CLK(R)->CLK(R)	15.832   */12.658        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[7]/D    1
CLK(R)->CLK(R)	15.832   */12.658        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[53]/D    1
CLK(R)->CLK(R)	15.898   12.658/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[45]/D    1
CLK(R)->CLK(R)	15.832   */12.659        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[43]/D    1
CLK(R)->CLK(R)	15.832   */12.659        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[35]/D    1
CLK(R)->CLK(R)	15.832   */12.659        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[40]/D    1
CLK(R)->CLK(R)	15.901   12.660/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[49]/D    1
CLK(R)->CLK(R)	15.832   */12.660        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[49]/D    1
CLK(R)->CLK(R)	15.897   12.661/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[23]/D    1
CLK(R)->CLK(R)	15.898   12.662/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[31]/D    1
CLK(R)->CLK(R)	15.897   12.662/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[30]/D    1
CLK(R)->CLK(R)	15.904   12.663/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */12.663        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[52]/D    1
CLK(R)->CLK(R)	15.832   */12.663        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[8]/D    1
CLK(R)->CLK(R)	15.904   12.663/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[38]/D    1
CLK(R)->CLK(R)	15.898   12.663/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[47]/D    1
CLK(R)->CLK(R)	15.903   12.663/*        0.097/*         my_fpu_double/i_fpu_round/sum_final_reg[36]/D    1
CLK(R)->CLK(R)	15.904   12.663/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[37]/D    1
CLK(R)->CLK(R)	15.898   12.664/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[29]/D    1
CLK(R)->CLK(R)	15.898   12.664/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[25]/D    1
CLK(R)->CLK(R)	15.924   12.664/*        0.076/*         my_fpu_double/i_fpu_sub/diff_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */12.664        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[51]/D    1
CLK(R)->CLK(R)	15.888   12.665/*        0.112/*         my_fpu_double/i_fpu_sub/minuend_reg[54]/D    1
CLK(R)->CLK(R)	15.899   12.665/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[24]/D    1
CLK(R)->CLK(R)	15.898   12.665/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[46]/D    1
CLK(R)->CLK(R)	15.901   12.665/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */12.666        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */12.667        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[10]/D    1
CLK(R)->CLK(R)	15.898   12.667/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[27]/D    1
CLK(R)->CLK(R)	15.832   */12.667        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[9]/D    1
CLK(R)->CLK(R)	15.898   12.668/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[22]/D    1
CLK(R)->CLK(R)	15.899   12.668/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[15]/D    1
CLK(R)->CLK(R)	15.900   12.668/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[18]/D    1
CLK(R)->CLK(R)	15.832   */12.668        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[33]/D    1
CLK(R)->CLK(R)	15.898   12.669/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[21]/D    1
CLK(R)->CLK(R)	15.832   */12.669        */0.168         my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/D    1
CLK(R)->CLK(R)	15.898   12.669/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[28]/D    1
CLK(R)->CLK(R)	15.904   12.669/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[35]/D    1
CLK(R)->CLK(R)	15.900   12.669/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[14]/D    1
CLK(R)->CLK(R)	15.888   12.669/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */12.669        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.670/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */12.670        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.670        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[32]/D    1
CLK(R)->CLK(R)	15.892   12.670/*        0.108/*         my_fpu_double/i_fpu_add/denorm_to_norm_reg/D    1
CLK(R)->CLK(R)	15.901   12.671/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[16]/D    1
CLK(R)->CLK(R)	15.905   12.671/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[6]/D    1
CLK(R)->CLK(R)	15.888   12.671/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.671/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.671/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.888   12.672/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.900   12.672/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[48]/D    1
CLK(R)->CLK(R)	15.899   12.673/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[20]/D    1
CLK(R)->CLK(R)	15.900   12.673/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[13]/D    1
CLK(R)->CLK(R)	15.888   12.673/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.900   12.673/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[17]/D    1
CLK(R)->CLK(R)	15.904   12.674/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[39]/D    1
CLK(R)->CLK(R)	15.889   12.674/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.889   12.674/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.901   12.675/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[19]/D    1
CLK(R)->CLK(R)	15.888   12.675/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.889   12.675/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.889   12.676/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.889   12.676/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.889   12.676/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.890   12.677/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.889   12.677/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.677/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.677/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.677/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.890   12.677/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.888   12.677/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.890   12.677/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.889   12.678/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.678/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.678        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[9]/D    1
CLK(R)->CLK(R)	15.890   12.678/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.888   12.678/*        0.112/*         my_fpu_double/i_fpu_sub/expa_et_expb_reg/D    1
CLK(R)->CLK(R)	15.890   12.678/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.905   12.678/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.678/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.906   12.679/*        0.094/*         my_fpu_double/i_fpu_round/sum_final_reg[4]/D    1
CLK(R)->CLK(R)	15.890   12.679/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.890   12.679/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.679        */0.161         my_fpu_double/i_fpu_mul/product_4_reg[105]/D    1
CLK(R)->CLK(R)	15.889   12.679/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.890   12.679/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.890   12.680/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.890   12.680/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.680/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.889   12.680/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.890   12.681/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.890   12.681/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.889   12.681/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.681/*        0.111/*         my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/D    1
CLK(R)->CLK(R)	15.840   */12.681        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.682/*        0.111/*         my_fpu_double/i_fpu_sub/expa_gt_expb_reg/D    1
CLK(R)->CLK(R)	15.890   12.682/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.684/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.684/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.905   12.684/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.684/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.890   12.684/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.923   12.695/*        0.077/*         my_fpu_double/opb_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.696/*        0.076/*         my_fpu_double/opa_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.923   12.696/*        0.077/*         my_fpu_double/opa_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.697/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */12.698        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.698/*        0.076/*         my_fpu_double/opa_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.924   12.699/*        0.076/*         my_fpu_double/opa_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.923   12.700/*        0.077/*         my_fpu_double/opa_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.700        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.700/*        0.076/*         my_fpu_double/opb_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.700/*        0.076/*         my_fpu_double/opb_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.923   12.700/*        0.077/*         my_fpu_double/opa_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */12.701        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.701/*        0.076/*         my_fpu_double/opa_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.701/*        0.076/*         my_fpu_double/opa_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.701/*        0.076/*         my_fpu_double/opb_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.924   12.701/*        0.076/*         my_fpu_double/opb_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.923   12.702/*        0.077/*         my_fpu_double/opb_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.923   12.702/*        0.077/*         my_fpu_double/opb_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.923   12.702/*        0.077/*         my_fpu_double/opb_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.703/*        0.076/*         my_fpu_double/opa_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.924   12.703/*        0.076/*         my_fpu_double/opa_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.703/*        0.076/*         my_fpu_double/opa_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.703/*        0.076/*         my_fpu_double/opb_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opb_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opb_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opb_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opa_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opa_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opa_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opa_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.923   12.706/*        0.077/*         my_fpu_double/opa_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opb_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opa_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opa_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opb_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opb_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opb_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opb_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.893   12.710/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.710/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.711/*        0.076/*         my_fpu_double/opb_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.711/*        0.076/*         my_fpu_double/opa_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.711/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.712/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */12.712        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.712/*        0.076/*         my_fpu_double/opa_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.876   12.713/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.713/*        0.076/*         my_fpu_double/opb_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.924   12.713/*        0.076/*         my_fpu_double/opb_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.713/*        0.076/*         my_fpu_double/opa_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.876   12.713/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.713/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[43]/D    1
CLK(R)->CLK(R)	15.876   12.713/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.714/*        0.076/*         my_fpu_double/opb_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.714/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   12.714/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[35]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[30]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[31]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */12.716        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[28]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[32]/D    1
CLK(R)->CLK(R)	15.877   12.717/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[12]/D    1
CLK(R)->CLK(R)	15.924   12.717/*        0.076/*         my_fpu_double/opa_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.717/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.717/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.717/*        0.076/*         my_fpu_double/opb_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[25]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[33]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[29]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.719/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[40]/D    1
CLK(R)->CLK(R)	15.876   12.719/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[41]/D    1
CLK(R)->CLK(R)	15.877   12.719/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[42]/D    1
CLK(R)->CLK(R)	15.877   12.720/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[36]/D    1
CLK(R)->CLK(R)	15.877   12.720/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[39]/D    1
CLK(R)->CLK(R)	15.877   12.720/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[44]/D    1
CLK(R)->CLK(R)	15.877   12.721/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[37]/D    1
CLK(R)->CLK(R)	15.877   12.723/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[38]/D    1
CLK(R)->CLK(R)	15.877   12.723/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[53]/D    1
CLK(R)->CLK(R)	15.877   12.725/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[49]/D    1
CLK(R)->CLK(R)	15.877   12.725/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.725/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[13]/D    1
CLK(R)->CLK(R)	15.877   12.726/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.726/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[50]/D    1
CLK(R)->CLK(R)	15.877   12.726/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.727/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[52]/D    1
CLK(R)->CLK(R)	15.877   12.727/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */12.728        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.728/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[14]/D    1
CLK(R)->CLK(R)	15.919   12.729/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.730/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[15]/D    1
CLK(R)->CLK(R)	15.877   12.730/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[21]/D    1
CLK(R)->CLK(R)	15.919   12.730/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.730/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.732/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[17]/D    1
CLK(R)->CLK(R)	15.919   12.732/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/D    1
CLK(R)->CLK(R)	15.919   12.733/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/D    1
CLK(R)->CLK(R)	15.919   12.733/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.734/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.734/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[18]/D    1
CLK(R)->CLK(R)	15.919   12.734/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.735/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.735/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/D    1
CLK(R)->CLK(R)	15.920   12.735/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/D    1
CLK(R)->CLK(R)	15.920   12.736/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.737/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.745/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.745/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[73]/D    1
CLK(R)->CLK(R)	15.921   12.751/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[101]/D    1
CLK(R)->CLK(R)	15.840   */12.753        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.755/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[102]/D    1
CLK(R)->CLK(R)	15.922   12.757/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[103]/D    1
CLK(R)->CLK(R)	15.923   12.759/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[91]/D    1
CLK(R)->CLK(R)	15.921   12.760/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.760/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.761/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.761/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.762/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.762/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.763/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.763/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.763/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.763/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.763/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.764/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.764/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[72]/D    1
CLK(R)->CLK(R)	15.921   12.764/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[42]/D    1
CLK(R)->CLK(R)	15.923   12.764/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[85]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[96]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.765/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.765/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[55]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[54]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.923   12.766/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.767/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.768/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   12.768/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.923   12.768/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.768/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.769/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.769/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[93]/D    1
CLK(R)->CLK(R)	15.922   12.769/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.770/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[95]/D    1
CLK(R)->CLK(R)	15.886   12.770/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.770/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.770/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[71]/D    1
CLK(R)->CLK(R)	15.924   12.773/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[90]/D    1
CLK(R)->CLK(R)	15.922   12.774/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.774/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.777/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.778/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[1]/D    1
CLK(R)->CLK(R)	15.924   12.778/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.778/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[86]/D    1
CLK(R)->CLK(R)	15.924   12.782/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[87]/D    1
CLK(R)->CLK(R)	15.922   12.789/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[70]/D    1
CLK(R)->CLK(R)	15.922   12.790/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[104]/D    1
CLK(R)->CLK(R)	15.922   12.792/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[79]/D    1
CLK(R)->CLK(R)	15.839   */12.792        */0.161         my_fpu_double/i_fpu_sub/diff_reg[10]/D    1
CLK(R)->CLK(R)	15.885   12.794/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.795/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.796/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.798/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[68]/D    1
CLK(R)->CLK(R)	15.886   12.800/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[55]/D    1
CLK(R)->CLK(R)	15.922   12.800/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[64]/D    1
CLK(R)->CLK(R)	15.886   12.800/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[56]/D    1
CLK(R)->CLK(R)	15.886   12.800/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[57]/D    1
CLK(R)->CLK(R)	15.886   12.800/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[53]/D    1
CLK(R)->CLK(R)	15.886   12.800/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[54]/D    1
CLK(R)->CLK(R)	15.924   12.801/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[88]/D    1
CLK(R)->CLK(R)	15.922   12.802/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.802/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[78]/D    1
CLK(R)->CLK(R)	15.922   12.805/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[74]/D    1
CLK(R)->CLK(R)	15.921   12.805/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[77]/D    1
CLK(R)->CLK(R)	15.923   12.806/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[80]/D    1
CLK(R)->CLK(R)	15.924   12.808/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[89]/D    1
CLK(R)->CLK(R)	15.922   12.810/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[81]/D    1
CLK(R)->CLK(R)	15.922   12.811/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[65]/D    1
CLK(R)->CLK(R)	15.922   12.812/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[98]/D    1
CLK(R)->CLK(R)	15.924   12.812/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[92]/D    1
CLK(R)->CLK(R)	15.876   12.812/*        0.124/*         my_fpu_double/i_fpu_sub/diff_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.923   12.814/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[94]/D    1
CLK(R)->CLK(R)	15.923   12.821/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[75]/D    1
CLK(R)->CLK(R)	15.922   12.822/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[83]/D    1
CLK(R)->CLK(R)	15.840   */12.822        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.826/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[67]/D    1
CLK(R)->CLK(R)	15.923   12.827/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[99]/D    1
CLK(R)->CLK(R)	15.923   12.828/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[69]/D    1
CLK(R)->CLK(R)	15.884   12.829/*        0.116/*         my_fpu_double/i_fpu_sub/diff_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.830/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[66]/D    1
CLK(R)->CLK(R)	15.840   */12.849        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[2]/D    1
CLK(R)->CLK(R)	15.810   */12.850        */0.190         my_fpu_double/i_fpu_add/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.839   */12.869        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.870        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.870        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.873        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.873        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.873        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.874        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.874        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.875        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.875        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */12.876        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.877        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.881        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[10]/D    1
CLK(R)->CLK(R)	15.905   12.884/*        0.095/*         my_fpu_double/i_fpu_sub/diffshift_et_55_reg/D    1
CLK(R)->CLK(R)	15.840   */12.885        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.887        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.891        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.895        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.896        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */12.896        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[105]/D    1
CLK(R)->CLK(R)	15.840   */12.900        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[103]/D    1
CLK(R)->CLK(R)	15.839   */12.906        */0.161         my_fpu_double/i_fpu_mul/product_3_reg[104]/D    1
CLK(R)->CLK(R)	15.840   */12.925        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.928        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.930        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.931/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.932/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.932/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.933/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.933/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.934/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.934/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.935/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.935/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.936/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.936/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[1]/D    1
CLK(R)->CLK(R)	15.923   12.937/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[62]/D    1
CLK(R)->CLK(R)	15.921   12.937/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.938/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/D    1
CLK(R)->CLK(R)	15.928   12.943/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */12.945        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.950/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */12.950        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.951/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.953        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.955        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.955/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.957/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.959/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.960/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.961        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.962        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.962/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_under_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */12.963        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.963        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.970/*        0.075/*         my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.971/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_under_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.978/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.978/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[97]/D    1
CLK(R)->CLK(R)	15.921   12.979/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[0]/D    1
CLK(R)->CLK(R)	15.891   12.980/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.981/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[67]/D    1
CLK(R)->CLK(R)	15.922   12.981/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.982/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[68]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[77]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[83]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[74]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[75]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.985/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[96]/D    1
CLK(R)->CLK(R)	15.922   12.986/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.987/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.987/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[71]/D    1
CLK(R)->CLK(R)	15.922   12.987/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[99]/D    1
CLK(R)->CLK(R)	15.922   12.987/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.988/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[64]/D    1
CLK(R)->CLK(R)	15.922   12.988/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.988/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[72]/D    1
CLK(R)->CLK(R)	15.922   12.988/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[101]/D    1
CLK(R)->CLK(R)	15.922   12.989/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[95]/D    1
CLK(R)->CLK(R)	15.922   12.990/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[73]/D    1
CLK(R)->CLK(R)	15.840   */12.990        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.993/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[70]/D    1
CLK(R)->CLK(R)	15.840   */13.011        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.026/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[32]/D    1
CLK(R)->CLK(R)	15.906   13.030/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.906   13.032/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.906   13.032/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.905   13.033/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.904   13.033/*        0.096/*         my_fpu_double/i_fpu_sub/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.906   13.034/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */13.034        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[8]/D    1
CLK(R)->CLK(R)	15.922   13.035/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[39]/D    1
CLK(R)->CLK(R)	15.906   13.035/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.036/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[35]/D    1
CLK(R)->CLK(R)	15.922   13.037/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[50]/D    1
CLK(R)->CLK(R)	15.891   13.037/*        0.109/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.905   13.037/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.038/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[49]/D    1
CLK(R)->CLK(R)	15.906   13.038/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.891   13.038/*        0.109/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.038/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[51]/D    1
CLK(R)->CLK(R)	15.922   13.038/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[45]/D    1
CLK(R)->CLK(R)	15.922   13.039/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[34]/D    1
CLK(R)->CLK(R)	15.926   13.039/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[41]/D    1
CLK(R)->CLK(R)	15.922   13.040/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.926   13.040/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[46]/D    1
CLK(R)->CLK(R)	15.906   13.040/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.893   13.040/*        0.107/*         my_fpu_double/i_fpu_sub/a_gtet_b_reg/D    1
CLK(R)->CLK(R)	15.926   13.040/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[43]/D    1
CLK(R)->CLK(R)	15.922   13.041/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[1]/D    1
CLK(R)->CLK(R)	15.926   13.042/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[43]/D    1
CLK(R)->CLK(R)	15.926   13.042/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[51]/D    1
CLK(R)->CLK(R)	15.926   13.042/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[44]/D    1
CLK(R)->CLK(R)	15.907   13.042/*        0.093/*         my_fpu_double/i_fpu_sub/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.044/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.926   13.044/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[48]/D    1
CLK(R)->CLK(R)	15.890   13.044/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.044/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[4]/D    1
CLK(R)->CLK(R)	15.926   13.044/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.044/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[48]/D    1
CLK(R)->CLK(R)	15.926   13.045/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.045/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.045/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.894   13.046/*        0.106/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[24]/D    1
CLK(R)->CLK(R)	15.921   13.046/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */13.048        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.890   13.049/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.049/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.890   13.049/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.892   13.049/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/sum_0_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/sum_0_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.894   13.050/*        0.106/*         my_fpu_double/i_fpu_sub/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.890   13.050/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.050/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.051/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.921   13.051/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.052/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.052/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.052/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.922   13.052/*        0.078/*         my_fpu_double/i_fpu_mul/sum_7_reg[6]/D    1
CLK(R)->CLK(R)	15.927   13.052/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[36]/D    1
CLK(R)->CLK(R)	15.922   13.052/*        0.078/*         my_fpu_double/i_fpu_mul/sum_7_reg[3]/D    1
CLK(R)->CLK(R)	15.891   13.052/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.052/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.052/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.052/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.921   13.052/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[1]/D    1
CLK(R)->CLK(R)	15.891   13.053/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.893   13.053/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.891   13.053/*        0.109/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.893   13.053/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.893   13.053/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.054/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.054/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.054/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.926   13.054/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[29]/D    1
CLK(R)->CLK(R)	15.893   13.054/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.893   13.054/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.927   13.055/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.055/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.055/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[1]/D    1
CLK(R)->CLK(R)	15.894   13.055/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.891   13.055/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.894   13.055/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.927   13.056/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[27]/D    1
CLK(R)->CLK(R)	15.892   13.056/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.892   13.056/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.892   13.056/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.927   13.056/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[37]/D    1
CLK(R)->CLK(R)	15.894   13.056/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.891   13.057/*        0.109/*         my_fpu_double/i_fpu_sub/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.923   13.057/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.057/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[0]/D    1
CLK(R)->CLK(R)	15.892   13.058/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.892   13.058/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.058/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[1]/D    1
CLK(R)->CLK(R)	15.894   13.058/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.058/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.058/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[0]/D    1
CLK(R)->CLK(R)	15.893   13.059/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.059/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[30]/D    1
CLK(R)->CLK(R)	15.893   13.059/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.893   13.059/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.893   13.060/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.893   13.060/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.060/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.060/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[2]/D    1
CLK(R)->CLK(R)	15.893   13.060/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.893   13.061/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.927   13.061/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[24]/D    1
CLK(R)->CLK(R)	15.893   13.062/*        0.107/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.927   13.062/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.062/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.062/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.927   13.063/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.064/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.064/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.927   13.065/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */13.065        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.066/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.066/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */13.067        */0.161         my_fpu_double/i_fpu_sub/diff_reg[9]/D    1
CLK(R)->CLK(R)	15.921   13.067/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.067/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.068/*        0.076/*         my_fpu_double/i_fpu_mul/product_h_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.069/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.070/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.071/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.071/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.072/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.072/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.072/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.073/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.073/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[11]/D    1
CLK(R)->CLK(R)	15.925   13.073/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.073/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.074        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.074/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.074/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.075/*        0.078/*         my_fpu_double/i_fpu_mul/sum_5_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.075/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.075/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.075/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.076/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.925   13.076/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.077/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.077/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[69]/D    1
CLK(R)->CLK(R)	15.923   13.078/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[22]/D    1
CLK(R)->CLK(R)	15.926   13.079/*        0.074/*         my_fpu_double/i_fpu_mul/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[23]/D    1
CLK(R)->CLK(R)	15.925   13.079/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.080/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.925   13.080/*        0.075/*         my_fpu_double/i_fpu_mul/sum_0_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.081/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.081/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.081/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.081/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[21]/D    1
CLK(R)->CLK(R)	15.925   13.082/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.925   13.082/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.083/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[65]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.083/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[85]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.084/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[92]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.084/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[18]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[16]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[12]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[94]/D    1
CLK(R)->CLK(R)	15.923   13.085/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.922   13.085/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[79]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.086/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[62]/D    1
CLK(R)->CLK(R)	15.927   13.086/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.086/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[63]/D    1
CLK(R)->CLK(R)	15.923   13.086/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[60]/D    1
CLK(R)->CLK(R)	15.928   13.087/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[20]/D    1
CLK(R)->CLK(R)	15.927   13.087/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[22]/D    1
CLK(R)->CLK(R)	15.927   13.087/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.087/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[26]/D    1
CLK(R)->CLK(R)	15.924   13.087/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.924   13.087/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[21]/D    1
CLK(R)->CLK(R)	15.922   13.087/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[7]/D    1
CLK(R)->CLK(R)	15.927   13.087/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.087/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[55]/D    1
CLK(R)->CLK(R)	15.924   13.087/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[13]/D    1
CLK(R)->CLK(R)	15.924   13.087/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.925   13.088/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.088/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[15]/D    1
CLK(R)->CLK(R)	15.924   13.088/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.088/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.088/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[56]/D    1
CLK(R)->CLK(R)	15.927   13.088/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.088/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.089/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[93]/D    1
CLK(R)->CLK(R)	15.924   13.089/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.089/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[91]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[22]/D    1
CLK(R)->CLK(R)	15.928   13.089/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[17]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[25]/D    1
CLK(R)->CLK(R)	15.924   13.089/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[56]/D    1
CLK(R)->CLK(R)	15.893   13.089/*        0.107/*         my_fpu_double/i_fpu_add/small_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.090/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[41]/D    1
CLK(R)->CLK(R)	15.924   13.090/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[63]/D    1
CLK(R)->CLK(R)	15.922   13.090/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[23]/D    1
CLK(R)->CLK(R)	15.926   13.090/*        0.074/*         my_fpu_double/i_fpu_mul/product_f_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.090/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[87]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[24]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.091/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[14]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.091/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[57]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[57]/D    1
CLK(R)->CLK(R)	15.893   13.091/*        0.107/*         my_fpu_double/i_fpu_add/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.091/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[59]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.091/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.092/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[58]/D    1
CLK(R)->CLK(R)	15.922   13.092/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.092/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.092/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.092/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[20]/D    1
CLK(R)->CLK(R)	15.922   13.092/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[80]/D    1
CLK(R)->CLK(R)	15.924   13.092/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[89]/D    1
CLK(R)->CLK(R)	15.923   13.092/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[16]/D    1
CLK(R)->CLK(R)	15.924   13.092/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[90]/D    1
CLK(R)->CLK(R)	15.922   13.092/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[78]/D    1
CLK(R)->CLK(R)	15.924   13.093/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[88]/D    1
CLK(R)->CLK(R)	15.924   13.093/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[40]/D    1
CLK(R)->CLK(R)	15.924   13.093/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.093/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.093/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.094/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.094/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.094/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[86]/D    1
CLK(R)->CLK(R)	15.923   13.094/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[39]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.095/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.095/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[40]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[81]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.096/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[38]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[41]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[32]/D    1
CLK(R)->CLK(R)	15.925   13.097/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[51]/D    1
CLK(R)->CLK(R)	15.924   13.098/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.098/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.098/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.098/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.098/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.098/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.925   13.098/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.098/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[38]/D    1
CLK(R)->CLK(R)	15.924   13.099/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.099/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.099/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[32]/D    1
CLK(R)->CLK(R)	15.924   13.099/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.099/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[66]/D    1
CLK(R)->CLK(R)	15.925   13.099/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */13.099        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.100/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[11]/D    1
CLK(R)->CLK(R)	15.926   13.100/*        0.074/*         my_fpu_double/i_fpu_mul/exponent_under_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.100/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[51]/D    1
CLK(R)->CLK(R)	15.924   13.100/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.101/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.101/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.102/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[46]/D    1
CLK(R)->CLK(R)	15.924   13.104/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.105/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.105/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[35]/D    1
CLK(R)->CLK(R)	15.926   13.108/*        0.074/*         my_fpu_double/i_fpu_mul/sum_5_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.111/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[34]/D    1
CLK(R)->CLK(R)	15.926   13.112/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[7]/D    1
CLK(R)->CLK(R)	15.926   13.113/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[36]/D    1
CLK(R)->CLK(R)	15.926   13.113/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[44]/D    1
CLK(R)->CLK(R)	15.926   13.115/*        0.074/*         my_fpu_double/i_fpu_mul/product_i_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.116/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[44]/D    1
CLK(R)->CLK(R)	15.921   13.117/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[45]/D    1
CLK(R)->CLK(R)	15.922   13.117/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[50]/D    1
CLK(R)->CLK(R)	15.920   13.118/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   13.119/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.119/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[48]/D    1
CLK(R)->CLK(R)	15.921   13.120/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[47]/D    1
CLK(R)->CLK(R)	15.920   13.120/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   13.120/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[12]/D    1
CLK(R)->CLK(R)	15.922   13.120/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[48]/D    1
CLK(R)->CLK(R)	15.925   13.120/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.120/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[45]/D    1
CLK(R)->CLK(R)	15.925   13.121/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[4]/D    1
CLK(R)->CLK(R)	15.926   13.121/*        0.074/*         my_fpu_double/i_fpu_mul/product_b_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.121/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.121/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[50]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[42]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[34]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[36]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.123/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[46]/D    1
CLK(R)->CLK(R)	15.921   13.123/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.123/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.123/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[35]/D    1
CLK(R)->CLK(R)	15.921   13.124/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   13.124/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.125/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.125/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.125/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[15]/D    1
CLK(R)->CLK(R)	15.921   13.126/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.126/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.126/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[15]/D    1
CLK(R)->CLK(R)	15.922   13.126/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[42]/D    1
CLK(R)->CLK(R)	15.921   13.126/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[11]/D    1
CLK(R)->CLK(R)	15.922   13.126/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[14]/D    1
CLK(R)->CLK(R)	15.921   13.127/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.127/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.127/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[13]/D    1
CLK(R)->CLK(R)	15.922   13.128/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.128/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[12]/D    1
CLK(R)->CLK(R)	15.921   13.128/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.128/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.128/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.129/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.130/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.130/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[19]/D    1
CLK(R)->CLK(R)	15.922   13.131/*        0.078/*         my_fpu_double/i_fpu_mul/sum_5_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.131/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.131/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.132/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.132/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.132/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.132/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.133/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.133/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.133/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.133/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_3_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.134/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.135/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.135/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.813   */13.135        */0.187         my_fpu_double/i_fpu_sub/diff_2_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.135/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.136/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.136/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.136/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.137/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.139/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.140/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.140/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.140/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.141/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.141/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.141/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[19]/D    1
CLK(R)->CLK(R)	15.924   13.142/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/D    1
CLK(R)->CLK(R)	15.925   13.143/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[7]/D    1
CLK(R)->CLK(R)	15.925   13.144/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.145/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[52]/D    1
CLK(R)->CLK(R)	15.925   13.146/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.146/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.166/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.166/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.166/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.167/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.167/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/D    1
CLK(R)->CLK(R)	15.818   */13.219        */0.182         my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/D    1
CLK(R)->CLK(R)	15.819   */13.232        */0.181         my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D    1
CLK(R)->CLK(R)	15.818   */13.238        */0.182         my_fpu_double/i_fpu_sub/diff_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.251        */0.161         my_fpu_double/i_fpu_round/round_out_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */13.253        */0.161         my_fpu_double/i_fpu_round/round_out_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */13.254        */0.161         my_fpu_double/i_fpu_round/round_out_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */13.254        */0.161         my_fpu_double/i_fpu_round/round_out_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.255/*        0.077/*         my_fpu_double/opb_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */13.255        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */13.257        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.257        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/round_out_reg[61]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/round_out_reg[56]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/round_out_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.259/*        0.076/*         my_fpu_double/opa_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/round_out_reg[57]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/round_out_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */13.260        */0.160         my_fpu_double/i_fpu_round/round_out_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.260/*        0.077/*         my_fpu_double/opa_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.260/*        0.077/*         my_fpu_double/opa_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.261/*        0.077/*         my_fpu_double/opb_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */13.261        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */13.261        */0.160         my_fpu_double/i_fpu_round/round_out_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.262/*        0.077/*         my_fpu_double/opb_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.262/*        0.077/*         my_fpu_double/opa_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.263/*        0.077/*         my_fpu_double/opa_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.924   13.264/*        0.076/*         my_fpu_double/opb_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.264/*        0.077/*         my_fpu_double/opa_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.264/*        0.076/*         my_fpu_double/opa_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.924   13.265/*        0.076/*         my_fpu_double/opb_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.924   13.265/*        0.076/*         my_fpu_double/opb_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.265/*        0.077/*         my_fpu_double/opa_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.265/*        0.077/*         my_fpu_double/opb_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.265/*        0.076/*         my_fpu_double/opb_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.265/*        0.077/*         my_fpu_double/opb_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.265/*        0.076/*         my_fpu_double/opb_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.924   13.265/*        0.076/*         my_fpu_double/opb_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.266/*        0.077/*         my_fpu_double/opa_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.266/*        0.077/*         my_fpu_double/opb_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.266/*        0.076/*         my_fpu_double/opb_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.266/*        0.077/*         my_fpu_double/opa_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.266/*        0.077/*         my_fpu_double/opa_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.267/*        0.076/*         my_fpu_double/opb_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.924   13.267/*        0.076/*         my_fpu_double/opa_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.924   13.267/*        0.076/*         my_fpu_double/opa_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.267/*        0.076/*         my_fpu_double/opb_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.267/*        0.077/*         my_fpu_double/opa_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.924   13.267/*        0.076/*         my_fpu_double/opb_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.268/*        0.077/*         my_fpu_double/opa_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.268/*        0.077/*         my_fpu_double/opa_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.924   13.270/*        0.076/*         my_fpu_double/opb_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.270/*        0.077/*         my_fpu_double/opa_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.271/*        0.077/*         my_fpu_double/opb_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.924   13.271/*        0.076/*         my_fpu_double/opa_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.272/*        0.077/*         my_fpu_double/opb_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.272/*        0.077/*         my_fpu_double/opa_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.273/*        0.077/*         my_fpu_double/opa_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.275/*        0.077/*         my_fpu_double/opa_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.275/*        0.077/*         my_fpu_double/opb_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.924   13.275/*        0.076/*         my_fpu_double/opb_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.275/*        0.077/*         my_fpu_double/opa_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.276/*        0.077/*         my_fpu_double/opa_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.276/*        0.077/*         my_fpu_double/opa_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.277/*        0.076/*         my_fpu_double/opb_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.278/*        0.077/*         my_fpu_double/opa_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.278/*        0.076/*         my_fpu_double/opa_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.278/*        0.076/*         my_fpu_double/opb_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.278/*        0.076/*         my_fpu_double/opb_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.278/*        0.077/*         my_fpu_double/opb_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.279/*        0.077/*         my_fpu_double/opa_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.924   13.279/*        0.076/*         my_fpu_double/opa_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.279/*        0.077/*         my_fpu_double/opa_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.924   13.279/*        0.076/*         my_fpu_double/opb_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.924   13.280/*        0.076/*         my_fpu_double/opa_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.280/*        0.076/*         my_fpu_double/opb_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.924   13.282/*        0.076/*         my_fpu_double/opa_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.283/*        0.077/*         my_fpu_double/opb_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.283/*        0.076/*         my_fpu_double/opb_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.283/*        0.077/*         my_fpu_double/opb_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.291/*        0.076/*         my_fpu_double/opb_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.920   13.341/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[6]/D    1
CLK(R)->CLK(R)	15.920   13.343/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[8]/D    1
CLK(R)->CLK(R)	15.920   13.346/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.348/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.349/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.349/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.350/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.350/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.920   13.350/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[5]/D    1
CLK(R)->CLK(R)	15.920   13.350/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.351/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[1]/D    1
CLK(R)->CLK(R)	15.921   13.353/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.921   13.353/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[3]/D    1
CLK(R)->CLK(R)	15.920   13.356/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.357/*        0.078/*         my_fpu_double/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.922   13.358/*        0.078/*         my_fpu_double/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.360/*        0.077/*         my_fpu_double/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.922   13.361/*        0.078/*         my_fpu_double/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.922   13.361/*        0.078/*         my_fpu_double/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.921   13.362/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.921   13.363/*        0.079/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.363/*        0.077/*         my_fpu_double/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.363/*        0.077/*         my_fpu_double/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.363/*        0.077/*         my_fpu_double/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.363/*        0.077/*         my_fpu_double/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.922   13.364/*        0.078/*         my_fpu_double/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.366/*        0.077/*         my_fpu_double/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.366/*        0.077/*         my_fpu_double/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.366/*        0.077/*         my_fpu_double/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.922   13.366/*        0.078/*         my_fpu_double/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.367/*        0.077/*         my_fpu_double/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.922   13.367/*        0.078/*         my_fpu_double/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.367/*        0.077/*         my_fpu_double/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.368/*        0.077/*         my_fpu_double/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.923   13.369/*        0.077/*         my_fpu_double/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.923   13.371/*        0.077/*         my_fpu_double/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.373/*        0.077/*         my_fpu_double/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.922   13.374/*        0.078/*         my_fpu_double/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.374/*        0.077/*         my_fpu_double/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.378/*        0.077/*         my_fpu_double/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.379/*        0.077/*         my_fpu_double/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.922   13.381/*        0.078/*         my_fpu_double/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.381/*        0.077/*         my_fpu_double/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.922   13.381/*        0.078/*         my_fpu_double/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.382/*        0.078/*         my_fpu_double/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.922   13.382/*        0.078/*         my_fpu_double/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.922   13.382/*        0.078/*         my_fpu_double/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.382/*        0.077/*         my_fpu_double/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.382/*        0.078/*         my_fpu_double/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.383/*        0.078/*         my_fpu_double/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.923   13.383/*        0.077/*         my_fpu_double/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.384/*        0.077/*         my_fpu_double/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.923   13.386/*        0.077/*         my_fpu_double/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.386/*        0.077/*         my_fpu_double/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.387/*        0.077/*         my_fpu_double/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.387/*        0.077/*         my_fpu_double/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.388/*        0.077/*         my_fpu_double/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.923   13.388/*        0.077/*         my_fpu_double/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.923   13.388/*        0.077/*         my_fpu_double/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.388/*        0.077/*         my_fpu_double/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */13.593        */0.190         my_fpu_double/i_fpu_round/round_out_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */13.594        */0.190         my_fpu_double/i_fpu_round/round_out_reg[30]/D    1
CLK(R)->CLK(R)	15.810   */13.594        */0.190         my_fpu_double/i_fpu_round/round_out_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */13.594        */0.190         my_fpu_double/i_fpu_round/round_out_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */13.595        */0.190         my_fpu_double/i_fpu_round/round_out_reg[25]/D    1
CLK(R)->CLK(R)	15.809   */13.596        */0.191         my_fpu_double/i_fpu_round/round_out_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */13.596        */0.190         my_fpu_double/i_fpu_round/round_out_reg[27]/D    1
CLK(R)->CLK(R)	15.811   */13.597        */0.189         my_fpu_double/i_fpu_round/round_out_reg[26]/D    1
CLK(R)->CLK(R)	15.810   */13.598        */0.190         my_fpu_double/i_fpu_round/round_out_reg[8]/D    1
CLK(R)->CLK(R)	15.810   */13.598        */0.190         my_fpu_double/i_fpu_round/round_out_reg[41]/D    1
CLK(R)->CLK(R)	15.810   */13.598        */0.190         my_fpu_double/i_fpu_round/round_out_reg[9]/D    1
CLK(R)->CLK(R)	15.809   */13.599        */0.191         my_fpu_double/i_fpu_round/round_out_reg[20]/D    1
CLK(R)->CLK(R)	15.810   */13.601        */0.190         my_fpu_double/i_fpu_round/round_out_reg[7]/D    1
CLK(R)->CLK(R)	15.810   */13.601        */0.190         my_fpu_double/i_fpu_round/round_out_reg[6]/D    1
CLK(R)->CLK(R)	15.811   */13.601        */0.189         my_fpu_double/i_fpu_round/round_out_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */13.602        */0.191         my_fpu_double/i_fpu_round/round_out_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */13.603        */0.190         my_fpu_double/i_fpu_round/round_out_reg[49]/D    1
CLK(R)->CLK(R)	15.810   */13.603        */0.190         my_fpu_double/i_fpu_round/round_out_reg[42]/D    1
CLK(R)->CLK(R)	15.811   */13.604        */0.189         my_fpu_double/i_fpu_round/round_out_reg[22]/D    1
CLK(R)->CLK(R)	15.810   */13.606        */0.190         my_fpu_double/i_fpu_round/round_out_reg[51]/D    1
CLK(R)->CLK(R)	15.810   */13.607        */0.190         my_fpu_double/i_fpu_round/round_out_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */13.609        */0.190         my_fpu_double/i_fpu_round/round_out_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */13.611        */0.190         my_fpu_double/i_fpu_round/round_out_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */13.612        */0.191         my_fpu_double/i_fpu_round/round_out_reg[18]/D    1
CLK(R)->CLK(R)	15.810   */13.614        */0.190         my_fpu_double/i_fpu_round/round_out_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */13.617        */0.190         my_fpu_double/i_fpu_round/round_out_reg[40]/D    1
CLK(R)->CLK(R)	15.823   */13.726        */0.177         my_fpu_double/addsub_out_reg[22]/D    1
CLK(R)->CLK(R)	15.822   */13.731        */0.178         my_fpu_double/addsub_out_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */13.731        */0.160         my_fpu_double/i_fpu_add/sum_2_reg[55]/D    1
CLK(R)->CLK(R)	15.823   */13.738        */0.177         my_fpu_double/addsub_out_reg[23]/D    1
CLK(R)->CLK(R)	15.825   */13.739        */0.175         my_fpu_double/addsub_out_reg[20]/D    1
CLK(R)->CLK(R)	15.823   */13.742        */0.177         my_fpu_double/addsub_out_reg[12]/D    1
CLK(R)->CLK(R)	15.823   */13.746        */0.177         my_fpu_double/addsub_out_reg[14]/D    1
CLK(R)->CLK(R)	15.824   */13.749        */0.176         my_fpu_double/addsub_out_reg[24]/D    1
CLK(R)->CLK(R)	15.823   */13.755        */0.177         my_fpu_double/addsub_out_reg[13]/D    1
CLK(R)->CLK(R)	15.825   */13.757        */0.175         my_fpu_double/addsub_out_reg[11]/D    1
CLK(R)->CLK(R)	15.823   */13.757        */0.177         my_fpu_double/addsub_out_reg[15]/D    1
CLK(R)->CLK(R)	15.823   */13.758        */0.177         my_fpu_double/addsub_out_reg[16]/D    1
CLK(R)->CLK(R)	15.823   */13.760        */0.177         my_fpu_double/addsub_out_reg[18]/D    1
CLK(R)->CLK(R)	15.825   */13.762        */0.175         my_fpu_double/addsub_out_reg[8]/D    1
CLK(R)->CLK(R)	15.826   */13.764        */0.174         my_fpu_double/addsub_out_reg[10]/D    1
CLK(R)->CLK(R)	15.823   */13.769        */0.177         my_fpu_double/addsub_out_reg[17]/D    1
CLK(R)->CLK(R)	15.824   */13.772        */0.176         my_fpu_double/addsub_out_reg[19]/D    1
CLK(R)->CLK(R)	15.827   */13.776        */0.173         my_fpu_double/addsub_out_reg[9]/D    1
CLK(R)->CLK(R)	15.826   */13.783        */0.174         my_fpu_double/addsub_out_reg[25]/D    1
CLK(R)->CLK(R)	15.826   */13.791        */0.174         my_fpu_double/addsub_out_reg[28]/D    1
CLK(R)->CLK(R)	15.826   */13.793        */0.174         my_fpu_double/addsub_out_reg[7]/D    1
CLK(R)->CLK(R)	15.827   */13.794        */0.173         my_fpu_double/addsub_out_reg[27]/D    1
CLK(R)->CLK(R)	15.826   */13.795        */0.174         my_fpu_double/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.827   */13.796        */0.173         my_fpu_double/addsub_out_reg[26]/D    1
CLK(R)->CLK(R)	15.843   */13.798        */0.157         my_fpu_double/i_fpu_add/small_shift_reg[55]/D    1
CLK(R)->CLK(R)	15.921   13.805/*        0.079/*         my_fpu_double/fpu_op_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.826   */13.806        */0.174         my_fpu_double/addsub_out_reg[1]/D    1
CLK(R)->CLK(R)	15.828   */13.806        */0.172         my_fpu_double/addsub_out_reg[51]/D    1
CLK(R)->CLK(R)	15.922   13.809/*        0.078/*         my_fpu_double/fpu_op_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.809/*        0.079/*         my_fpu_double/opb_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.921   13.809/*        0.079/*         my_fpu_double/fpu_op_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.810/*        0.079/*         my_fpu_double/opa_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.829   */13.810        */0.171         my_fpu_double/addsub_out_reg[0]/D    1
CLK(R)->CLK(R)	15.827   */13.810        */0.173         my_fpu_double/addsub_out_reg[5]/D    1
CLK(R)->CLK(R)	15.829   */13.812        */0.171         my_fpu_double/addsub_out_reg[49]/D    1
CLK(R)->CLK(R)	15.828   */13.814        */0.172         my_fpu_double/addsub_out_reg[52]/D    1
CLK(R)->CLK(R)	15.828   */13.814        */0.172         my_fpu_double/addsub_out_reg[6]/D    1
CLK(R)->CLK(R)	15.827   */13.816        */0.173         my_fpu_double/addsub_out_reg[4]/D    1
CLK(R)->CLK(R)	15.827   */13.818        */0.173         my_fpu_double/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.827   */13.821        */0.173         my_fpu_double/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.827   */13.822        */0.173         my_fpu_double/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.827   */13.823        */0.173         my_fpu_double/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.828   */13.824        */0.172         my_fpu_double/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.827   */13.824        */0.173         my_fpu_double/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.829   */13.830        */0.171         my_fpu_double/addsub_out_reg[50]/D    1
CLK(R)->CLK(R)	15.828   */13.831        */0.172         my_fpu_double/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.829   */13.833        */0.171         my_fpu_double/addsub_out_reg[48]/D    1
CLK(R)->CLK(R)	15.829   */13.838        */0.171         my_fpu_double/addsub_out_reg[2]/D    1
CLK(R)->CLK(R)	15.829   */13.840        */0.171         my_fpu_double/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.830   */13.841        */0.170         my_fpu_double/addsub_out_reg[3]/D    1
CLK(R)->CLK(R)	15.830   */13.848        */0.170         my_fpu_double/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.848/*        0.077/*         my_fpu_double/op_enable_reg/D    1
CLK(R)->CLK(R)	15.830   */13.849        */0.170         my_fpu_double/addsub_out_reg[45]/D    1
CLK(R)->CLK(R)	15.924   13.849/*        0.076/*         my_fpu_double/rmode_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.830   */13.850        */0.170         my_fpu_double/addsub_out_reg[47]/D    1
CLK(R)->CLK(R)	15.924   13.850/*        0.076/*         my_fpu_double/rmode_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.830   */13.852        */0.170         my_fpu_double/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.830   */13.855        */0.170         my_fpu_double/addsub_out_reg[46]/D    1
CLK(R)->CLK(R)	15.832   */13.857        */0.168         my_fpu_double/addsub_out_reg[53]/D    1
CLK(R)->CLK(R)	15.890   13.861/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[35]/D    1
CLK(R)->CLK(R)	15.831   */13.862        */0.169         my_fpu_double/addsub_out_reg[29]/D    1
CLK(R)->CLK(R)	15.890   13.864/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[0]/D    1
CLK(R)->CLK(R)	15.891   13.865/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[13]/D    1
CLK(R)->CLK(R)	15.892   13.867/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[3]/D    1
CLK(R)->CLK(R)	15.890   13.868/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[39]/D    1
CLK(R)->CLK(R)	15.891   13.868/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[16]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[2]/D    1
CLK(R)->CLK(R)	15.832   */13.869        */0.168         my_fpu_double/addsub_out_reg[30]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[15]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[12]/D    1
CLK(R)->CLK(R)	15.891   13.869/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[38]/D    1
CLK(R)->CLK(R)	15.831   */13.869        */0.169         my_fpu_double/addsub_out_reg[41]/D    1
CLK(R)->CLK(R)	15.892   13.870/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[36]/D    1
CLK(R)->CLK(R)	15.892   13.870/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[4]/D    1
CLK(R)->CLK(R)	15.892   13.871/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[11]/D    1
CLK(R)->CLK(R)	15.893   13.871/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[1]/D    1
CLK(R)->CLK(R)	15.893   13.872/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[34]/D    1
CLK(R)->CLK(R)	15.892   13.873/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[45]/D    1
CLK(R)->CLK(R)	15.893   13.873/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */13.873        */0.167         my_fpu_double/addsub_out_reg[54]/D    1
CLK(R)->CLK(R)	15.893   13.873/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[33]/D    1
CLK(R)->CLK(R)	15.893   13.873/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[37]/D    1
CLK(R)->CLK(R)	15.892   13.873/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[17]/D    1
CLK(R)->CLK(R)	15.892   13.874/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[10]/D    1
CLK(R)->CLK(R)	15.893   13.874/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[48]/D    1
CLK(R)->CLK(R)	15.893   13.875/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[32]/D    1
CLK(R)->CLK(R)	15.893   13.876/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[46]/D    1
CLK(R)->CLK(R)	15.893   13.876/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */13.888        */0.167         my_fpu_double/addsub_out_reg[42]/D    1
CLK(R)->CLK(R)	15.834   */13.890        */0.166         my_fpu_double/addsub_out_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */13.892        */0.167         my_fpu_double/addsub_out_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */13.896        */0.167         my_fpu_double/addsub_out_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */13.897        */0.167         my_fpu_double/addsub_out_reg[31]/D    1
CLK(R)->CLK(R)	15.835   */13.901        */0.165         my_fpu_double/addsub_out_reg[37]/D    1
CLK(R)->CLK(R)	15.834   */13.902        */0.166         my_fpu_double/addsub_out_reg[38]/D    1
CLK(R)->CLK(R)	15.835   */13.905        */0.165         my_fpu_double/addsub_out_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */13.907        */0.167         my_fpu_double/exp_addsub_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */13.907        */0.162         my_fpu_double/mantissa_round_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */13.911        */0.166         my_fpu_double/exp_addsub_reg[0]/D    1
CLK(R)->CLK(R)	15.835   */13.911        */0.165         my_fpu_double/addsub_out_reg[32]/D    1
CLK(R)->CLK(R)	15.834   */13.913        */0.166         my_fpu_double/exp_addsub_reg[2]/D    1
CLK(R)->CLK(R)	15.837   */13.914        */0.163         my_fpu_double/mantissa_round_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */13.915        */0.161         my_fpu_double/mantissa_round_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */13.916        */0.162         my_fpu_double/mantissa_round_reg[53]/D    1
CLK(R)->CLK(R)	15.838   */13.916        */0.162         my_fpu_double/mantissa_round_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */13.916        */0.161         my_fpu_double/mantissa_round_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */13.917        */0.161         my_fpu_double/mantissa_round_reg[27]/D    1
CLK(R)->CLK(R)	15.838   */13.917        */0.162         my_fpu_double/mantissa_round_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */13.917        */0.161         my_fpu_double/mantissa_round_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */13.918        */0.161         my_fpu_double/mantissa_round_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */13.918        */0.161         my_fpu_double/mantissa_round_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */13.918        */0.161         my_fpu_double/mantissa_round_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */13.919        */0.161         my_fpu_double/mantissa_round_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */13.919        */0.161         my_fpu_double/mantissa_round_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */13.920        */0.161         my_fpu_double/mantissa_round_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */13.921        */0.161         my_fpu_double/mantissa_round_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */13.922        */0.161         my_fpu_double/mantissa_round_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */13.926        */0.160         my_fpu_double/mantissa_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */13.926        */0.161         my_fpu_double/mantissa_round_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */13.928        */0.161         my_fpu_double/mantissa_round_reg[11]/D    1
CLK(R)->CLK(R)	15.836   */13.928        */0.164         my_fpu_double/exp_addsub_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.929        */0.161         my_fpu_double/mantissa_round_reg[43]/D    1
CLK(R)->CLK(R)	15.836   */13.929        */0.164         my_fpu_double/addsub_out_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */13.929        */0.161         my_fpu_double/mantissa_round_reg[7]/D    1
CLK(R)->CLK(R)	15.836   */13.929        */0.164         my_fpu_double/addsub_out_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */13.930        */0.161         my_fpu_double/mantissa_round_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */13.930        */0.161         my_fpu_double/mantissa_round_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */13.931        */0.161         my_fpu_double/mantissa_round_reg[12]/D    1
CLK(R)->CLK(R)	15.836   */13.931        */0.164         my_fpu_double/exp_addsub_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.931        */0.160         my_fpu_double/mantissa_round_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */13.931        */0.161         my_fpu_double/mantissa_round_reg[8]/D    1
CLK(R)->CLK(R)	15.835   */13.931        */0.165         my_fpu_double/exp_addsub_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */13.932        */0.161         my_fpu_double/mantissa_round_reg[34]/D    1
CLK(R)->CLK(R)	15.835   */13.935        */0.165         my_fpu_double/addsub_out_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */13.938        */0.161         my_fpu_double/mantissa_round_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */13.938        */0.160         my_fpu_double/mantissa_round_reg[40]/D    1
CLK(R)->CLK(R)	15.836   */13.939        */0.164         my_fpu_double/addsub_out_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.939        */0.161         my_fpu_double/mantissa_round_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */13.939        */0.161         my_fpu_double/mantissa_round_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */13.939        */0.160         my_fpu_double/mantissa_round_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */13.940        */0.161         my_fpu_double/mantissa_round_reg[36]/D    1
CLK(R)->CLK(R)	15.838   */13.942        */0.162         my_fpu_double/mantissa_round_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */13.942        */0.161         my_fpu_double/mantissa_round_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */13.943        */0.161         my_fpu_double/mantissa_round_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */13.944        */0.161         my_fpu_double/mantissa_round_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.945        */0.160         my_fpu_double/mantissa_round_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */13.946        */0.161         my_fpu_double/mantissa_round_reg[2]/D    1
CLK(R)->CLK(R)	15.837   */13.947        */0.163         my_fpu_double/exp_addsub_reg[6]/D    1
CLK(R)->CLK(R)	15.837   */13.949        */0.163         my_fpu_double/exp_addsub_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */13.952        */0.161         my_fpu_double/mantissa_round_reg[1]/D    1
CLK(R)->CLK(R)	15.837   */13.952        */0.163         my_fpu_double/exp_addsub_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */13.952        */0.162         my_fpu_double/exp_addsub_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */13.955        */0.161         my_fpu_double/sign_round_reg/D    1
CLK(R)->CLK(R)	15.925   14.001/*        0.075/*         my_fpu_double/exception_reg/D    1
CLK(R)->CLK(R)	15.925   14.001/*        0.075/*         my_fpu_double/underflow_reg/D    1
CLK(R)->CLK(R)	15.838   */14.001        */0.162         my_fpu_double/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.925   14.006/*        0.075/*         my_fpu_double/invalid_reg/D    1
CLK(R)->CLK(R)	15.925   14.007/*        0.075/*         my_fpu_double/overflow_reg/D    1
CLK(R)->CLK(R)	15.925   14.008/*        0.075/*         my_fpu_double/inexact_reg/D    1
CLK(R)->CLK(R)	15.925   14.093/*        0.075/*         my_fpu_double/count_ready_reg[5]/D    1
CLK(R)->CLK(R)	15.925   14.094/*        0.075/*         my_fpu_double/count_ready_reg[4]/D    1
CLK(R)->CLK(R)	15.926   14.096/*        0.074/*         my_fpu_double/count_ready_reg[1]/D    1
CLK(R)->CLK(R)	15.926   14.096/*        0.074/*         my_fpu_double/count_ready_reg[6]/D    1
CLK(R)->CLK(R)	15.842   */14.096        */0.158         my_fpu_double/count_ready_reg[2]/D    1
CLK(R)->CLK(R)	15.842   */14.096        */0.158         my_fpu_double/count_ready_reg[3]/D    1
CLK(R)->CLK(R)	15.842   */14.097        */0.158         my_fpu_double/count_ready_reg[0]/D    1
CLK(R)->CLK(R)	15.830   */14.131        */0.170         my_fpu_double/ready_2_reg/D    1
CLK(R)->CLK(R)	15.834   */14.144        */0.166         my_fpu_double/ready_sig_reg/D    1
CLK(R)->CLK(R)	15.753   */14.155        */0.247         my_fpu_double/count_cycles_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */14.341        */0.162         my_fpu_double/addsub_sign_reg/D    1
CLK(R)->CLK(R)	15.838   */14.341        */0.162         my_fpu_double/exp_addsub_reg[10]/D    1
CLK(R)->CLK(R)	15.926   14.517/*        0.074/*         my_fpu_double/mantissa_round_reg[55]/D    1
CLK(R)->CLK(R)	15.809   */14.521        */0.191         my_fpu_double/count_cycles_reg[4]/D    1
CLK(R)->CLK(R)	15.846   14.579/*        0.154/*         my_fpu_double/count_cycles_reg[2]/D    1
CLK(R)->CLK(R)	15.926   14.603/*        0.074/*         my_fpu_double/addsub_out_reg[55]/D    1
CLK(R)->CLK(R)	15.892   14.854/*        0.108/*         my_fpu_double/sub_enable_reg/D    1
CLK(R)->CLK(R)	15.840   */14.887        */0.160         my_fpu_double/add_enable_reg/D    1
CLK(R)->CLK(R)	15.841   */14.888        */0.159         my_fpu_double/mul_enable_reg/D    1
CLK(R)->CLK(R)	15.843   */14.909        */0.157         my_fpu_double/enable_reg_1_reg/D    1
CLK(R)->CLK(R)	15.844   */14.915        */0.156         my_fpu_double/enable_reg_reg/D    1
CLK(R)->CLK(R)	15.841   */14.917        */0.159         my_fpu_double/count_cycles_reg[0]/D    1
