# Compile of accumulator.sv was successful.
# Compile of instr_ROM.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 14:19:33 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Time =                    0, Reset = x, Request = x, Done = 0
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                  25 putting  13 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          2
#    Time: 65 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                  85 resetting valid bits
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                  85 writing  13 to reg  0
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = xx
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 85 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 95 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          3
#    Time: 125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 145 putting   1 in r0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          4
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 185 putting   9 in r1
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:  13, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          5
#    Time: 225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 245 resetting valid bits
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 245 writing   9 to reg  1
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = xx
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 245 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 265 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 275 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          6
#    Time: 285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 285 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 295 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 305 putting   3 in r0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          7
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 345 putting   0 in r1
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   3, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          8
#    Time: 385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 405 putting   1 in r2
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   3, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          9
#    Time: 445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 465 resetting valid bits
#    Time: 465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   3, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 465 writing   x to reg  3
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         10
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 505 putting   4 in r0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   3, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         11
#    Time: 545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 565 putting   0 in r1
#    Time: 565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         12
#    Time: 605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 625 putting   1 in r2
#    Time: 625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         13
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 665 resetting valid bits
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 665 writing   x to reg  4
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 665 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 675 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 685 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 695 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         14
#    Time: 705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 705 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 715 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 725 putting   5 in r0
#    Time: 725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         15
#    Time: 765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 785 putting   0 in r1
#    Time: 785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         16
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 825 putting   1 in r2
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         17
#    Time: 865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 885 resetting valid bits
#    Time: 885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 885 writing   4 to reg  5
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = xx
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 885 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 895 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 905 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         18
#    Time: 925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 925 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 935 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 945 putting   6 in r0
#    Time: 945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         19
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         20
#    Time: 1025 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1045 putting   1 in r2
#    Time: 1045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         21
#    Time: 1085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1105 resetting valid bits
#    Time: 1105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1105 writing  13 to reg  6
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = xx
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         22
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1145 putting   7 in r0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         23
#    Time: 1185 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1205 putting   0 in r1
#    Time: 1205 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1205 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         24
#    Time: 1245 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1265 putting   1 in r2
#    Time: 1265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         25
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1305 resetting valid bits
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1305 writing   9 to reg  7
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = xx
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1305 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1315 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1325 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1335 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         26
#    Time: 1345 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1365 putting   8 in r0
#    Time: 1365 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1365 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         27
#    Time: 1405 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1425 putting   0 in r1
#    Time: 1425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         28
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing   Z to reg  8
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = xx
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         29
#    Time: 1505 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1525 putting   9 in r0
#    Time: 1525 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1525 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         30
#    Time: 1565 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1585 putting   0 in r1
#    Time: 1585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   9, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         31
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1625 resetting valid bits
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   9, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1625 writing   Z to reg  9
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = xx
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = Z6
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = Z6
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = Z6
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         32
#    Time: 1665 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = Z6
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1665 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] = 0d
# RF: core[1] = 09
# RF: core[2] = xx
# RF: core[3] = xx
# RF: core[4] = xx
# RF: core[5] = 04
# RF: core[6] = 0d
# RF: core[7] = 09
# RF: core[8] = 1Z
# RF: core[9] = Z6
# RF: core[10] = xx
# RF: core[11] = xx
# RF: core[12] = xx
# RF: core[13] = xx
# RF: core[14] = xx
# RF: core[15] = xx
# ** Info: Time: 1675 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1675 ps  Iteration: 3  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of reg_file.sv was successful.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# End time: 14:26:54 on Jun 10,2024, Elapsed time: 0:07:21
# Errors: 0, Warnings: 3
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 14:26:54 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Time =                    0, Reset = x, Request = x, Done = 0
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                  25 putting  13 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          2
#    Time: 65 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                  85 resetting valid bits
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                  85 writing  13 to reg  0
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          3
#    Time: 125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 145 putting   1 in r0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          4
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 185 putting   9 in r1
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:  13, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          5
#    Time: 225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 245 resetting valid bits
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 245 writing   9 to reg  1
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          6
#    Time: 285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 305 putting   3 in r0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          7
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 345 putting   0 in r1
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   3, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          8
#    Time: 385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 405 putting   1 in r2
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   3, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:          9
#    Time: 445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 465 resetting valid bits
#    Time: 465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   3, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 465 writing   x to reg  3
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         10
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 505 putting   4 in r0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   3, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         11
#    Time: 545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 565 putting   0 in r1
#    Time: 565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         12
#    Time: 605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 625 putting   1 in r2
#    Time: 625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         13
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 665 resetting valid bits
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 665 writing   x to reg  4
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 665 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 675 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 685 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 695 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         14
#    Time: 705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 705 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 715 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 725 putting   5 in r0
#    Time: 725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         15
#    Time: 765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 785 putting   0 in r1
#    Time: 785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         16
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 825 putting   1 in r2
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         17
#    Time: 865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 885 resetting valid bits
#    Time: 885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 885 writing   4 to reg  5
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 885 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 895 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 905 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         18
#    Time: 925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 925 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 935 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 945 putting   6 in r0
#    Time: 945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         19
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         20
#    Time: 1025 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1045 putting   1 in r2
#    Time: 1045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         21
#    Time: 1085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1105 resetting valid bits
#    Time: 1105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1105 writing  13 to reg  6
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         22
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1145 putting   7 in r0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         23
#    Time: 1185 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1205 putting   0 in r1
#    Time: 1205 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1205 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         24
#    Time: 1245 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1265 putting   1 in r2
#    Time: 1265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         25
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1305 resetting valid bits
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1305 writing   9 to reg  7
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1305 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1315 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1325 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1335 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         26
#    Time: 1345 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1365 putting   8 in r0
#    Time: 1365 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1365 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         27
#    Time: 1405 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1425 putting   0 in r1
#    Time: 1425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         28
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing   Z to reg  8
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         29
#    Time: 1505 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1525 putting   9 in r0
#    Time: 1525 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1525 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         30
#    Time: 1565 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1585 putting   0 in r1
#    Time: 1585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   9, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         31
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: AC: time=                1625 resetting valid bits
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   9, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1625 writing   Z to reg  9
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   Z
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   Z
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   Z
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: PC: incrementing ctr:         32
#    Time: 1665 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   Z
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1665 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   Z
# RF: core[9] =   Z
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1675 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 137
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1675 ps  Iteration: 3  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of top_level.sv was successful.
# Load canceled
quit -sim
# End time: 14:34:43 on Jun 10,2024, Elapsed time: 0:07:49
# Errors: 0, Warnings: 2
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 14:34:56 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Time =                    0, Reset = x, Request = x, Done = 0
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                  25 putting  13 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          2
#    Time: 65 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                  85 resetting valid bits
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                  85 writing  13 to reg  0
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          3
#    Time: 125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 145 putting   1 in r0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          4
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 185 putting   9 in r1
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:  13, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          5
#    Time: 225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 245 resetting valid bits
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 245 writing   9 to reg  1
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          6
#    Time: 285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 305 putting   3 in r0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          7
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 345 putting   0 in r1
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   3, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          8
#    Time: 385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 405 putting   1 in r2
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   3, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:          9
#    Time: 445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 465 resetting valid bits
#    Time: 465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   3, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 465 writing  22 to reg  3
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         10
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 505 putting   4 in r0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   3, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         11
#    Time: 545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 565 putting   0 in r1
#    Time: 565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         12
#    Time: 605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 625 putting   1 in r2
#    Time: 625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         13
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 665 resetting valid bits
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 665 writing   4 to reg  4
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 665 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 675 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 685 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 695 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         14
#    Time: 705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 705 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 715 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 725 putting   5 in r0
#    Time: 725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   4, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         15
#    Time: 765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 785 putting   0 in r1
#    Time: 785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         16
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 825 putting   1 in r2
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         17
#    Time: 865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 885 resetting valid bits
#    Time: 885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 885 writing   4 to reg  5
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 885 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 895 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 905 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         18
#    Time: 925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 925 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 935 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 945 putting   6 in r0
#    Time: 945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   5, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         19
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         20
#    Time: 1025 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1045 putting   1 in r2
#    Time: 1045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         21
#    Time: 1085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1105 resetting valid bits
#    Time: 1105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1105 writing  13 to reg  6
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         22
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1145 putting   7 in r0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   6, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         23
#    Time: 1185 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1205 putting   0 in r1
#    Time: 1205 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1205 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         24
#    Time: 1245 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1265 putting   1 in r2
#    Time: 1265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         25
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1305 resetting valid bits
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1305 writing   9 to reg  7
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1305 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1315 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1325 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1335 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         26
#    Time: 1345 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1365 putting   8 in r0
#    Time: 1365 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   7, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1365 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         27
#    Time: 1405 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1425 putting   0 in r1
#    Time: 1425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         28
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing  26 to reg  8
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         29
#    Time: 1505 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1525 putting   9 in r0
#    Time: 1525 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   8, r1:   0, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1525 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         30
#    Time: 1565 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1585 putting   0 in r1
#    Time: 1585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   9, r1:   0, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         31
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: AC: time=                1625 resetting valid bits
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   9, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1625 writing   6 to reg  9
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   6
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   6
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   6
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: PC: incrementing ctr:         32
#    Time: 1665 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   6
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1665 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =  13
# RF: core[1] =   9
# RF: core[2] =   x
# RF: core[3] =  22
# RF: core[4] =   4
# RF: core[5] =   4
# RF: core[6] =  13
# RF: core[7] =   9
# RF: core[8] =  26
# RF: core[9] =   6
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 1675 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 140
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1675 ps  Iteration: 3  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
