#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/arithmetic/generated_circuits/opencores/verilog/

# Path to directory of architectures to use
archs_dir=arch/timing/fraclut_carrychain

# Add circuits to list to sweep

circuit_list_add=Md5Core.v
circuit_list_add=cordic.v
#Odin issue, Issue#1738
#circuit_list_add=pipelined_fft_64.v

# Add architectures to list to sweep
arch_list_add=k6_frac_2ripple_N8_22nm.xml
arch_list_add=k6_frac_2uripple_N8_22nm.xml
arch_list_add=k6_frac_N8_22nm.xml
arch_list_add=k6_frac_ripple_N8_22nm.xml
arch_list_add=k6_frac_uripple_N8_22nm.xml

# Parse info and how to parse
parse_file=vpr_chain.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements_chain.txt

script_params=-lut_size 6 -routing_failure_predictor off
