Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d48be0c7c65d41bdaedcef58e1d8adbe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L my_types -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_6502top_behav xil_defaultlib.tb_6502top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel_bi' [D:/Projetos/atari/AtariProj/Atari2600.srcs/sources_1/new/6502top.v:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'cycle' [D:/Projetos/atari/AtariProj/Atari2600.srcs/sources_1/new/6502top.v:141]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.program_counter16b
Compiling module xil_defaultlib.register
Compiling architecture rtl of entity xil_defaultlib.Mux_2 [mux_2_default]
Compiling architecture rtl of entity xil_defaultlib.Mux_4 [mux_4_default]
Compiling architecture rtl of entity xil_defaultlib.Mux_8 [mux_8_default]
Compiling module xil_defaultlib.alu8b
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control_unit
Compiling architecture rtl of entity my_types.decoder [decoder_default]
Compiling module xil_defaultlib.predecoder
Compiling module xil_defaultlib.top6502
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_6502top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_6502top_behav
