$date
	Sun Sep 10 16:32:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module BCDtoSevenSeg_tb $end
$var wire 7 ! svn [6:0] $end
$var reg 4 " bcd [3:0] $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var reg 7 ' svnsg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
x&
x%
x$
x#
bx "
bx !
$end
#5
b1111110 !
b1111110 '
0#
0$
0%
0&
b0 "
#10
b110000 !
b110000 '
1&
b1 "
#15
b1101101 !
b1101101 '
1%
0&
b10 "
#20
b1111001 !
b1111001 '
1&
b11 "
#25
b110011 !
b110011 '
1$
0%
0&
b100 "
#30
b1011011 !
b1011011 '
1&
b101 "
#35
b1011111 !
b1011111 '
1%
0&
b110 "
#40
b1110000 !
b1110000 '
1&
b111 "
#45
b1111111 !
b1111111 '
1#
0$
0%
0&
b1000 "
#50
b1110011 !
b1110011 '
1&
b1001 "
#55
b0 !
b0 '
1%
0&
b1010 "
#60
1&
b1011 "
#100
