<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_29_4_1_U1" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" VARIABLE="ret_V" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_29_4_1_U1" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="sext_ln1270" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_29_4_1_U1" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_29_4_1_U2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" VARIABLE="ret_V_1" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_29_4_1_U2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="sext_ln1270_1" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_13ns_29_4_1_U2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_1" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_16s_16s_13ns_29_4_1_U3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" VARIABLE="ret_V_2" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_16s_16s_13ns_29_4_1_U3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="sext_ln1270_2" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_16s_16s_13ns_29_4_1_U3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_2" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_16s_16s_13ns_29_4_1_U4" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" VARIABLE="ret_V_3" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_16s_16s_13ns_29_4_1_U4" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="sext_ln1270_3" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_16s_16s_13ns_29_4_1_U4" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_3" MODULE="qubit_processor_fixed_dma" LOOP="process_stream_loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="qubit_processor_fixed_dma" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
