// Seed: 1590495337
module module_0 (
    input tri id_0
    , id_4,
    input supply0 id_1,
    input supply1 id_2
    , id_5
);
  id_6(
      {1{1'b0}}, 1, 1
  );
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  reg id_3;
  module_0(
      id_0, id_0, id_0
  );
  wire id_4;
  wire id_5;
  wire id_6;
  always @(posedge 1 - 1) begin
    id_1 <= id_3;
  end
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    output supply1 id_2
);
  wire id_4;
  module_0(
      id_0, id_0, id_0
  );
  assign id_4 = id_4#(.id_4(1));
endmodule
