

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_321_1'
================================================================
* Date:           Sun May  5 21:30:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.277 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_321_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:321->dut.cpp:42]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 12 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 0, i32 %i" [./pca.hpp:321->dut.cpp:42]   --->   Operation 13 'store' 'store_ln321' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_7 = load i32 %i"   --->   Operation 15 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln321 = icmp_eq  i32 %i_7, i32 %rows_read" [./pca.hpp:321->dut.cpp:42]   --->   Operation 16 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln321 = add i32 %i_7, i32 1" [./pca.hpp:321->dut.cpp:42]   --->   Operation 17 'add' 'add_ln321' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %for.body.i.split, void %for.body.i5.loopexit.exitStub" [./pca.hpp:321->dut.cpp:42]   --->   Operation 18 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node mul_i)   --->   "%empty = shl i32 %i_7, i32 2"   --->   Operation 19 'shl' 'empty' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul_i = sub i32 %empty, i32 %i_7"   --->   Operation 20 'sub' 'mul_i' <Predicate = (!icmp_ln321)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln324 = add i32 %mul_i, i32 2" [./pca.hpp:324->dut.cpp:42]   --->   Operation 21 'add' 'add_ln324' <Predicate = (!icmp_ln321)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln324_1 = add i32 %mul_i, i32 1" [./pca.hpp:324->dut.cpp:42]   --->   Operation 22 'add' 'add_ln324_1' <Predicate = (!icmp_ln321)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 %add_ln321, i32 %i" [./pca.hpp:321->dut.cpp:42]   --->   Operation 23 'store' 'store_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i32 %mul_i" [./pca.hpp:324->dut.cpp:42]   --->   Operation 24 'zext' 'zext_ln324_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.27ns)   --->   "%mul_ln324 = mul i65 %zext_ln324_3, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 25 'mul' 'mul_ln324' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln324_4 = zext i32 %add_ln324_1" [./pca.hpp:324->dut.cpp:42]   --->   Operation 26 'zext' 'zext_ln324_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.27ns)   --->   "%mul_ln324_1 = mul i65 %zext_ln324_4, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 27 'mul' 'mul_ln324_1' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln324_5 = zext i32 %add_ln324" [./pca.hpp:324->dut.cpp:42]   --->   Operation 28 'zext' 'zext_ln324_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.27ns)   --->   "%mul_ln324_2 = mul i65 %zext_ln324_5, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 29 'mul' 'mul_ln324_2' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 30 [1/2] (2.27ns)   --->   "%mul_ln324 = mul i65 %zext_ln324_3, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 30 'mul' 'mul_ln324' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln324, i32 34, i32 64" [./pca.hpp:324->dut.cpp:42]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (2.27ns)   --->   "%mul_ln324_1 = mul i65 %zext_ln324_4, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 32 'mul' 'mul_ln324_1' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln324_1, i32 34, i32 64" [./pca.hpp:324->dut.cpp:42]   --->   Operation 33 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (2.27ns)   --->   "%mul_ln324_2 = mul i65 %zext_ln324_5, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 34 'mul' 'mul_ln324_2' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln324_2, i32 34, i32 64" [./pca.hpp:324->dut.cpp:42]   --->   Operation 35 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i31 %tmp" [./pca.hpp:324->dut.cpp:42]   --->   Operation 36 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_addr = getelementptr i64 %pca_m_pcVecs, i64 0, i64 %zext_ln324" [./pca.hpp:324->dut.cpp:42]   --->   Operation 37 'getelementptr' 'pca_m_pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 38 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i31 %tmp_8" [./pca.hpp:324->dut.cpp:42]   --->   Operation 39 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_3_addr = getelementptr i64 %pca_m_pcVecs_3, i64 0, i64 %zext_ln324_1" [./pca.hpp:324->dut.cpp:42]   --->   Operation 40 'getelementptr' 'pca_m_pcVecs_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 41 'load' 'pca_m_pcVecs_3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i31 %tmp_9" [./pca.hpp:324->dut.cpp:42]   --->   Operation 42 'zext' 'zext_ln324_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_4_addr = getelementptr i64 %pca_m_pcVecs_4, i64 0, i64 %zext_ln324_2" [./pca.hpp:324->dut.cpp:42]   --->   Operation 43 'getelementptr' 'pca_m_pcVecs_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 44 'load' 'pca_m_pcVecs_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln321)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i32 %i_7" [./pca.hpp:321->dut.cpp:42]   --->   Operation 45 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:321->dut.cpp:42]   --->   Operation 46 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [./pca.hpp:321->dut.cpp:42]   --->   Operation 47 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 48 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_5 : Operation 49 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 49 'load' 'pca_m_pcVecs_3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_5 : Operation 50 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 50 'load' 'pca_m_pcVecs_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln324 = bitcast i64 %pca_m_pcVecs_load" [./pca.hpp:324->dut.cpp:42]   --->   Operation 51 'bitcast' 'bitcast_ln324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%outputComponents_0_addr = getelementptr i64 %outputComponents_0, i64 0, i64 %zext_ln321" [./pca.hpp:324->dut.cpp:42]   --->   Operation 52 'getelementptr' 'outputComponents_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.71ns)   --->   "%store_ln324 = store i64 %bitcast_ln324, i4 %outputComponents_0_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 53 'store' 'store_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln324_1 = bitcast i64 %pca_m_pcVecs_3_load" [./pca.hpp:324->dut.cpp:42]   --->   Operation 54 'bitcast' 'bitcast_ln324_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%outputComponents_1_addr = getelementptr i64 %outputComponents_1, i64 0, i64 %zext_ln321" [./pca.hpp:324->dut.cpp:42]   --->   Operation 55 'getelementptr' 'outputComponents_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.71ns)   --->   "%store_ln324 = store i64 %bitcast_ln324_1, i4 %outputComponents_1_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 56 'store' 'store_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln324_2 = bitcast i64 %pca_m_pcVecs_4_load" [./pca.hpp:324->dut.cpp:42]   --->   Operation 57 'bitcast' 'bitcast_ln324_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%outputComponents_2_addr = getelementptr i64 %outputComponents_2, i64 0, i64 %zext_ln321" [./pca.hpp:324->dut.cpp:42]   --->   Operation 58 'getelementptr' 'outputComponents_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.71ns)   --->   "%store_ln324 = store i64 %bitcast_ln324_2, i4 %outputComponents_2_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 59 'store' 'store_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln321 = br void %for.body.i" [./pca.hpp:321->dut.cpp:42]   --->   Operation 60 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.147ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln321', ./pca.hpp:321->dut.cpp:42) of constant 0 on local variable 'i', ./pca.hpp:321->dut.cpp:42 [13]  (0.387 ns)
	'load' operation 32 bit ('i') on local variable 'i', ./pca.hpp:321->dut.cpp:42 [16]  (0.000 ns)
	'sub' operation 32 bit ('mul_i') [25]  (0.880 ns)
	'add' operation 32 bit ('add_ln324', ./pca.hpp:324->dut.cpp:42) [26]  (0.880 ns)

 <State 2>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln324', ./pca.hpp:324->dut.cpp:42) [29]  (2.277 ns)

 <State 3>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln324', ./pca.hpp:324->dut.cpp:42) [29]  (2.277 ns)

 <State 4>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('pca_m_pcVecs_addr', ./pca.hpp:324->dut.cpp:42) [32]  (0.000 ns)
	'load' operation 64 bit ('pca_m_pcVecs_load', ./pca.hpp:324->dut.cpp:42) on array 'pca_m_pcVecs' [33]  (0.714 ns)

 <State 5>: 1.428ns
The critical path consists of the following:
	'load' operation 64 bit ('pca_m_pcVecs_load', ./pca.hpp:324->dut.cpp:42) on array 'pca_m_pcVecs' [33]  (0.714 ns)
	'store' operation 0 bit ('store_ln324', ./pca.hpp:324->dut.cpp:42) of variable 'bitcast_ln324', ./pca.hpp:324->dut.cpp:42 on array 'outputComponents_0' [48]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
