// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _writeV2calc_HH_
#define _writeV2calc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct writeV2calc : public sc_module {
    // Port declarations 61
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > voltagesBackup_address0;
    sc_out< sc_logic > voltagesBackup_ce0;
    sc_in< sc_lv<32> > voltagesBackup_q0;
    sc_out< sc_lv<14> > voltagesBackup_address1;
    sc_out< sc_logic > voltagesBackup_ce1;
    sc_in< sc_lv<32> > voltagesBackup_q1;
    sc_in< sc_lv<27> > simConfig_rowsToSimu_dout;
    sc_in< sc_logic > simConfig_rowsToSimu_empty_n;
    sc_out< sc_logic > simConfig_rowsToSimu_read;
    sc_in< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_dout;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_empty_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_read;
    sc_in< sc_lv<27> > Vi_idx_V_data_V_0_dout;
    sc_in< sc_logic > Vi_idx_V_data_V_0_empty_n;
    sc_out< sc_logic > Vi_idx_V_data_V_0_read;
    sc_in< sc_lv<27> > Vi_idx_V_data_V_1_dout;
    sc_in< sc_logic > Vi_idx_V_data_V_1_empty_n;
    sc_out< sc_logic > Vi_idx_V_data_V_1_read;
    sc_in< sc_lv<27> > Vi_idx_V_data_V_2_dout;
    sc_in< sc_logic > Vi_idx_V_data_V_2_empty_n;
    sc_out< sc_logic > Vi_idx_V_data_V_2_read;
    sc_in< sc_lv<27> > Vi_idx_V_data_V_3_dout;
    sc_in< sc_logic > Vi_idx_V_data_V_3_empty_n;
    sc_out< sc_logic > Vi_idx_V_data_V_3_read;
    sc_out< sc_lv<32> > fixedData_V_data_din;
    sc_in< sc_logic > fixedData_V_data_full_n;
    sc_out< sc_logic > fixedData_V_data_write;
    sc_out< sc_lv<1> > fixedData_V_tlast_V_din;
    sc_in< sc_logic > fixedData_V_tlast_V_full_n;
    sc_out< sc_logic > fixedData_V_tlast_V_write;
    sc_in< sc_lv<27> > Vj_idx_V_data_V_0_dout;
    sc_in< sc_logic > Vj_idx_V_data_V_0_empty_n;
    sc_out< sc_logic > Vj_idx_V_data_V_0_read;
    sc_in< sc_lv<27> > Vj_idx_V_data_V_1_dout;
    sc_in< sc_logic > Vj_idx_V_data_V_1_empty_n;
    sc_out< sc_logic > Vj_idx_V_data_V_1_read;
    sc_in< sc_lv<27> > Vj_idx_V_data_V_2_dout;
    sc_in< sc_logic > Vj_idx_V_data_V_2_empty_n;
    sc_out< sc_logic > Vj_idx_V_data_V_2_read;
    sc_in< sc_lv<27> > Vj_idx_V_data_V_3_dout;
    sc_in< sc_logic > Vj_idx_V_data_V_3_empty_n;
    sc_out< sc_logic > Vj_idx_V_data_V_3_read;
    sc_out< sc_lv<32> > processedData_V_data_din;
    sc_in< sc_logic > processedData_V_data_full_n;
    sc_out< sc_logic > processedData_V_data_write;
    sc_out< sc_lv<32> > processedData_V_data_1_din;
    sc_in< sc_logic > processedData_V_data_1_full_n;
    sc_out< sc_logic > processedData_V_data_1_write;
    sc_out< sc_lv<32> > processedData_V_data_2_din;
    sc_in< sc_logic > processedData_V_data_2_full_n;
    sc_out< sc_logic > processedData_V_data_2_write;
    sc_out< sc_lv<32> > processedData_V_data_3_din;
    sc_in< sc_logic > processedData_V_data_3_full_n;
    sc_out< sc_logic > processedData_V_data_3_write;


    // Module declarations
    writeV2calc(sc_module_name name);
    SC_HAS_PROCESS(writeV2calc);

    ~writeV2calc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > simConfig_rowsToSimu_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_blk_n;
    sc_signal< sc_logic > Vi_idx_V_data_V_0_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_3_i_i_fu_250_p2;
    sc_signal< sc_logic > Vi_idx_V_data_V_1_blk_n;
    sc_signal< sc_logic > Vi_idx_V_data_V_2_blk_n;
    sc_signal< sc_logic > Vi_idx_V_data_V_3_blk_n;
    sc_signal< sc_logic > fixedData_V_data_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_9_i_i_reg_412;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > fixedData_V_tlast_V_blk_n;
    sc_signal< sc_logic > Vj_idx_V_data_V_0_blk_n;
    sc_signal< sc_logic > Vj_idx_V_data_V_1_blk_n;
    sc_signal< sc_logic > Vj_idx_V_data_V_2_blk_n;
    sc_signal< sc_logic > Vj_idx_V_data_V_3_blk_n;
    sc_signal< sc_logic > processedData_V_data_blk_n;
    sc_signal< sc_logic > processedData_V_data_1_blk_n;
    sc_signal< sc_logic > processedData_V_data_2_blk_n;
    sc_signal< sc_logic > processedData_V_data_3_blk_n;
    sc_signal< sc_lv<26> > p_1_i_i_reg_235;
    sc_signal< sc_lv<27> > simConfig_BLOCK_NUMB_reg_344;
    sc_signal< bool > ap_condition_190;
    sc_signal< sc_lv<27> > simConfig_rowsToSimu_1_reg_349;
    sc_signal< sc_lv<12> > i_V_fu_255_p2;
    sc_signal< sc_lv<12> > i_V_reg_357;
    sc_signal< sc_logic > Vi_idx_V_data_V_00_status;
    sc_signal< sc_lv<27> > tmp_data_2_V_reg_362;
    sc_signal< sc_lv<27> > tmp_data_3_V_reg_367;
    sc_signal< sc_lv<32> > tmp_data_reg_382;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > tmp_data_1_reg_387;
    sc_signal< sc_lv<32> > tmp_data_2_reg_402;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > tmp_data_3_reg_407;
    sc_signal< sc_lv<1> > tmp_9_i_i_fu_299_p2;
    sc_signal< sc_logic > fixedData_V_data1_status;
    sc_signal< sc_logic > processedData_V_data1_status;
    sc_signal< bool > ap_condition_241;
    sc_signal< sc_lv<26> > j_V_fu_304_p2;
    sc_signal< sc_lv<26> > j_V_reg_416;
    sc_signal< sc_lv<27> > tmp_data_2_V_1_reg_421;
    sc_signal< sc_logic > Vj_idx_V_data_V_00_status;
    sc_signal< bool > ap_condition_261;
    sc_signal< sc_lv<27> > tmp_data_3_V_1_reg_426;
    sc_signal< sc_lv<32> > tmp_data_0_reg_441;
    sc_signal< sc_lv<32> > tmp_data_1_12_reg_446;
    sc_signal< sc_lv<32> > tmp_data_2_13_reg_461;
    sc_signal< sc_lv<32> > tmp_data_3_14_reg_466;
    sc_signal< sc_lv<12> > p_i_i_reg_224;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< sc_lv<26> > p_1_i_i_phi_fu_239_p4;
    sc_signal< sc_lv<64> > tmp_5_i_i_fu_277_p1;
    sc_signal< sc_lv<64> > tmp_6_i_i_fu_282_p1;
    sc_signal< sc_lv<64> > tmp_7_i_i_fu_287_p1;
    sc_signal< sc_lv<64> > tmp_8_i_i_fu_291_p1;
    sc_signal< sc_lv<64> > tmp_13_i_i_fu_326_p1;
    sc_signal< sc_lv<64> > tmp_13_1_i_i_fu_331_p1;
    sc_signal< sc_lv<64> > tmp_13_2_i_i_fu_336_p1;
    sc_signal< sc_lv<64> > tmp_13_3_i_i_fu_340_p1;
    sc_signal< sc_logic > Vi_idx_V_data_V_00_update;
    sc_signal< sc_logic > Vj_idx_V_data_V_00_update;
    sc_signal< sc_logic > fixedData_V_data1_update;
    sc_signal< sc_logic > processedData_V_data1_update;
    sc_signal< sc_lv<27> > p_i_i_cast_fu_246_p1;
    sc_signal< sc_lv<27> > p_1_i_i_cast_fu_295_p1;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage3;
    static const sc_lv<9> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<26> ap_const_lv26_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Vi_idx_V_data_V_00_status();
    void thread_Vi_idx_V_data_V_00_update();
    void thread_Vi_idx_V_data_V_0_blk_n();
    void thread_Vi_idx_V_data_V_0_read();
    void thread_Vi_idx_V_data_V_1_blk_n();
    void thread_Vi_idx_V_data_V_1_read();
    void thread_Vi_idx_V_data_V_2_blk_n();
    void thread_Vi_idx_V_data_V_2_read();
    void thread_Vi_idx_V_data_V_3_blk_n();
    void thread_Vi_idx_V_data_V_3_read();
    void thread_Vj_idx_V_data_V_00_status();
    void thread_Vj_idx_V_data_V_00_update();
    void thread_Vj_idx_V_data_V_0_blk_n();
    void thread_Vj_idx_V_data_V_0_read();
    void thread_Vj_idx_V_data_V_1_blk_n();
    void thread_Vj_idx_V_data_V_1_read();
    void thread_Vj_idx_V_data_V_2_blk_n();
    void thread_Vj_idx_V_data_V_2_read();
    void thread_Vj_idx_V_data_V_3_blk_n();
    void thread_Vj_idx_V_data_V_3_read();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_condition_190();
    void thread_ap_condition_241();
    void thread_ap_condition_261();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_fixedData_V_data1_status();
    void thread_fixedData_V_data1_update();
    void thread_fixedData_V_data_blk_n();
    void thread_fixedData_V_data_din();
    void thread_fixedData_V_data_write();
    void thread_fixedData_V_tlast_V_blk_n();
    void thread_fixedData_V_tlast_V_din();
    void thread_fixedData_V_tlast_V_write();
    void thread_i_V_fu_255_p2();
    void thread_j_V_fu_304_p2();
    void thread_p_1_i_i_cast_fu_295_p1();
    void thread_p_1_i_i_phi_fu_239_p4();
    void thread_p_i_i_cast_fu_246_p1();
    void thread_processedData_V_data1_status();
    void thread_processedData_V_data1_update();
    void thread_processedData_V_data_1_blk_n();
    void thread_processedData_V_data_1_din();
    void thread_processedData_V_data_1_write();
    void thread_processedData_V_data_2_blk_n();
    void thread_processedData_V_data_2_din();
    void thread_processedData_V_data_2_write();
    void thread_processedData_V_data_3_blk_n();
    void thread_processedData_V_data_3_din();
    void thread_processedData_V_data_3_write();
    void thread_processedData_V_data_blk_n();
    void thread_processedData_V_data_din();
    void thread_processedData_V_data_write();
    void thread_simConfig_BLOCK_NUMBERS_V_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_read();
    void thread_simConfig_rowsToSimu_blk_n();
    void thread_simConfig_rowsToSimu_read();
    void thread_tmp_13_1_i_i_fu_331_p1();
    void thread_tmp_13_2_i_i_fu_336_p1();
    void thread_tmp_13_3_i_i_fu_340_p1();
    void thread_tmp_13_i_i_fu_326_p1();
    void thread_tmp_3_i_i_fu_250_p2();
    void thread_tmp_5_i_i_fu_277_p1();
    void thread_tmp_6_i_i_fu_282_p1();
    void thread_tmp_7_i_i_fu_287_p1();
    void thread_tmp_8_i_i_fu_291_p1();
    void thread_tmp_9_i_i_fu_299_p2();
    void thread_voltagesBackup_address0();
    void thread_voltagesBackup_address1();
    void thread_voltagesBackup_ce0();
    void thread_voltagesBackup_ce1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
