<stg><name>dateport_update_OUT</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="34">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="15">
<condition id="33">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="2">
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="10">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="10" to="11">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="11" to="12">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="12" to="13">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="13" to="14">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="14" to="4">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="15" to="16">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="16" to="17">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="17" to="18">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="18" to="19">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="19" to="20">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="20" to="21">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="21" to="22">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="22" to="15">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_20, %.preheader3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %i_20 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %.preheader, label %.preheader3.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="4">
<![CDATA[
.preheader3.preheader:0  %tmp = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:1  %output_d_addr = getelementptr [10 x float]* @output_d, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_d_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="4">
<![CDATA[
.preheader3.preheader:2  %output_d_load_1 = load float* %output_d_addr, align 4

]]></node>
<StgValue><ssdm name="output_d_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="4">
<![CDATA[
.preheader3.preheader:2  %output_d_load_1 = load float* %output_d_addr, align 4

]]></node>
<StgValue><ssdm name="output_d_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="4">
<![CDATA[
.preheader3.preheader:3  %tmp_trn_cast = zext i4 %i to i9

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:4  br label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i5 [ %j_17, %1 ], [ 0, %.preheader3.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i5 %j, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %j_17 = add i5 %j, 1

]]></node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_105 = zext i5 %j to i64

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:1  %tmp_197 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j, i3 0)

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="8">
<![CDATA[
:2  %p_shl_cast = zext i8 %tmp_197 to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:3  %tmp_198 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j, i1 false)

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="6">
<![CDATA[
:4  %p_shl3_cast = zext i6 %tmp_198 to i9

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %output_dwei_addr1 = add i9 %p_shl3_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="output_dwei_addr1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %output_dwei_addr2 = add i9 %output_dwei_addr1, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="output_dwei_addr2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %C5_y_addr = getelementptr [30 x float]* @C5_y, i64 0, i64 %tmp_105

]]></node>
<StgValue><ssdm name="C5_y_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="5">
<![CDATA[
:11  %C5_y_load = load float* %C5_y_addr, align 4

]]></node>
<StgValue><ssdm name="C5_y_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="5">
<![CDATA[
:11  %C5_y_load = load float* %C5_y_addr, align 4

]]></node>
<StgValue><ssdm name="C5_y_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_199 = zext i9 %output_dwei_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_dwei_addr = getelementptr [300 x float]* @output_dwei, i64 0, i64 %tmp_199

]]></node>
<StgValue><ssdm name="output_dwei_addr"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="9">
<![CDATA[
:9  %output_dwei_load = load float* %output_dwei_addr, align 4

]]></node>
<StgValue><ssdm name="output_dwei_load"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="9">
<![CDATA[
:9  %output_dwei_load = load float* %output_dwei_addr, align 4

]]></node>
<StgValue><ssdm name="output_dwei_load"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_106 = fmul float %C5_y_load, %output_d_load_1

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_107 = fadd float %output_dwei_load, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:14  store float %tmp_107, float* %output_dwei_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i4 [ %i_21, %2 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="66" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i_1, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_21 = add i4 %i_1, 1

]]></node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_s = zext i4 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_dbias_addr = getelementptr [10 x float]* @output_dbias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="output_dbias_addr"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_dbias_load = load float* %output_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="output_dbias_load"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_d_addr_1 = getelementptr [10 x float]* @output_d, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="output_d_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="4">
<![CDATA[
:4  %output_d_load = load float* %output_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_d_load"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="76" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_dbias_load = load float* %output_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="output_dbias_load"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="4">
<![CDATA[
:4  %output_d_load = load float* %output_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_d_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="78" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="79" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="81" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_104 = fadd float %output_dbias_load, %output_d_load

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="83" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store float %tmp_104, float* %output_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="112" name="output_d" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="output_dwei" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_dwei"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="C5_y" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C5_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="output_dbias" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_dbias"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="stg_116" to="i" fromId="116" toId="24">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="stg_23" to="i" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="i_20" to="i" fromId="27" toId="24">
<BackEdge/>
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="stg_39" to="i" fromId="39" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="121" from="i" to="exitcond2" fromId="24" toId="25">
</dataflow>
<dataflow id="123" from="stg_122" to="exitcond2" fromId="122" toId="25">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="124" toId="26">
</dataflow>
<dataflow id="127" from="stg_126" to="empty" fromId="126" toId="26">
</dataflow>
<dataflow id="128" from="stg_126" to="empty" fromId="126" toId="26">
</dataflow>
<dataflow id="129" from="stg_126" to="empty" fromId="126" toId="26">
</dataflow>
<dataflow id="130" from="i" to="i_20" fromId="24" toId="27">
</dataflow>
<dataflow id="132" from="stg_131" to="i_20" fromId="131" toId="27">
</dataflow>
<dataflow id="133" from="exitcond2" to="stg_28" fromId="25" toId="28">
</dataflow>
<dataflow id="134" from="i" to="tmp" fromId="24" toId="29">
</dataflow>
<dataflow id="135" from="output_d" to="output_d_addr" fromId="112" toId="30">
</dataflow>
<dataflow id="137" from="stg_136" to="output_d_addr" fromId="136" toId="30">
</dataflow>
<dataflow id="138" from="tmp" to="output_d_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="output_d_addr" to="output_d_load_1" fromId="30" toId="31">
</dataflow>
<dataflow id="140" from="output_d_addr" to="output_d_load_1" fromId="30" toId="32">
</dataflow>
<dataflow id="141" from="i" to="tmp_trn_cast" fromId="24" toId="33">
</dataflow>
<dataflow id="142" from="j_17" to="j" fromId="38" toId="35">
<BackEdge/>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="stg_64" to="j" fromId="64" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="145" from="stg_144" to="j" fromId="144" toId="35">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="stg_34" to="j" fromId="34" toId="35">
</dataflow>
<dataflow id="147" from="j" to="exitcond1" fromId="35" toId="36">
</dataflow>
<dataflow id="149" from="stg_148" to="exitcond1" fromId="148" toId="36">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecLoopTripCount" to="empty_72" fromId="124" toId="37">
</dataflow>
<dataflow id="152" from="stg_151" to="empty_72" fromId="151" toId="37">
</dataflow>
<dataflow id="153" from="stg_151" to="empty_72" fromId="151" toId="37">
</dataflow>
<dataflow id="154" from="stg_151" to="empty_72" fromId="151" toId="37">
</dataflow>
<dataflow id="155" from="j" to="j_17" fromId="35" toId="38">
</dataflow>
<dataflow id="157" from="stg_156" to="j_17" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="exitcond1" to="stg_39" fromId="36" toId="39">
</dataflow>
<dataflow id="159" from="j" to="tmp_105" fromId="35" toId="40">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_197" fromId="160" toId="41">
</dataflow>
<dataflow id="162" from="j" to="tmp_197" fromId="35" toId="41">
</dataflow>
<dataflow id="164" from="stg_163" to="tmp_197" fromId="163" toId="41">
</dataflow>
<dataflow id="165" from="tmp_197" to="p_shl_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_198" fromId="166" toId="43">
</dataflow>
<dataflow id="168" from="j" to="tmp_198" fromId="35" toId="43">
</dataflow>
<dataflow id="170" from="stg_169" to="tmp_198" fromId="169" toId="43">
</dataflow>
<dataflow id="171" from="tmp_198" to="p_shl3_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="172" from="p_shl3_cast" to="output_dwei_addr1" fromId="44" toId="45">
</dataflow>
<dataflow id="173" from="p_shl_cast" to="output_dwei_addr1" fromId="42" toId="45">
</dataflow>
<dataflow id="174" from="output_dwei_addr1" to="output_dwei_addr2" fromId="45" toId="46">
</dataflow>
<dataflow id="175" from="tmp_trn_cast" to="output_dwei_addr2" fromId="33" toId="46">
</dataflow>
<dataflow id="176" from="C5_y" to="C5_y_addr" fromId="114" toId="47">
</dataflow>
<dataflow id="177" from="stg_136" to="C5_y_addr" fromId="136" toId="47">
</dataflow>
<dataflow id="178" from="tmp_105" to="C5_y_addr" fromId="40" toId="47">
</dataflow>
<dataflow id="179" from="C5_y_addr" to="C5_y_load" fromId="47" toId="48">
</dataflow>
<dataflow id="180" from="C5_y_addr" to="C5_y_load" fromId="47" toId="49">
</dataflow>
<dataflow id="181" from="C5_y_load" to="tmp_106" fromId="49" toId="50">
</dataflow>
<dataflow id="182" from="output_d_load_1" to="tmp_106" fromId="32" toId="50">
</dataflow>
<dataflow id="183" from="C5_y_load" to="tmp_106" fromId="49" toId="51">
</dataflow>
<dataflow id="184" from="output_d_load_1" to="tmp_106" fromId="32" toId="51">
</dataflow>
<dataflow id="185" from="output_dwei_addr2" to="tmp_199" fromId="46" toId="52">
</dataflow>
<dataflow id="186" from="output_dwei" to="output_dwei_addr" fromId="113" toId="53">
</dataflow>
<dataflow id="187" from="stg_136" to="output_dwei_addr" fromId="136" toId="53">
</dataflow>
<dataflow id="188" from="tmp_199" to="output_dwei_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="189" from="output_dwei_addr" to="output_dwei_load" fromId="53" toId="54">
</dataflow>
<dataflow id="190" from="C5_y_load" to="tmp_106" fromId="49" toId="55">
</dataflow>
<dataflow id="191" from="output_d_load_1" to="tmp_106" fromId="32" toId="55">
</dataflow>
<dataflow id="192" from="output_dwei_addr" to="output_dwei_load" fromId="53" toId="56">
</dataflow>
<dataflow id="193" from="C5_y_load" to="tmp_106" fromId="49" toId="57">
</dataflow>
<dataflow id="194" from="output_d_load_1" to="tmp_106" fromId="32" toId="57">
</dataflow>
<dataflow id="195" from="output_dwei_load" to="tmp_107" fromId="56" toId="58">
</dataflow>
<dataflow id="196" from="tmp_106" to="tmp_107" fromId="57" toId="58">
</dataflow>
<dataflow id="197" from="output_dwei_load" to="tmp_107" fromId="56" toId="59">
</dataflow>
<dataflow id="198" from="tmp_106" to="tmp_107" fromId="57" toId="59">
</dataflow>
<dataflow id="199" from="output_dwei_load" to="tmp_107" fromId="56" toId="60">
</dataflow>
<dataflow id="200" from="tmp_106" to="tmp_107" fromId="57" toId="60">
</dataflow>
<dataflow id="201" from="output_dwei_load" to="tmp_107" fromId="56" toId="61">
</dataflow>
<dataflow id="202" from="tmp_106" to="tmp_107" fromId="57" toId="61">
</dataflow>
<dataflow id="203" from="output_dwei_load" to="tmp_107" fromId="56" toId="62">
</dataflow>
<dataflow id="204" from="tmp_106" to="tmp_107" fromId="57" toId="62">
</dataflow>
<dataflow id="205" from="tmp_107" to="stg_63" fromId="62" toId="63">
</dataflow>
<dataflow id="206" from="output_dwei_addr" to="stg_63" fromId="53" toId="63">
</dataflow>
<dataflow id="207" from="i_21" to="i_1" fromId="68" toId="65">
<BackEdge/>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="stg_84" to="i_1" fromId="84" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="209" from="stg_116" to="i_1" fromId="116" toId="65">
<condition id="90">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="stg_28" to="i_1" fromId="28" toId="65">
</dataflow>
<dataflow id="211" from="i_1" to="exitcond" fromId="65" toId="66">
</dataflow>
<dataflow id="212" from="stg_122" to="exitcond" fromId="122" toId="66">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecLoopTripCount" to="empty_73" fromId="124" toId="67">
</dataflow>
<dataflow id="214" from="stg_126" to="empty_73" fromId="126" toId="67">
</dataflow>
<dataflow id="215" from="stg_126" to="empty_73" fromId="126" toId="67">
</dataflow>
<dataflow id="216" from="stg_126" to="empty_73" fromId="126" toId="67">
</dataflow>
<dataflow id="217" from="i_1" to="i_21" fromId="65" toId="68">
</dataflow>
<dataflow id="218" from="stg_131" to="i_21" fromId="131" toId="68">
</dataflow>
<dataflow id="219" from="exitcond" to="stg_69" fromId="66" toId="69">
</dataflow>
<dataflow id="220" from="i_1" to="tmp_s" fromId="65" toId="70">
</dataflow>
<dataflow id="221" from="output_dbias" to="output_dbias_addr" fromId="115" toId="71">
</dataflow>
<dataflow id="222" from="stg_136" to="output_dbias_addr" fromId="136" toId="71">
</dataflow>
<dataflow id="223" from="tmp_s" to="output_dbias_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="224" from="output_dbias_addr" to="output_dbias_load" fromId="71" toId="72">
</dataflow>
<dataflow id="225" from="output_d" to="output_d_addr_1" fromId="112" toId="73">
</dataflow>
<dataflow id="226" from="stg_136" to="output_d_addr_1" fromId="136" toId="73">
</dataflow>
<dataflow id="227" from="tmp_s" to="output_d_addr_1" fromId="70" toId="73">
</dataflow>
<dataflow id="228" from="output_d_addr_1" to="output_d_load" fromId="73" toId="74">
</dataflow>
<dataflow id="229" from="output_dbias_addr" to="output_dbias_load" fromId="71" toId="76">
</dataflow>
<dataflow id="230" from="output_d_addr_1" to="output_d_load" fromId="73" toId="77">
</dataflow>
<dataflow id="231" from="output_dbias_load" to="tmp_104" fromId="76" toId="78">
</dataflow>
<dataflow id="232" from="output_d_load" to="tmp_104" fromId="77" toId="78">
</dataflow>
<dataflow id="233" from="output_dbias_load" to="tmp_104" fromId="76" toId="79">
</dataflow>
<dataflow id="234" from="output_d_load" to="tmp_104" fromId="77" toId="79">
</dataflow>
<dataflow id="235" from="output_dbias_load" to="tmp_104" fromId="76" toId="80">
</dataflow>
<dataflow id="236" from="output_d_load" to="tmp_104" fromId="77" toId="80">
</dataflow>
<dataflow id="237" from="output_dbias_load" to="tmp_104" fromId="76" toId="81">
</dataflow>
<dataflow id="238" from="output_d_load" to="tmp_104" fromId="77" toId="81">
</dataflow>
<dataflow id="239" from="output_dbias_load" to="tmp_104" fromId="76" toId="82">
</dataflow>
<dataflow id="240" from="output_d_load" to="tmp_104" fromId="77" toId="82">
</dataflow>
<dataflow id="241" from="tmp_104" to="stg_83" fromId="82" toId="83">
</dataflow>
<dataflow id="242" from="output_dbias_addr" to="stg_83" fromId="71" toId="83">
</dataflow>
<dataflow id="243" from="exitcond2" to="stg_2" fromId="25" toId="2">
</dataflow>
<dataflow id="244" from="exitcond1" to="stg_4" fromId="36" toId="4">
</dataflow>
<dataflow id="245" from="exitcond" to="stg_15" fromId="66" toId="15">
</dataflow>
</dataflows>


</stg>
