# Single-Clock and Dual-Clock FIFO Design and Verification

## FIFO Design in Verilog

This repository contains two FIFO implementations and their testbenches:

- **Single-Clock FIFO** â€“ Synchronous design using one clock for both read and write.
- **Dual-Clock FIFO** â€“ Asynchronous design with independent read/write clocks .

---
## ğŸ“ Repository Structure
```
fifo-design/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ s_fifo.v       
â”‚   â””â”€â”€ d_fifo.v         
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ s_fifo_tb.v    
â”‚   â””â”€â”€ d_fifo_tb.v       
â”‚
â””â”€â”€ README.md                
```
