<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: ArmISA::ISA Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceArmISA.html">ArmISA</a></li><li class="navelem"><a class="el" href="classArmISA_1_1ISA.html">ISA</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="classArmISA_1_1ISA-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ArmISA::ISA Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::ISA:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classArmISA_1_1ISA.png" usemap="#ArmISA::ISA_map" alt=""/>
  <map id="ArmISA::ISA_map" name="ArmISA::ISA_map">
<area href="classSimObject.html" title="Abstract superclass for simulation objects. " alt="SimObject" shape="rect" coords="157,56,252,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" title="Basic support for object serialization. " alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" title="Interface for objects that might require draining before checkpointing. " alt="Drainable" shape="rect" coords="210,0,305,24"/>
<area href="classStats_1_1Group.html" title="Statistics container. " alt="Stats::Group" shape="rect" coords="315,0,410,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MiscReg metadata.  <a href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html">MiscRegLUTEntryInitializer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:af7ac4951de0ff1086a3f2bd48e42de5f"><td class="memItemLeft" align="right" valign="top">typedef ArmISAParams&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a></td></tr>
<tr class="separator:af7ac4951de0ff1086a3f2bd48e42de5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classSimObject"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classSimObject')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classSimObject.html">SimObject</a></td></tr>
<tr class="memitem:a5ec10f06fd6e6061713b405aa822ae51 inherit pub_types_classSimObject"><td class="memItemLeft" align="right" valign="top">typedef SimObjectParams&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a></td></tr>
<tr class="separator:a5ec10f06fd6e6061713b405aa822ae51 inherit pub_types_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4b762a304f8265af5fb8d74532bd3e41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">clear</a> ()</td></tr>
<tr class="separator:a4b762a304f8265af5fb8d74532bd3e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ac6e714cdd86b9e2b96941170746b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a> (int misc_reg) const</td></tr>
<tr class="separator:a47ac6e714cdd86b9e2b96941170746b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7dbcc8c49179b1efdc5f1a5080fb73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a7f7dbcc8c49179b1efdc5f1a5080fb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ad0e9f1389ff4b920a006af8fa252d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)</td></tr>
<tr class="separator:a21ad0e9f1389ff4b920a006af8fa252d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0e48d4f2963bc71c27a33f00d5faa5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a1a0e48d4f2963bc71c27a33f00d5faa5">setMiscReg</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a1a0e48d4f2963bc71c27a33f00d5faa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72473746a4fb83dd4f43a09907e3085b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a72473746a4fb83dd4f43a09907e3085b">flattenRegId</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;regId) const</td></tr>
<tr class="separator:a72473746a4fb83dd4f43a09907e3085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed558b34f6939ef28ad9e2da8a97488d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aed558b34f6939ef28ad9e2da8a97488d">flattenIntIndex</a> (int reg) const</td></tr>
<tr class="separator:aed558b34f6939ef28ad9e2da8a97488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4e0b3906652be893025bf9d2845257"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a5a4e0b3906652be893025bf9d2845257">flattenFloatIndex</a> (int reg) const</td></tr>
<tr class="separator:a5a4e0b3906652be893025bf9d2845257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b6adb2e9a0e34f4750d4c208747214"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a07b6adb2e9a0e34f4750d4c208747214">flattenVecIndex</a> (int reg) const</td></tr>
<tr class="separator:a07b6adb2e9a0e34f4750d4c208747214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6bc07883581d6e20f6fd0ad6cd0223"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a5a6bc07883581d6e20f6fd0ad6cd0223">flattenVecElemIndex</a> (int reg) const</td></tr>
<tr class="separator:a5a6bc07883581d6e20f6fd0ad6cd0223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e9a9d268948f873407b579db65f65b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a60e9a9d268948f873407b579db65f65b">flattenVecPredIndex</a> (int reg) const</td></tr>
<tr class="separator:a60e9a9d268948f873407b579db65f65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e02e93c275d94148502174a1d8d70ac"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a5e02e93c275d94148502174a1d8d70ac">flattenCCIndex</a> (int reg) const</td></tr>
<tr class="separator:a5e02e93c275d94148502174a1d8d70ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4b339e8b26bcf0b7fb112307dc1cad"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aea4b339e8b26bcf0b7fb112307dc1cad">flattenMiscIndex</a> (int reg) const</td></tr>
<tr class="separator:aea4b339e8b26bcf0b7fb112307dc1cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7219672f0a1a863be9295114d9e392"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a7d7219672f0a1a863be9295114d9e392">snsBankedIndex64</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, bool <a class="el" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a>) const</td></tr>
<tr class="separator:a7d7219672f0a1a863be9295114d9e392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06281904ec8ff328c1587e513be2e25c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1pair.html">std::pair</a>&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a06281904ec8ff328c1587e513be2e25c">getMiscIndices</a> (int misc_reg) const</td></tr>
<tr class="separator:a06281904ec8ff328c1587e513be2e25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f275f2681aae3914ac66e01b1b9e723"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a3f275f2681aae3914ac66e01b1b9e723">getCurSveVecLenInBits</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const</td></tr>
<tr class="separator:a3f275f2681aae3914ac66e01b1b9e723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2006ce5ffb7ad0e68033fc6e2c4829"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a8b2006ce5ffb7ad0e68033fc6e2c4829">getCurSveVecLenInBitsAtReset</a> () const</td></tr>
<tr class="separator:a8b2006ce5ffb7ad0e68033fc6e2c4829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec14f241df1b6fdea7f02260428127d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aec14f241df1b6fdea7f02260428127d1">serialize</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp) const</td></tr>
<tr class="memdesc:aec14f241df1b6fdea7f02260428127d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serialize an object.  <a href="#aec14f241df1b6fdea7f02260428127d1">More...</a><br /></td></tr>
<tr class="separator:aec14f241df1b6fdea7f02260428127d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace8617f30f78bc9a41a53a141844fb13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ace8617f30f78bc9a41a53a141844fb13">unserialize</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp)</td></tr>
<tr class="memdesc:ace8617f30f78bc9a41a53a141844fb13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unserialize an object.  <a href="#ace8617f30f78bc9a41a53a141844fb13">More...</a><br /></td></tr>
<tr class="separator:ace8617f30f78bc9a41a53a141844fb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdaebe1ffe95d7f5ce9f64af69138b6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#afdaebe1ffe95d7f5ce9f64af69138b6a">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:afdaebe1ffe95d7f5ce9f64af69138b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50345753a4cfe1f68cd397c95afd895"><td class="memItemLeft" align="right" valign="top">Enums::DecoderFlavour&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aa50345753a4cfe1f68cd397c95afd895">decoderFlavour</a> () const</td></tr>
<tr class="separator:aa50345753a4cfe1f68cd397c95afd895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52fb9186b014db7a414f67ff287144a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ac52fb9186b014db7a414f67ff287144a">haveGICv3CpuIfc</a> () const</td></tr>
<tr class="memdesc:ac52fb9186b014db7a414f67ff287144a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getter for haveGICv3CPUInterface.  <a href="#ac52fb9186b014db7a414f67ff287144a">More...</a><br /></td></tr>
<tr class="separator:ac52fb9186b014db7a414f67ff287144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890e99e967b5928d8e31938c0f1f2410"><td class="memItemLeft" align="right" valign="top">Enums::VecRegRenameMode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a890e99e967b5928d8e31938c0f1f2410">vecRegRenameMode</a> () const</td></tr>
<tr class="separator:a890e99e967b5928d8e31938c0f1f2410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61b98578e7f9f64b8af53e17c23fa22"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ae61b98578e7f9f64b8af53e17c23fa22">params</a> () const</td></tr>
<tr class="separator:ae61b98578e7f9f64b8af53e17c23fa22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696504da50402bd6ca90d15f68e4ea05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">ISA</a> (<a class="el" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *p)</td></tr>
<tr class="separator:a696504da50402bd6ca90d15f68e4ea05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classSimObject"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classSimObject')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classSimObject.html">SimObject</a></td></tr>
<tr class="memitem:ad9d09d7c79a0bb96f9cae5faf85aaa18 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#ad9d09d7c79a0bb96f9cae5faf85aaa18">params</a> () const</td></tr>
<tr class="separator:ad9d09d7c79a0bb96f9cae5faf85aaa18 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eba1a6dc1c54b6f154c07a08df3b297 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a3eba1a6dc1c54b6f154c07a08df3b297">SimObject</a> (const <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">Params</a> *<a class="el" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>)</td></tr>
<tr class="separator:a3eba1a6dc1c54b6f154c07a08df3b297 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad9e70d2845434235780f39d95906f2 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a5ad9e70d2845434235780f39d95906f2">~SimObject</a> ()</td></tr>
<tr class="separator:a5ad9e70d2845434235780f39d95906f2 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bf42a0c7d51f21477fc064f75178c1 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a> () const</td></tr>
<tr class="separator:ac6bf42a0c7d51f21477fc064f75178c1 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1c25d4de5184cccaca7f9b0b703a5d inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">init</a> ()</td></tr>
<tr class="memdesc:a2a1c25d4de5184cccaca7f9b0b703a5d inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d" title="init() is called after all C++ SimObjects have been created and all ports are connected. ">init()</a> is called after all C++ SimObjects have been created and all ports are connected.  <a href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">More...</a><br /></td></tr>
<tr class="separator:a2a1c25d4de5184cccaca7f9b0b703a5d inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01c2ee11164e338749b0a27155fa49c inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#af01c2ee11164e338749b0a27155fa49c">loadState</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp)</td></tr>
<tr class="memdesc:af01c2ee11164e338749b0a27155fa49c inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSimObject.html#af01c2ee11164e338749b0a27155fa49c" title="loadState() is called on each SimObject when restoring from a checkpoint. ">loadState()</a> is called on each <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects. ">SimObject</a> when restoring from a checkpoint.  <a href="classSimObject.html#af01c2ee11164e338749b0a27155fa49c">More...</a><br /></td></tr>
<tr class="separator:af01c2ee11164e338749b0a27155fa49c inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16bbabf9a8b4ca9a6ecf36ca73e3590 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#aa16bbabf9a8b4ca9a6ecf36ca73e3590">initState</a> ()</td></tr>
<tr class="memdesc:aa16bbabf9a8b4ca9a6ecf36ca73e3590 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSimObject.html#aa16bbabf9a8b4ca9a6ecf36ca73e3590" title="initState() is called on each SimObject when not restoring from a checkpoint. ">initState()</a> is called on each <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects. ">SimObject</a> when <em>not</em> restoring from a checkpoint.  <a href="classSimObject.html#aa16bbabf9a8b4ca9a6ecf36ca73e3590">More...</a><br /></td></tr>
<tr class="separator:aa16bbabf9a8b4ca9a6ecf36ca73e3590 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ddb182591ccf26615cd14ac123cd99 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#ad4ddb182591ccf26615cd14ac123cd99">regProbePoints</a> ()</td></tr>
<tr class="memdesc:ad4ddb182591ccf26615cd14ac123cd99 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register probe points for this object.  <a href="classSimObject.html#ad4ddb182591ccf26615cd14ac123cd99">More...</a><br /></td></tr>
<tr class="separator:ad4ddb182591ccf26615cd14ac123cd99 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a570384e5db3bdc4fd957b62099b46 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a77a570384e5db3bdc4fd957b62099b46">regProbeListeners</a> ()</td></tr>
<tr class="memdesc:a77a570384e5db3bdc4fd957b62099b46 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register probe listeners for this object.  <a href="classSimObject.html#a77a570384e5db3bdc4fd957b62099b46">More...</a><br /></td></tr>
<tr class="separator:a77a570384e5db3bdc4fd957b62099b46 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f8b1c9e7c8239917c9b27254c5fe82 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classProbeManager.html">ProbeManager</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a> ()</td></tr>
<tr class="memdesc:ab6f8b1c9e7c8239917c9b27254c5fe82 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the probe manager for this object.  <a href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">More...</a><br /></td></tr>
<tr class="separator:ab6f8b1c9e7c8239917c9b27254c5fe82 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3148723eeca4ec74227e39a86833c808 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classPort.html">Port</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">getPort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr class="memdesc:a3148723eeca4ec74227e39a86833c808 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a port with a given name and index.  <a href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">More...</a><br /></td></tr>
<tr class="separator:a3148723eeca4ec74227e39a86833c808 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d30a398e82cab3686d2e9d54fd71a4 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">startup</a> ()</td></tr>
<tr class="memdesc:a15d30a398e82cab3686d2e9d54fd71a4 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4" title="startup() is the final initialization call before simulation. ">startup()</a> is the final initialization call before simulation.  <a href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">More...</a><br /></td></tr>
<tr class="separator:a15d30a398e82cab3686d2e9d54fd71a4 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c3cbb9c77e2cc11b98bd6c24521116 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top"><a class="el" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a20c3cbb9c77e2cc11b98bd6c24521116">drain</a> () override</td></tr>
<tr class="memdesc:a20c3cbb9c77e2cc11b98bd6c24521116 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a default implementation of the drain interface for objects that don't need draining.  <a href="classSimObject.html#a20c3cbb9c77e2cc11b98bd6c24521116">More...</a><br /></td></tr>
<tr class="separator:a20c3cbb9c77e2cc11b98bd6c24521116 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e86cd3a72fdd3457d28911fb2f92a0 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#ad2e86cd3a72fdd3457d28911fb2f92a0">memWriteback</a> ()</td></tr>
<tr class="memdesc:ad2e86cd3a72fdd3457d28911fb2f92a0 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write back dirty buffers to memory using functional writes.  <a href="classSimObject.html#ad2e86cd3a72fdd3457d28911fb2f92a0">More...</a><br /></td></tr>
<tr class="separator:ad2e86cd3a72fdd3457d28911fb2f92a0 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9122225dab818074e92da6cfcc88742d inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a9122225dab818074e92da6cfcc88742d">memInvalidate</a> ()</td></tr>
<tr class="memdesc:a9122225dab818074e92da6cfcc88742d inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate the contents of memory buffers.  <a href="classSimObject.html#a9122225dab818074e92da6cfcc88742d">More...</a><br /></td></tr>
<tr class="separator:a9122225dab818074e92da6cfcc88742d inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fd9958a8a5c7a24d4c8506d81fa8f3 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a42fd9958a8a5c7a24d4c8506d81fa8f3">serialize</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp) const override</td></tr>
<tr class="memdesc:a42fd9958a8a5c7a24d4c8506d81fa8f3 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serialize an object.  <a href="classSimObject.html#a42fd9958a8a5c7a24d4c8506d81fa8f3">More...</a><br /></td></tr>
<tr class="separator:a42fd9958a8a5c7a24d4c8506d81fa8f3 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96fc59d4b1af420778b0b622b027672 inherit pub_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#ae96fc59d4b1af420778b0b622b027672">unserialize</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) override</td></tr>
<tr class="memdesc:ae96fc59d4b1af420778b0b622b027672 inherit pub_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unserialize an object.  <a href="classSimObject.html#ae96fc59d4b1af420778b0b622b027672">More...</a><br /></td></tr>
<tr class="separator:ae96fc59d4b1af420778b0b622b027672 inherit pub_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classEventManager"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classEventManager')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classEventManager.html">EventManager</a></td></tr>
<tr class="memitem:a1615421c4ebad9c6625394d6c889914d inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a1615421c4ebad9c6625394d6c889914d">EventManager</a> (<a class="el" href="classEventManager.html">EventManager</a> &amp;em)</td></tr>
<tr class="separator:a1615421c4ebad9c6625394d6c889914d inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1c3864ced0af1cd527168d9582809c inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a7e1c3864ced0af1cd527168d9582809c">EventManager</a> (<a class="el" href="classEventManager.html">EventManager</a> *em)</td></tr>
<tr class="separator:a7e1c3864ced0af1cd527168d9582809c inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6c70fb03067c32dcae627c25d92e7c inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#aef6c70fb03067c32dcae627c25d92e7c">EventManager</a> (<a class="el" href="classEventQueue.html">EventQueue</a> *eq)</td></tr>
<tr class="separator:aef6c70fb03067c32dcae627c25d92e7c inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f1d32cd7103729384b10214c94a102 inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventQueue.html">EventQueue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a28f1d32cd7103729384b10214c94a102">eventQueue</a> () const</td></tr>
<tr class="separator:a28f1d32cd7103729384b10214c94a102 inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749a10828b2dd5017a2582960d04e400 inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a> (<a class="el" href="classEvent.html">Event</a> &amp;event, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when)</td></tr>
<tr class="separator:a749a10828b2dd5017a2582960d04e400 inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b58a82b7a2bb4935f41bc4d46897b6 inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a> (<a class="el" href="classEvent.html">Event</a> &amp;event)</td></tr>
<tr class="separator:a92b58a82b7a2bb4935f41bc4d46897b6 inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766c5f955dfa1609696955f075492687 inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a> (<a class="el" href="classEvent.html">Event</a> &amp;event, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when, bool always=false)</td></tr>
<tr class="separator:a766c5f955dfa1609696955f075492687 inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09998a01d7e18bfa8cc54295fdb2a4aa inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a09998a01d7e18bfa8cc54295fdb2a4aa">schedule</a> (<a class="el" href="classEvent.html">Event</a> *event, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when)</td></tr>
<tr class="separator:a09998a01d7e18bfa8cc54295fdb2a4aa inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6834e6eef71b36faddc8bbb34c3a7921 inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a6834e6eef71b36faddc8bbb34c3a7921">deschedule</a> (<a class="el" href="classEvent.html">Event</a> *event)</td></tr>
<tr class="separator:a6834e6eef71b36faddc8bbb34c3a7921 inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9194adbdb2378d04a514caffc92f6f2d inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a9194adbdb2378d04a514caffc92f6f2d">reschedule</a> (<a class="el" href="classEvent.html">Event</a> *event, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when, bool always=false)</td></tr>
<tr class="separator:a9194adbdb2378d04a514caffc92f6f2d inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba57cf378040bdeaed0d1e1acf358cd inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#adba57cf378040bdeaed0d1e1acf358cd">wakeupEventQueue</a> (<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when=(<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>) -1)</td></tr>
<tr class="separator:adba57cf378040bdeaed0d1e1acf358cd inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fbb95a44858e3542afec61007859da inherit pub_methods_classEventManager"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#a72fbb95a44858e3542afec61007859da">setCurTick</a> (<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> newVal)</td></tr>
<tr class="separator:a72fbb95a44858e3542afec61007859da inherit pub_methods_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classSerializable"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classSerializable')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classSerializable.html">Serializable</a></td></tr>
<tr class="memitem:ae2b10a6d95c9873ede8c4562cc5105be inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#ae2b10a6d95c9873ede8c4562cc5105be">Serializable</a> ()</td></tr>
<tr class="separator:ae2b10a6d95c9873ede8c4562cc5105be inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae29a43e8b1a24b0f107129b5af7e14 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#aaae29a43e8b1a24b0f107129b5af7e14">~Serializable</a> ()</td></tr>
<tr class="separator:aaae29a43e8b1a24b0f107129b5af7e14 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5360c9a9ee288009ba4abfc0ee0179b4 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">serializeSection</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp, const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) const</td></tr>
<tr class="memdesc:a5360c9a9ee288009ba4abfc0ee0179b4 inherit pub_methods_classSerializable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serialize an object into a new section.  <a href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">More...</a><br /></td></tr>
<tr class="separator:a5360c9a9ee288009ba4abfc0ee0179b4 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7f0beddd557e732af0940eb20c09b0 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a0a7f0beddd557e732af0940eb20c09b0">serializeSection</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp, const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) const</td></tr>
<tr class="separator:a0a7f0beddd557e732af0940eb20c09b0 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad019457160891a7974f124f1c6899f21 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#ad019457160891a7974f124f1c6899f21">unserializeSection</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp, const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="memdesc:ad019457160891a7974f124f1c6899f21 inherit pub_methods_classSerializable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unserialize an a child object.  <a href="classSerializable.html#ad019457160891a7974f124f1c6899f21">More...</a><br /></td></tr>
<tr class="separator:ad019457160891a7974f124f1c6899f21 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405b36fd9b9af68394ca3f777edbbc9f inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a405b36fd9b9af68394ca3f777edbbc9f">unserializeSection</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp, const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="separator:a405b36fd9b9af68394ca3f777edbbc9f inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classDrainable"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classDrainable')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classDrainable.html">Drainable</a></td></tr>
<tr class="memitem:a06aa9ed2bfe0ae1c9987c144a287f9fa inherit pub_methods_classDrainable"><td class="memItemLeft" align="right" valign="top"><a class="el" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a> () const</td></tr>
<tr class="memdesc:a06aa9ed2bfe0ae1c9987c144a287f9fa inherit pub_methods_classDrainable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current drain state of an object.  <a href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">More...</a><br /></td></tr>
<tr class="separator:a06aa9ed2bfe0ae1c9987c144a287f9fa inherit pub_methods_classDrainable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddf1b5caa08845c11d12f1611b6be85 inherit pub_methods_classDrainable"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDrainable.html#a5ddf1b5caa08845c11d12f1611b6be85">notifyFork</a> ()</td></tr>
<tr class="memdesc:a5ddf1b5caa08845c11d12f1611b6be85 inherit pub_methods_classDrainable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify a child process of a fork.  <a href="classDrainable.html#a5ddf1b5caa08845c11d12f1611b6be85">More...</a><br /></td></tr>
<tr class="separator:a5ddf1b5caa08845c11d12f1611b6be85 inherit pub_methods_classDrainable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classStats_1_1Group"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classStats_1_1Group')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classStats_1_1Group.html">Stats::Group</a></td></tr>
<tr class="memitem:a2b9f54ce812fcea38c81066446d435b3 inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a2b9f54ce812fcea38c81066446d435b3">Group</a> ()=delete</td></tr>
<tr class="separator:a2b9f54ce812fcea38c81066446d435b3 inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e85b9c272f2a4416c9add6642cd777 inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a03e85b9c272f2a4416c9add6642cd777">Group</a> (const <a class="el" href="classStats_1_1Group.html">Group</a> &amp;)=delete</td></tr>
<tr class="separator:a03e85b9c272f2a4416c9add6642cd777 inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fef46fa5f8b486ef710d3d764d5eea8 inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Group.html">Group</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a7fef46fa5f8b486ef710d3d764d5eea8">operator=</a> (const <a class="el" href="classStats_1_1Group.html">Group</a> &amp;)=delete</td></tr>
<tr class="separator:a7fef46fa5f8b486ef710d3d764d5eea8 inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90523b67da2ace5a5bbf5de7e74a73a4 inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a90523b67da2ace5a5bbf5de7e74a73a4">Group</a> (<a class="el" href="classStats_1_1Group.html">Group</a> *parent, const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>=nullptr)</td></tr>
<tr class="memdesc:a90523b67da2ace5a5bbf5de7e74a73a4 inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct a new statistics group.  <a href="classStats_1_1Group.html#a90523b67da2ace5a5bbf5de7e74a73a4">More...</a><br /></td></tr>
<tr class="separator:a90523b67da2ace5a5bbf5de7e74a73a4 inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506178b083653804dfdec28781485880 inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a506178b083653804dfdec28781485880">~Group</a> ()</td></tr>
<tr class="separator:a506178b083653804dfdec28781485880 inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51571a9ce454b2b4cb6d1e2d91e03ce inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">regStats</a> ()</td></tr>
<tr class="memdesc:ae51571a9ce454b2b4cb6d1e2d91e03ce inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCallback.html" title="Generic callback class. ">Callback</a> to set stat parameters.  <a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">More...</a><br /></td></tr>
<tr class="separator:ae51571a9ce454b2b4cb6d1e2d91e03ce inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3b012622ff13ffe46cd0ae7af21f1b inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a4d3b012622ff13ffe46cd0ae7af21f1b">resetStats</a> ()</td></tr>
<tr class="memdesc:a4d3b012622ff13ffe46cd0ae7af21f1b inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCallback.html" title="Generic callback class. ">Callback</a> to reset stats.  <a href="classStats_1_1Group.html#a4d3b012622ff13ffe46cd0ae7af21f1b">More...</a><br /></td></tr>
<tr class="separator:a4d3b012622ff13ffe46cd0ae7af21f1b inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e0ae31f6be822137bac2c61a157e2c inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a34e0ae31f6be822137bac2c61a157e2c">preDumpStats</a> ()</td></tr>
<tr class="memdesc:a34e0ae31f6be822137bac2c61a157e2c inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCallback.html" title="Generic callback class. ">Callback</a> before stats are dumped.  <a href="classStats_1_1Group.html#a34e0ae31f6be822137bac2c61a157e2c">More...</a><br /></td></tr>
<tr class="separator:a34e0ae31f6be822137bac2c61a157e2c inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d672701dcee770be4f70f9e826dc0b inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#a94d672701dcee770be4f70f9e826dc0b">addStat</a> (<a class="el" href="classStats_1_1Info.html">Stats::Info</a> *info)</td></tr>
<tr class="memdesc:a94d672701dcee770be4f70f9e826dc0b inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a stat with this group.  <a href="classStats_1_1Group.html#a94d672701dcee770be4f70f9e826dc0b">More...</a><br /></td></tr>
<tr class="separator:a94d672701dcee770be4f70f9e826dc0b inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b905ff28b3ba36c88e3df7c4e626df inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">const std::map&lt; std::string, <a class="el" href="classStats_1_1Group.html">Group</a> * &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#ad5b905ff28b3ba36c88e3df7c4e626df">getStatGroups</a> () const</td></tr>
<tr class="memdesc:ad5b905ff28b3ba36c88e3df7c4e626df inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get all child groups associated with this object.  <a href="classStats_1_1Group.html#ad5b905ff28b3ba36c88e3df7c4e626df">More...</a><br /></td></tr>
<tr class="separator:ad5b905ff28b3ba36c88e3df7c4e626df inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecb43888a3d5697e4ec99c23c217712 inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classStats_1_1Info.html">Info</a> * &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#abecb43888a3d5697e4ec99c23c217712">getStats</a> () const</td></tr>
<tr class="memdesc:abecb43888a3d5697e4ec99c23c217712 inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get all stats associated with this object.  <a href="classStats_1_1Group.html#abecb43888a3d5697e4ec99c23c217712">More...</a><br /></td></tr>
<tr class="separator:abecb43888a3d5697e4ec99c23c217712 inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83eca43363ffe9e08e38aa2ceb8bf4d inherit pub_methods_classStats_1_1Group"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStats_1_1Group.html#ad83eca43363ffe9e08e38aa2ceb8bf4d">addStatGroup</a> (const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>, <a class="el" href="classStats_1_1Group.html">Group</a> *block)</td></tr>
<tr class="memdesc:ad83eca43363ffe9e08e38aa2ceb8bf4d inherit pub_methods_classStats_1_1Group"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a stat block as a child of this block.  <a href="classStats_1_1Group.html#ad83eca43363ffe9e08e38aa2ceb8bf4d">More...</a><br /></td></tr>
<tr class="separator:ad83eca43363ffe9e08e38aa2ceb8bf4d inherit pub_methods_classStats_1_1Group"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a5090de774e77e8534b44c6f27e85b46c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a5090de774e77e8534b44c6f27e85b46c">zeroSveVecRegUpperPart</a> (<a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">VecRegContainer</a> &amp;vc, unsigned eCount)</td></tr>
<tr class="separator:a5090de774e77e8534b44c6f27e85b46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classSimObject"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classSimObject')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classSimObject.html">SimObject</a></td></tr>
<tr class="memitem:acb739b7b599f27f9e4f2fe3a15b936fc inherit pub_static_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#acb739b7b599f27f9e4f2fe3a15b936fc">serializeAll</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp)</td></tr>
<tr class="memdesc:acb739b7b599f27f9e4f2fe3a15b936fc inherit pub_static_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serialize all SimObjects in the system.  <a href="classSimObject.html#acb739b7b599f27f9e4f2fe3a15b936fc">More...</a><br /></td></tr>
<tr class="separator:acb739b7b599f27f9e4f2fe3a15b936fc inherit pub_static_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d22556f4a5c932a267783fd33f4db79 inherit pub_static_methods_classSimObject"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classSimObject.html">SimObject</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a2d22556f4a5c932a267783fd33f4db79">find</a> (const char *<a class="el" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>)</td></tr>
<tr class="memdesc:a2d22556f4a5c932a267783fd33f4db79 inherit pub_static_methods_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects. ">SimObject</a> with the given name and return a pointer to it.  <a href="classSimObject.html#a2d22556f4a5c932a267783fd33f4db79">More...</a><br /></td></tr>
<tr class="separator:a2d22556f4a5c932a267783fd33f4db79 inherit pub_static_methods_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classSerializable"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classSerializable')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classSerializable.html">Serializable</a></td></tr>
<tr class="memitem:a20c6c398de76a2b81a90f06b8073ff5d inherit pub_static_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">static const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a20c6c398de76a2b81a90f06b8073ff5d">currentSection</a> ()</td></tr>
<tr class="memdesc:a20c6c398de76a2b81a90f06b8073ff5d inherit pub_static_methods_classSerializable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fully-qualified name of the active section.  <a href="classSerializable.html#a20c6c398de76a2b81a90f06b8073ff5d">More...</a><br /></td></tr>
<tr class="separator:a20c6c398de76a2b81a90f06b8073ff5d inherit pub_static_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35635bf4842a3a12ffb40261879cf243 inherit pub_static_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a35635bf4842a3a12ffb40261879cf243">serializeAll</a> (const std::string &amp;cpt_dir)</td></tr>
<tr class="separator:a35635bf4842a3a12ffb40261879cf243 inherit pub_static_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33f134d36aa0cd5a36b3fb461962df inherit pub_static_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a2e33f134d36aa0cd5a36b3fb461962df">unserializeGlobals</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp)</td></tr>
<tr class="separator:a2e33f134d36aa0cd5a36b3fb461962df inherit pub_static_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a1c8989a5ee0a9f38cd0979f3cae9f0e2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html">MiscRegLUTEntryInitializer</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a1c8989a5ee0a9f38cd0979f3cae9f0e2">InitReg</a> (uint32_t reg)</td></tr>
<tr class="separator:a1c8989a5ee0a9f38cd0979f3cae9f0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4dc1f65cef50e0b7e516d72df68fc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a0c4dc1f65cef50e0b7e516d72df68fc2">initializeMiscRegMetadata</a> ()</td></tr>
<tr class="separator:a0c4dc1f65cef50e0b7e516d72df68fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bde810329001eee4820b6a26bb17b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a> (CPSR cpsr)</td></tr>
<tr class="separator:ae9bde810329001eee4820b6a26bb17b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b614bd26eddcb2ffc09f10c85e933e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a7b614bd26eddcb2ffc09f10c85e933e3">getGenericTimer</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a7b614bd26eddcb2ffc09f10c85e933e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b55ec9c2d5c1d1e201010f5dd3e8b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a5b55ec9c2d5c1d1e201010f5dd3e8b3a">getGICv3CPUInterface</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a5b55ec9c2d5c1d1e201010f5dd3e8b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef275cfe4d30ee3882e535e4b83fe6a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aef275cfe4d30ee3882e535e4b83fe6a7">clear32</a> (const ArmISAParams *p, const SCTLR &amp;sctlr_rst)</td></tr>
<tr class="separator:aef275cfe4d30ee3882e535e4b83fe6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e59e38fefa62795f88557c8c7c4e4d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a0e59e38fefa62795f88557c8c7c4e4d2">clear64</a> (const ArmISAParams *p)</td></tr>
<tr class="separator:a0e59e38fefa62795f88557c8c7c4e4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaddde76c0ac0ba5103a4aa6229a289e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aaaddde76c0ac0ba5103a4aa6229a289e">initID32</a> (const ArmISAParams *p)</td></tr>
<tr class="separator:aaaddde76c0ac0ba5103a4aa6229a289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a044e27938bd7669e42dda6ead039"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aaa5a044e27938bd7669e42dda6ead039">initID64</a> (const ArmISAParams *p)</td></tr>
<tr class="separator:aaa5a044e27938bd7669e42dda6ead039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classDrainable"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classDrainable')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classDrainable.html">Drainable</a></td></tr>
<tr class="memitem:ac2b5f739cc6ae6bdb563763a1f3c40f9 inherit pro_methods_classDrainable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDrainable.html#ac2b5f739cc6ae6bdb563763a1f3c40f9">Drainable</a> ()</td></tr>
<tr class="separator:ac2b5f739cc6ae6bdb563763a1f3c40f9 inherit pro_methods_classDrainable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41cf77f0309d150245b592d5f7c3c01 inherit pro_methods_classDrainable"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDrainable.html#ac41cf77f0309d150245b592d5f7c3c01">~Drainable</a> ()</td></tr>
<tr class="separator:ac41cf77f0309d150245b592d5f7c3c01 inherit pro_methods_classDrainable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0068fbb207004376833aa889266a4aea inherit pro_methods_classDrainable"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDrainable.html#a0068fbb207004376833aa889266a4aea">drainResume</a> ()</td></tr>
<tr class="memdesc:a0068fbb207004376833aa889266a4aea inherit pro_methods_classDrainable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume execution after a successful drain.  <a href="classDrainable.html#a0068fbb207004376833aa889266a4aea">More...</a><br /></td></tr>
<tr class="separator:a0068fbb207004376833aa889266a4aea inherit pro_methods_classDrainable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e3b2acc20ebd149239adab1024c2a1 inherit pro_methods_classDrainable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">signalDrainDone</a> () const</td></tr>
<tr class="memdesc:af0e3b2acc20ebd149239adab1024c2a1 inherit pro_methods_classDrainable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal that an object is drained.  <a href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">More...</a><br /></td></tr>
<tr class="separator:af0e3b2acc20ebd149239adab1024c2a1 inherit pro_methods_classDrainable"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a2e13e022fad3518a8c0691b6f76ea857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmSystem.html">ArmSystem</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a></td></tr>
<tr class="separator:a2e13e022fad3518a8c0691b6f76ea857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c080713a41eec93839fdb5b4a9eb55b"><td class="memItemLeft" align="right" valign="top">const Enums::DecoderFlavour&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a3c080713a41eec93839fdb5b4a9eb55b">_decoderFlavour</a></td></tr>
<tr class="separator:a3c080713a41eec93839fdb5b4a9eb55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00df3b6554b903a7fc854b239da94594"><td class="memItemLeft" align="right" valign="top">const Enums::VecRegRenameMode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a00df3b6554b903a7fc854b239da94594">_vecRegRenameMode</a></td></tr>
<tr class="separator:a00df3b6554b903a7fc854b239da94594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cbfef5d12b06fa0fc183f672af6de9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1DummyISADevice.html">DummyISADevice</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a82cbfef5d12b06fa0fc183f672af6de9">dummyDevice</a></td></tr>
<tr class="memdesc:a82cbfef5d12b06fa0fc183f672af6de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dummy device for to handle non-existing <a class="el" href="classArmISA_1_1ISA.html">ISA</a> devices.  <a href="#a82cbfef5d12b06fa0fc183f672af6de9">More...</a><br /></td></tr>
<tr class="separator:a82cbfef5d12b06fa0fc183f672af6de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3399d9bc3fccb0d7321b6db8ec32e12e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a></td></tr>
<tr class="separator:a3399d9bc3fccb0d7321b6db8ec32e12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631d555a2dfda9c7167a550de6906822"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a></td></tr>
<tr class="separator:a631d555a2dfda9c7167a550de6906822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99a7541de87cf74c8a8abf0077d5945"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">gicv3CpuInterface</a></td></tr>
<tr class="separator:ad99a7541de87cf74c8a8abf0077d5945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1676c1f135ff2ceb5f87bf262eeb195"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#af1676c1f135ff2ceb5f87bf262eeb195">highestELIs64</a></td></tr>
<tr class="separator:af1676c1f135ff2ceb5f87bf262eeb195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5cf38edef41a2219914fabbe91bca9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a></td></tr>
<tr class="separator:a2b5cf38edef41a2219914fabbe91bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aebe12b75ff4d71745ec872dddd0ac2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a></td></tr>
<tr class="separator:a3aebe12b75ff4d71745ec872dddd0ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3682c749403746c279089e180b3a503e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a></td></tr>
<tr class="separator:a3682c749403746c279089e180b3a503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca80f56017f1438dd0db1d02fb30564"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a7ca80f56017f1438dd0db1d02fb30564">haveCrypto</a></td></tr>
<tr class="separator:a7ca80f56017f1438dd0db1d02fb30564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2856f99be78123643814dc843efdd874"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a></td></tr>
<tr class="separator:a2856f99be78123643814dc843efdd874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8f42e0ecce062f435ba68a30cadee4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a8d8f42e0ecce062f435ba68a30cadee4">haveGICv3CPUInterface</a></td></tr>
<tr class="separator:a8d8f42e0ecce062f435ba68a30cadee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dd1a314379230cdd34e8b3de25ca29"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a48dd1a314379230cdd34e8b3de25ca29">physAddrRange</a></td></tr>
<tr class="separator:a48dd1a314379230cdd34e8b3de25ca29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e20e1c956faa1bbbb8011ed874a340"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a></td></tr>
<tr class="separator:ac6e20e1c956faa1bbbb8011ed874a340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fee62bcdabd1eb8c1419e87dbb28ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a18fee62bcdabd1eb8c1419e87dbb28ed">haveLSE</a></td></tr>
<tr class="separator:a18fee62bcdabd1eb8c1419e87dbb28ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ffdf69023ea27ba4d6f2657d9e2d09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#aa4ffdf69023ea27ba4d6f2657d9e2d09">havePAN</a></td></tr>
<tr class="separator:aa4ffdf69023ea27ba4d6f2657d9e2d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18809f25fbe7bcc88209f42e067190a0"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a></td></tr>
<tr class="memdesc:a18809f25fbe7bcc88209f42e067190a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE vector length in quadwords.  <a href="#a18809f25fbe7bcc88209f42e067190a0">More...</a><br /></td></tr>
<tr class="separator:a18809f25fbe7bcc88209f42e067190a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461f854d00b5c5087d542684482cb0cf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a461f854d00b5c5087d542684482cb0cf">impdefAsNop</a></td></tr>
<tr class="memdesc:a461f854d00b5c5087d542684482cb0cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, accesses to IMPLEMENTATION DEFINED registers are treated as NOP hence not causing UNDEFINED INSTRUCTION.  <a href="#a461f854d00b5c5087d542684482cb0cf">More...</a><br /></td></tr>
<tr class="separator:a461f854d00b5c5087d542684482cb0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43365bfb443466981a5b5a6c691fe67"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#ab43365bfb443466981a5b5a6c691fe67">afterStartup</a></td></tr>
<tr class="separator:ab43365bfb443466981a5b5a6c691fe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e979df979ee337c48a677cde5215e9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a> [<a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>]</td></tr>
<tr class="separator:a3e979df979ee337c48a677cde5215e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d9ebc060a40ef44cecffa11e410038"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a50d9ebc060a40ef44cecffa11e410038">intRegMap</a></td></tr>
<tr class="separator:a50d9ebc060a40ef44cecffa11e410038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classSimObject"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classSimObject')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classSimObject.html">SimObject</a></td></tr>
<tr class="memitem:a99880551669bb51d749676f678b1dcc8 inherit pro_attribs_classSimObject"><td class="memItemLeft" align="right" valign="top">const SimObjectParams *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a></td></tr>
<tr class="memdesc:a99880551669bb51d749676f678b1dcc8 inherit pro_attribs_classSimObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached copy of the object parameters.  <a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">More...</a><br /></td></tr>
<tr class="separator:a99880551669bb51d749676f678b1dcc8 inherit pro_attribs_classSimObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classEventManager"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classEventManager')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classEventManager.html">EventManager</a></td></tr>
<tr class="memitem:ae80b5045b34395c55d6c482335a4a0da inherit pro_attribs_classEventManager"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventQueue.html">EventQueue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classEventManager.html#ae80b5045b34395c55d6c482335a4a0da">eventq</a></td></tr>
<tr class="memdesc:ae80b5045b34395c55d6c482335a4a0da inherit pro_attribs_classEventManager"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pointer to this object's event queue.  <a href="classEventManager.html#ae80b5045b34395c55d6c482335a4a0da">More...</a><br /></td></tr>
<tr class="separator:ae80b5045b34395c55d6c482335a4a0da inherit pro_attribs_classEventManager"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:a071132334391eac07bbdaffe4b7f46c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; struct <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a071132334391eac07bbdaffe4b7f46c3">lookUpMiscReg</a></td></tr>
<tr class="memdesc:a071132334391eac07bbdaffe4b7f46c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Metadata table accessible via the value of the register.  <a href="#a071132334391eac07bbdaffe4b7f46c3">More...</a><br /></td></tr>
<tr class="separator:a071132334391eac07bbdaffe4b7f46c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a919c233e38c9a5c63093a70b75150989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a919c233e38c9a5c63093a70b75150989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec36493a37e78ea73079559e2289ab3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a8ec36493a37e78ea73079559e2289ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_attribs_classSerializable"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classSerializable')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classSerializable.html">Serializable</a></td></tr>
<tr class="memitem:a3edd16fe55d68f6610ea38ba8a2e0543 inherit pub_static_attribs_classSerializable"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a3edd16fe55d68f6610ea38ba8a2e0543">ckptCount</a> = 0</td></tr>
<tr class="separator:a3edd16fe55d68f6610ea38ba8a2e0543 inherit pub_static_attribs_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55994e6905bd7a5a739df8b748fe749 inherit pub_static_attribs_classSerializable"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#aa55994e6905bd7a5a739df8b748fe749">ckptMaxCount</a> = 0</td></tr>
<tr class="separator:aa55994e6905bd7a5a739df8b748fe749 inherit pub_static_attribs_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddcadfd3045221bee368bddb20a9f9f inherit pub_static_attribs_classSerializable"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a2ddcadfd3045221bee368bddb20a9f9f">ckptPrevCount</a> = -1</td></tr>
<tr class="separator:a2ddcadfd3045221bee368bddb20a9f9f inherit pub_static_attribs_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00066">66</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="af7ac4951de0ff1086a3f2bd48e42de5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ac4951de0ff1086a3f2bd48e42de5f">&#9670;&nbsp;</a></span>Params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ArmISAParams <a class="el" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">ArmISA::ISA::Params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00754">754</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a696504da50402bd6ca90d15f68e4ea05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696504da50402bd6ca90d15f68e4ea05">&#9670;&nbsp;</a></span>ISA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::ISA::ISA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *&#160;</td>
          <td class="paramname"><em>p</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00064">64</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00074">_vecRegRenameMode</a>, <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00077">dummyDevice</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="arm_2isa_8hh_source.html#l00093">haveCrypto</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00205">ArmSystem::haveCrypto()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00094">haveLargeAsid64</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00244">ArmSystem::haveLargeAsid64()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00091">haveLPAE</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00195">ArmSystem::haveLPAE()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00098">haveLSE</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00253">ArmSystem::haveLSE()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00099">havePAN</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00256">ArmSystem::havePAN()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00097">haveSVE</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00247">ArmSystem::haveSVE()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00092">haveVirtualization</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00089">highestELIs64</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00227">ArmSystem::highestELIs64()</a>, <a class="el" href="miscregs_8cc_source.html#l02849">initializeMiscRegMetadata()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00135">lookUpMiscReg</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00088">ArmISA::MISCREG_SCTLR_RST</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00938">ArmISA::NUM_MISCREGS</a>, <a class="el" href="arm_2isa_8hh_source.html#l00096">physAddrRange</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00263">ArmSystem::physAddrRange()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00080">pmu</a>, <a class="el" href="miscregs_8cc_source.html#l01098">ArmISA::preUnflattenMiscReg()</a>, <a class="el" href="isa__device_8cc_source.html#l00053">ArmISA::BaseISADevice::setISA()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00102">sveVL</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00250">ArmSystem::sveVL()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a919c233e38c9a5c63093a70b75150989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919c233e38c9a5c63093a70b75150989">&#9670;&nbsp;</a></span>assert32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::assert32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00423">423</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2process_8cc_source.html#l00084">M5_VAR_USED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a8ec36493a37e78ea73079559e2289ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec36493a37e78ea73079559e2289ab3">&#9670;&nbsp;</a></span>assert64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::assert64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00428">428</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00319">initID32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00084">M5_VAR_USED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">setMiscRegNoEffect()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a4b762a304f8265af5fb8d74532bd3e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b762a304f8265af5fb8d74532bd3e41">&#9670;&nbsp;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::clear </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00131">131</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00227">ArmSystem::highestELIs64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00319">initID32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00071">ArmISA::MISCREG_MVFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00070">ArmISA::MISCREG_MVFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00312">ArmISA::MISCREG_NMRR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00306">ArmISA::MISCREG_PRRR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00088">ArmISA::MISCREG_SCTLR_RST</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00089">ArmISA::MISCREG_SEV_MAILBOX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00147">ArmISA::MISCREG_TLBTR</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="arm_2isa_8cc_source.html#l00125">params()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="aef275cfe4d30ee3882e535e4b83fe6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef275cfe4d30ee3882e535e4b83fe6a7">&#9670;&nbsp;</a></span>clear32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::clear32 </td>
          <td>(</td>
          <td class="paramtype">const ArmISAParams *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const SCTLR &amp;&#160;</td>
          <td class="paramname"><em>sctlr_rst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00218">218</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="arm_2isa_8hh_source.html#l00091">haveLPAE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00068">ArmISA::MISCREG_FPSID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">ArmISA::MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">ArmISA::MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00330">ArmISA::MISCREG_MVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00173">ArmISA::MISCREG_SCTLR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00088">ArmISA::MISCREG_SCTLR_RST</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00174">ArmISA::MISCREG_SCTLR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00197">ArmISA::MISCREG_TTBCR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00329">ArmISA::MISCREG_VBAR_S</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">ArmISA::MODE_USER</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00241">ArmSystem::resetAddr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00381">updateRegMap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>.</p>

</div>
</div>
<a id="a0e59e38fefa62795f88557c8c7c4e4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e59e38fefa62795f88557c8c7c4e4d2">&#9670;&nbsp;</a></span>clear64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::clear64 </td>
          <td>(</td>
          <td class="paramtype">const ArmISAParams *&#160;</td>
          <td class="paramname"><em>p</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00270">270</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00092">haveVirtualization</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00230">ArmSystem::highestEL()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">ArmISA::MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00430">ArmISA::MISCREG_MPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00610">ArmISA::MISCREG_RVBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00613">ArmISA::MISCREG_RVBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00615">ArmISA::MISCREG_RVBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">ArmISA::MISCREG_SCTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00173">ArmISA::MISCREG_SCTLR_NS</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00595">ArmISA::MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00597">ArmISA::MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00599">ArmISA::MODE_EL3H</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00241">ArmSystem::resetAddr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00381">updateRegMap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>.</p>

</div>
</div>
<a id="aa50345753a4cfe1f68cd397c95afd895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50345753a4cfe1f68cd397c95afd895">&#9670;&nbsp;</a></span>decoderFlavour()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Enums::DecoderFlavour ArmISA::ISA::decoderFlavour </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00733">733</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00073">_decoderFlavour</a>.</p>

</div>
</div>
<a id="a5e02e93c275d94148502174a1d8d70ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e02e93c275d94148502174a1d8d70ac">&#9670;&nbsp;</a></span>flattenCCIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00533">533</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>.</p>

</div>
</div>
<a id="a5a4e0b3906652be893025bf9d2845257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4e0b3906652be893025bf9d2845257">&#9670;&nbsp;</a></span>flattenFloatIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00505">505</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>.</p>

</div>
</div>
<a id="aed558b34f6939ef28ad9e2da8a97488d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed558b34f6939ef28ad9e2da8a97488d">&#9670;&nbsp;</a></span>flattenIntIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00473">473</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="intregs_8hh_source.html#l00471">ArmISA::flattenIntRegModeIndex()</a>, <a class="el" href="intregs_8hh_source.html#l00120">ArmISA::INTREG_SP0</a>, <a class="el" href="intregs_8hh_source.html#l00121">ArmISA::INTREG_SP1</a>, <a class="el" href="intregs_8hh_source.html#l00122">ArmISA::INTREG_SP2</a>, <a class="el" href="intregs_8hh_source.html#l00123">ArmISA::INTREG_SP3</a>, <a class="el" href="intregs_8hh_source.html#l00162">ArmISA::INTREG_SPX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="intregs_8hh_source.html#l00126">ArmISA::NUM_ARCH_INTREGS</a>, <a class="el" href="intregs_8hh_source.html#l00125">ArmISA::NUM_INTREGS</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">ArmISA::opModeToEL()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>.</p>

</div>
</div>
<a id="aea4b339e8b26bcf0b7fb112307dc1cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4b339e8b26bcf0b7fb112307dc1cad">&#9670;&nbsp;</a></span>flattenMiscIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00540">540</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00950">ArmISA::MISCREG_BANKED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00308">ArmISA::MISCREG_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00314">ArmISA::MISCREG_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00948">ArmISA::MISCREG_MUTEX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00311">ArmISA::MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00084">ArmISA::MISCREG_NMRR_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00085">ArmISA::MISCREG_NMRR_MAIR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00086">ArmISA::MISCREG_NMRR_MAIR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00297">ArmISA::MISCREG_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00292">ArmISA::MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00296">ArmISA::MISCREG_PMXEVTYPER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00087">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00305">ArmISA::MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00081">ArmISA::MISCREG_PRRR_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00082">ArmISA::MISCREG_PRRR_MAIR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00083">ArmISA::MISCREG_PRRR_MAIR0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00059">ArmISA::MISCREG_SPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00064">ArmISA::MISCREG_SPSR_ABT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00493">ArmISA::MISCREG_SPSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00504">ArmISA::MISCREG_SPSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00511">ArmISA::MISCREG_SPSR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00060">ArmISA::MISCREG_SPSR_FIQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00065">ArmISA::MISCREG_SPSR_HYP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00061">ArmISA::MISCREG_SPSR_IRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00063">ArmISA::MISCREG_SPSR_MON</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00062">ArmISA::MISCREG_SPSR_SVC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00066">ArmISA::MISCREG_SPSR_UND</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">ArmISA::MISCREG_TTBCR</a>, <a class="el" href="miscregs_8cc_source.html#l02846">ArmISA::miscRegInfo</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">ArmISA::MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00593">ArmISA::MODE_EL0T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00595">ArmISA::MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00594">ArmISA::MODE_EL1T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00597">ArmISA::MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00596">ArmISA::MODE_EL2T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00599">ArmISA::MODE_EL3H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00598">ArmISA::MODE_EL3T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">ArmISA::MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">ArmISA::MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">ArmISA::MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">ArmISA::MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">ArmISA::MODE_USER</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="arm_2isa_8hh_source.html#l00659">snsBankedIndex64()</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00668">getMiscIndices()</a>.</p>

</div>
</div>
<a id="a72473746a4fb83dd4f43a09907e3085b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72473746a4fb83dd4f43a09907e3085b">&#9670;&nbsp;</a></span>flattenRegId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegId.html">RegId</a> ArmISA::ISA::flattenRegId </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00449">449</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00064">CCRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00206">RegId::classValue()</a>, <a class="el" href="reg__class_8hh_source.html#l00204">RegId::elemIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00533">flattenCCIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00505">flattenFloatIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00473">flattenIntIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00540">flattenMiscIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00519">flattenVecElemIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00512">flattenVecIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00526">flattenVecPredIndex()</a>, <a class="el" href="reg__class_8hh_source.html#l00058">FloatRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00057">IntRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00065">MiscRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00062">VecElemClass</a>, <a class="el" href="reg__class_8hh_source.html#l00063">VecPredRegClass</a>, and <a class="el" href="reg__class_8hh_source.html#l00060">VecRegClass</a>.</p>

</div>
</div>
<a id="a5a6bc07883581d6e20f6fd0ad6cd0223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6bc07883581d6e20f6fd0ad6cd0223">&#9670;&nbsp;</a></span>flattenVecElemIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenVecElemIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00519">519</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>.</p>

</div>
</div>
<a id="a07b6adb2e9a0e34f4750d4c208747214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b6adb2e9a0e34f4750d4c208747214">&#9670;&nbsp;</a></span>flattenVecIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenVecIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00512">512</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>.</p>

</div>
</div>
<a id="a60e9a9d268948f873407b579db65f65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e9a9d268948f873407b579db65f65b">&#9670;&nbsp;</a></span>flattenVecPredIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenVecPredIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00526">526</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">flattenRegId()</a>.</p>

</div>
</div>
<a id="a3f275f2681aae3914ac66e01b1b9e723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f275f2681aae3914ac66e01b1b9e723">&#9670;&nbsp;</a></span>getCurSveVecLenInBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ArmISA::ISA::getCurSveVecLenInBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l02130">2130</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00308">ArmISA::ELIsInHost()</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00092">haveVirtualization</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00418">ArmISA::len</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00900">ArmISA::MISCREG_ZCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00898">ArmISA::MISCREG_ZCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00897">ArmISA::MISCREG_ZCR_EL3</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="logging_8hh_source.html#l00185">panic_if</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00102">sveVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00668">getMiscIndices()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a8b2006ce5ffb7ad0e68033fc6e2c4829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2006ce5ffb7ad0e68033fc6e2c4829">&#9670;&nbsp;</a></span>getCurSveVecLenInBitsAtReset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ArmISA::ISA::getCurSveVecLenInBitsAtReset </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00691">691</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8cc_source.html#l02174">zeroSveVecRegUpperPart()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2decoder_8cc_source.html#l00057">ArmISA::Decoder::Decoder()</a>.</p>

</div>
</div>
<a id="a7b614bd26eddcb2ffc09f10c85e933e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b614bd26eddcb2ffc09f10c85e933e3">&#9670;&nbsp;</a></span>getGenericTimer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp; ArmISA::ISA::getGenericTimer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l02102">2102</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00220">ArmSystem::getGenericTimer()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00083">timer</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00381">updateRegMap()</a>.</p>

</div>
</div>
<a id="a5b55ec9c2d5c1d1e201010f5dd3e8b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b55ec9c2d5c1d1e201010f5dd3e8b3a">&#9670;&nbsp;</a></span>getGICv3CPUInterface()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp; ArmISA::ISA::getGICv3CPUInterface </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l02123">2123</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00086">gicv3CpuInterface</a>, and <a class="el" href="logging_8hh_source.html#l00185">panic_if</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00381">updateRegMap()</a>.</p>

</div>
</div>
<a id="a06281904ec8ff328c1587e513be2e25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06281904ec8ff328c1587e513be2e25c">&#9670;&nbsp;</a></span>getMiscIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1pair.html">std::pair</a>&lt;int,int&gt; ArmISA::ISA::getMiscIndices </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00668">668</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00540">flattenMiscIndex()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">getCurSveVecLenInBits()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00114">ArmISA::ISA::MiscRegLUTEntry::lower</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00956">ArmISA::MISCREG_BANKED_CHILD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="miscregs_8cc_source.html#l02846">ArmISA::miscRegInfo</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00115">ArmISA::ISA::MiscRegLUTEntry::upper</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00762">setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="ac52fb9186b014db7a414f67ff287144a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52fb9186b014db7a414f67ff287144a">&#9670;&nbsp;</a></span>haveGICv3CpuIfc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveGICv3CpuIfc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getter for haveGICv3CPUInterface. </p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00736">736</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00095">haveGICv3CPUInterface</a>.</p>

</div>
</div>
<a id="a0c4dc1f65cef50e0b7e516d72df68fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4dc1f65cef50e0b7e516d72df68fc2">&#9670;&nbsp;</a></span>initializeMiscRegMetadata()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::initializeMiscRegMetadata </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Some registers alias with others, and therefore need to be translated. When two mapping registers are given, they are the 32b lower and upper halves, respectively, of the 64b register being mapped. aligned with reference documentation ARM DDI 0487A.i pp 1540-1543</p>
<p>NAM = "not architecturally mandated", from ARM DDI 0487A.i, template text "AArch64 <a class="el" href="classSystem.html">System</a> register ___ can be mapped to AArch32 <a class="el" href="classSystem.html">System</a> register ___, but this is not architecturally mandated."</p>

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l02849">2849</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00175">ArmISA::MISCREG_ACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00468">ArmISA::MISCREG_ACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00471">ArmISA::MISCREG_ACTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00478">ArmISA::MISCREG_ACTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00176">ArmISA::MISCREG_ACTLR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00177">ArmISA::MISCREG_ACTLR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00210">ArmISA::MISCREG_ADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00211">ArmISA::MISCREG_ADFSR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00212">ArmISA::MISCREG_ADFSR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00514">ArmISA::MISCREG_AFSR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00518">ArmISA::MISCREG_AFSR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00522">ArmISA::MISCREG_AFSR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00515">ArmISA::MISCREG_AFSR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00519">ArmISA::MISCREG_AFSR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00523">ArmISA::MISCREG_AFSR1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00166">ArmISA::MISCREG_AIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00461">ArmISA::MISCREG_AIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00213">ArmISA::MISCREG_AIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00214">ArmISA::MISCREG_AIFSR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00215">ArmISA::MISCREG_AIFSR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00317">ArmISA::MISCREG_AMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00318">ArmISA::MISCREG_AMAIR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00319">ArmISA::MISCREG_AMAIR0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00320">ArmISA::MISCREG_AMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00321">ArmISA::MISCREG_AMAIR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00322">ArmISA::MISCREG_AMAIR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00602">ArmISA::MISCREG_AMAIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00604">ArmISA::MISCREG_AMAIR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00606">ArmISA::MISCREG_AMAIR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00549">ArmISA::MISCREG_AT_S12E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00550">ArmISA::MISCREG_AT_S12E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00547">ArmISA::MISCREG_AT_S12E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00548">ArmISA::MISCREG_AT_S12E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00536">ArmISA::MISCREG_AT_S1E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00537">ArmISA::MISCREG_AT_S1E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00534">ArmISA::MISCREG_AT_S1E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00535">ArmISA::MISCREG_AT_S1E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00545">ArmISA::MISCREG_AT_S1E2R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00546">ArmISA::MISCREG_AT_S1E2W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00551">ArmISA::MISCREG_AT_S1E3R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00552">ArmISA::MISCREG_AT_S1E3W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00244">ArmISA::MISCREG_ATS12NSOPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00245">ArmISA::MISCREG_ATS12NSOPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00246">ArmISA::MISCREG_ATS12NSOUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00247">ArmISA::MISCREG_ATS12NSOUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00240">ArmISA::MISCREG_ATS1CPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00241">ArmISA::MISCREG_ATS1CPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00242">ArmISA::MISCREG_ATS1CUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00243">ArmISA::MISCREG_ATS1CUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00255">ArmISA::MISCREG_ATS1HR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00256">ArmISA::MISCREG_ATS1HW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00236">ArmISA::MISCREG_BPIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00229">ArmISA::MISCREG_BPIALLIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00237">ArmISA::MISCREG_BPIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00372">ArmISA::MISCREG_CBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00667">ArmISA::MISCREG_CBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00164">ArmISA::MISCREG_CCSIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00459">ArmISA::MISCREG_CCSIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00165">ArmISA::MISCREG_CLIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00460">ArmISA::MISCREG_CLIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00348">ArmISA::MISCREG_CNTFRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00624">ArmISA::MISCREG_CNTFRQ_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00358">ArmISA::MISCREG_CNTHCTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00646">ArmISA::MISCREG_CNTHCTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00360">ArmISA::MISCREG_CNTHP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00648">ArmISA::MISCREG_CNTHP_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00382">ArmISA::MISCREG_CNTHP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00649">ArmISA::MISCREG_CNTHP_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00359">ArmISA::MISCREG_CNTHP_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00647">ArmISA::MISCREG_CNTHP_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00672">ArmISA::MISCREG_CNTHV_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00673">ArmISA::MISCREG_CNTHV_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00674">ArmISA::MISCREG_CNTHV_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00349">ArmISA::MISCREG_CNTKCTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00623">ArmISA::MISCREG_CNTKCTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00353">ArmISA::MISCREG_CNTP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00628">ArmISA::MISCREG_CNTP_CTL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00354">ArmISA::MISCREG_CNTP_CTL_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::MISCREG_CNTP_CTL_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00377">ArmISA::MISCREG_CNTP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00629">ArmISA::MISCREG_CNTP_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00378">ArmISA::MISCREG_CNTP_CVAL_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00379">ArmISA::MISCREG_CNTP_CVAL_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00350">ArmISA::MISCREG_CNTP_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00627">ArmISA::MISCREG_CNTP_TVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00351">ArmISA::MISCREG_CNTP_TVAL_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00352">ArmISA::MISCREG_CNTP_TVAL_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00375">ArmISA::MISCREG_CNTPCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00625">ArmISA::MISCREG_CNTPCT_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00651">ArmISA::MISCREG_CNTPS_CTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00652">ArmISA::MISCREG_CNTPS_CVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00650">ArmISA::MISCREG_CNTPS_TVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00357">ArmISA::MISCREG_CNTV_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00631">ArmISA::MISCREG_CNTV_CTL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00380">ArmISA::MISCREG_CNTV_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00632">ArmISA::MISCREG_CNTV_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00356">ArmISA::MISCREG_CNTV_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00630">ArmISA::MISCREG_CNTV_TVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00376">ArmISA::MISCREG_CNTVCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00626">ArmISA::MISCREG_CNTVCT_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00381">ArmISA::MISCREG_CNTVOFF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00645">ArmISA::MISCREG_CNTVOFF_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00335">ArmISA::MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00617">ArmISA::MISCREG_CONTEXTIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00668">ArmISA::MISCREG_CONTEXTIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00336">ArmISA::MISCREG_CONTEXTIDR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00337">ArmISA::MISCREG_CONTEXTIDR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00912">ArmISA::MISCREG_CP14_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00913">ArmISA::MISCREG_CP15_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00251">ArmISA::MISCREG_CP15DMB</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00250">ArmISA::MISCREG_CP15DSB</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00235">ArmISA::MISCREG_CP15ISB</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00469">ArmISA::MISCREG_CPACR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00075">ArmISA::MISCREG_CPSR_MODE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00076">ArmISA::MISCREG_CPSR_Q</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00474">ArmISA::MISCREG_CPTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_CPTR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00663">ArmISA::MISCREG_CPUACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00664">ArmISA::MISCREG_CPUECTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00383">ArmISA::MISCREG_CPUMERRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00665">ArmISA::MISCREG_CPUMERRSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00167">ArmISA::MISCREG_CSSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00462">ArmISA::MISCREG_CSSELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00168">ArmISA::MISCREG_CSSELR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00169">ArmISA::MISCREG_CSSELR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00145">ArmISA::MISCREG_CTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00463">ArmISA::MISCREG_CTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00497">ArmISA::MISCREG_CURRENTEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00201">ArmISA::MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00492">ArmISA::MISCREG_DACR32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00202">ArmISA::MISCREG_DACR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00203">ArmISA::MISCREG_DACR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00499">ArmISA::MISCREG_DAIF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00133">ArmISA::MISCREG_DBGAUTHSTATUS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00424">ArmISA::MISCREG_DBGAUTHSTATUS_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00109">ArmISA::MISCREG_DBGBCR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00398">ArmISA::MISCREG_DBGBCR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00110">ArmISA::MISCREG_DBGBCR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00399">ArmISA::MISCREG_DBGBCR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00111">ArmISA::MISCREG_DBGBCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00400">ArmISA::MISCREG_DBGBCR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00112">ArmISA::MISCREG_DBGBCR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00401">ArmISA::MISCREG_DBGBCR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00113">ArmISA::MISCREG_DBGBCR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00402">ArmISA::MISCREG_DBGBCR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00114">ArmISA::MISCREG_DBGBCR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00403">ArmISA::MISCREG_DBGBCR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00103">ArmISA::MISCREG_DBGBVR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00392">ArmISA::MISCREG_DBGBVR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00104">ArmISA::MISCREG_DBGBVR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00393">ArmISA::MISCREG_DBGBVR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00105">ArmISA::MISCREG_DBGBVR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00394">ArmISA::MISCREG_DBGBVR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00106">ArmISA::MISCREG_DBGBVR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00395">ArmISA::MISCREG_DBGBVR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00107">ArmISA::MISCREG_DBGBVR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00396">ArmISA::MISCREG_DBGBVR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00108">ArmISA::MISCREG_DBGBVR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00397">ArmISA::MISCREG_DBGBVR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00124">ArmISA::MISCREG_DBGBXVR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00125">ArmISA::MISCREG_DBGBXVR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00132">ArmISA::MISCREG_DBGCLAIMCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00423">ArmISA::MISCREG_DBGCLAIMCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00131">ArmISA::MISCREG_DBGCLAIMSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00422">ArmISA::MISCREG_DBGCLAIMSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00094">ArmISA::MISCREG_DBGDCCINT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00136">ArmISA::MISCREG_DBGDEVID0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00135">ArmISA::MISCREG_DBGDEVID1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00134">ArmISA::MISCREG_DBGDEVID2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00092">ArmISA::MISCREG_DBGDIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00123">ArmISA::MISCREG_DBGDRAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00130">ArmISA::MISCREG_DBGDSAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00100">ArmISA::MISCREG_DBGDSCRext</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00093">ArmISA::MISCREG_DBGDSCRint</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00099">ArmISA::MISCREG_DBGDTRRXext</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00096">ArmISA::MISCREG_DBGDTRRXint</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00101">ArmISA::MISCREG_DBGDTRTXext</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00095">ArmISA::MISCREG_DBGDTRTXint</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00128">ArmISA::MISCREG_DBGOSDLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00102">ArmISA::MISCREG_DBGOSECCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00126">ArmISA::MISCREG_DBGOSLAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00127">ArmISA::MISCREG_DBGOSLSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00129">ArmISA::MISCREG_DBGPRCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00421">ArmISA::MISCREG_DBGPRCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00098">ArmISA::MISCREG_DBGVCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00416">ArmISA::MISCREG_DBGVCR32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00119">ArmISA::MISCREG_DBGWCR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00408">ArmISA::MISCREG_DBGWCR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00120">ArmISA::MISCREG_DBGWCR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00409">ArmISA::MISCREG_DBGWCR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00121">ArmISA::MISCREG_DBGWCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00410">ArmISA::MISCREG_DBGWCR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00122">ArmISA::MISCREG_DBGWCR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00411">ArmISA::MISCREG_DBGWCR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00097">ArmISA::MISCREG_DBGWFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00115">ArmISA::MISCREG_DBGWVR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00404">ArmISA::MISCREG_DBGWVR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00116">ArmISA::MISCREG_DBGWVR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00405">ArmISA::MISCREG_DBGWVR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00117">ArmISA::MISCREG_DBGWVR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00406">ArmISA::MISCREG_DBGWVR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00118">ArmISA::MISCREG_DBGWVR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00407">ArmISA::MISCREG_DBGWVR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00539">ArmISA::MISCREG_DC_CISW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00544">ArmISA::MISCREG_DC_CIVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00538">ArmISA::MISCREG_DC_CSW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00542">ArmISA::MISCREG_DC_CVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00543">ArmISA::MISCREG_DC_CVAU_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00533">ArmISA::MISCREG_DC_ISW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00532">ArmISA::MISCREG_DC_IVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00540">ArmISA::MISCREG_DC_ZVA_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00253">ArmISA::MISCREG_DCCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00254">ArmISA::MISCREG_DCCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00248">ArmISA::MISCREG_DCCMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00252">ArmISA::MISCREG_DCCMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00249">ArmISA::MISCREG_DCCSW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00238">ArmISA::MISCREG_DCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00239">ArmISA::MISCREG_DCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00464">ArmISA::MISCREG_DCZID_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00219">ArmISA::MISCREG_DFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00220">ArmISA::MISCREG_DFAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00221">ArmISA::MISCREG_DFAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00204">ArmISA::MISCREG_DFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00205">ArmISA::MISCREG_DFSR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00206">ArmISA::MISCREG_DFSR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00930">ArmISA::MISCREG_DISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00365">ArmISA::MISCREG_DL1DATA0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00657">ArmISA::MISCREG_DL1DATA0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00366">ArmISA::MISCREG_DL1DATA1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00658">ArmISA::MISCREG_DL1DATA1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00367">ArmISA::MISCREG_DL1DATA2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00659">ArmISA::MISCREG_DL1DATA2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00368">ArmISA::MISCREG_DL1DATA3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00660">ArmISA::MISCREG_DL1DATA3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00369">ArmISA::MISCREG_DL1DATA4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00661">ArmISA::MISCREG_DL1DATA4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00503">ArmISA::MISCREG_DLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00502">ArmISA::MISCREG_DSPSR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00266">ArmISA::MISCREG_DTLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00268">ArmISA::MISCREG_DTLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00267">ArmISA::MISCREG_DTLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00494">ArmISA::MISCREG_ELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00505">ArmISA::MISCREG_ELR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00512">ArmISA::MISCREG_ELR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00067">ArmISA::MISCREG_ELR_HYP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00922">ArmISA::MISCREG_ERRIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00923">ArmISA::MISCREG_ERRSELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00927">ArmISA::MISCREG_ERXADDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00925">ArmISA::MISCREG_ERXCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00924">ArmISA::MISCREG_ERXFR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00928">ArmISA::MISCREG_ERXMISC0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00929">ArmISA::MISCREG_ERXMISC1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00926">ArmISA::MISCREG_ERXSTATUS_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00516">ArmISA::MISCREG_ESR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00520">ArmISA::MISCREG_ESR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00524">ArmISA::MISCREG_ESR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00525">ArmISA::MISCREG_FAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00526">ArmISA::MISCREG_FAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00528">ArmISA::MISCREG_FAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00334">ArmISA::MISCREG_FCSEIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00500">ArmISA::MISCREG_FPCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00072">ArmISA::MISCREG_FPEXC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00521">ArmISA::MISCREG_FPEXC32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00069">ArmISA::MISCREG_FPSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00077">ArmISA::MISCREG_FPSCR_EXC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">ArmISA::MISCREG_FPSCR_QC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00068">ArmISA::MISCREG_FPSID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00501">ArmISA::MISCREG_FPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00189">ArmISA::MISCREG_HACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00476">ArmISA::MISCREG_HACR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00183">ArmISA::MISCREG_HACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00216">ArmISA::MISCREG_HADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00217">ArmISA::MISCREG_HAIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00325">ArmISA::MISCREG_HAMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00326">ArmISA::MISCREG_HAMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">ArmISA::MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00184">ArmISA::MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00185">ArmISA::MISCREG_HCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00186">ArmISA::MISCREG_HDCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00225">ArmISA::MISCREG_HDFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00226">ArmISA::MISCREG_HIFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00323">ArmISA::MISCREG_HMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00324">ArmISA::MISCREG_HMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00227">ArmISA::MISCREG_HPFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00527">ArmISA::MISCREG_HPFAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">ArmISA::MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00218">ArmISA::MISCREG_HSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00188">ArmISA::MISCREG_HSTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00475">ArmISA::MISCREG_HSTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00199">ArmISA::MISCREG_HTCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00347">ArmISA::MISCREG_HTPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00373">ArmISA::MISCREG_HTTBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00333">ArmISA::MISCREG_HVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00531">ArmISA::MISCREG_IC_IALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00529">ArmISA::MISCREG_IC_IALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00541">ArmISA::MISCREG_IC_IVAU_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00801">ArmISA::MISCREG_ICC_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00802">ArmISA::MISCREG_ICC_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00685">ArmISA::MISCREG_ICC_AP0R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00803">ArmISA::MISCREG_ICC_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00686">ArmISA::MISCREG_ICC_AP0R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00804">ArmISA::MISCREG_ICC_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00687">ArmISA::MISCREG_ICC_AP0R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00805">ArmISA::MISCREG_ICC_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00688">ArmISA::MISCREG_ICC_AP1R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00689">ArmISA::MISCREG_ICC_AP1R0_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00690">ArmISA::MISCREG_ICC_AP1R0_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00806">ArmISA::MISCREG_ICC_AP1R0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00807">ArmISA::MISCREG_ICC_AP1R0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00808">ArmISA::MISCREG_ICC_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00691">ArmISA::MISCREG_ICC_AP1R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00692">ArmISA::MISCREG_ICC_AP1R1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00693">ArmISA::MISCREG_ICC_AP1R1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00809">ArmISA::MISCREG_ICC_AP1R1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00810">ArmISA::MISCREG_ICC_AP1R1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00811">ArmISA::MISCREG_ICC_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00694">ArmISA::MISCREG_ICC_AP1R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00695">ArmISA::MISCREG_ICC_AP1R2_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00696">ArmISA::MISCREG_ICC_AP1R2_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00812">ArmISA::MISCREG_ICC_AP1R2_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00813">ArmISA::MISCREG_ICC_AP1R2_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00814">ArmISA::MISCREG_ICC_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00697">ArmISA::MISCREG_ICC_AP1R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00698">ArmISA::MISCREG_ICC_AP1R3_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00699">ArmISA::MISCREG_ICC_AP1R3_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00815">ArmISA::MISCREG_ICC_AP1R3_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00816">ArmISA::MISCREG_ICC_AP1R3_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00817">ArmISA::MISCREG_ICC_ASGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00703">ArmISA::MISCREG_ICC_ASGI1R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00818">ArmISA::MISCREG_ICC_BPR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00683">ArmISA::MISCREG_ICC_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00819">ArmISA::MISCREG_ICC_BPR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00708">ArmISA::MISCREG_ICC_BPR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00709">ArmISA::MISCREG_ICC_BPR1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00710">ArmISA::MISCREG_ICC_BPR1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00820">ArmISA::MISCREG_ICC_BPR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00821">ArmISA::MISCREG_ICC_BPR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00822">ArmISA::MISCREG_ICC_CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00711">ArmISA::MISCREG_ICC_CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00712">ArmISA::MISCREG_ICC_CTLR_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00713">ArmISA::MISCREG_ICC_CTLR_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00722">ArmISA::MISCREG_ICC_CTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00823">ArmISA::MISCREG_ICC_CTLR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00824">ArmISA::MISCREG_ICC_CTLR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00825">ArmISA::MISCREG_ICC_DIR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00700">ArmISA::MISCREG_ICC_DIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00826">ArmISA::MISCREG_ICC_EOIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00681">ArmISA::MISCREG_ICC_EOIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00827">ArmISA::MISCREG_ICC_EOIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00706">ArmISA::MISCREG_ICC_EOIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00828">ArmISA::MISCREG_ICC_HPPIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00682">ArmISA::MISCREG_ICC_HPPIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00829">ArmISA::MISCREG_ICC_HPPIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00707">ArmISA::MISCREG_ICC_HPPIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00830">ArmISA::MISCREG_ICC_HSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00831">ArmISA::MISCREG_ICC_IAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00680">ArmISA::MISCREG_ICC_IAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00832">ArmISA::MISCREG_ICC_IAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00705">ArmISA::MISCREG_ICC_IAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00833">ArmISA::MISCREG_ICC_IGRPEN0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00717">ArmISA::MISCREG_ICC_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00834">ArmISA::MISCREG_ICC_IGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00718">ArmISA::MISCREG_ICC_IGRPEN1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00719">ArmISA::MISCREG_ICC_IGRPEN1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00720">ArmISA::MISCREG_ICC_IGRPEN1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00724">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00835">ArmISA::MISCREG_ICC_IGRPEN1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00836">ArmISA::MISCREG_ICC_IGRPEN1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00837">ArmISA::MISCREG_ICC_MCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00838">ArmISA::MISCREG_ICC_MGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00839">ArmISA::MISCREG_ICC_MSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00840">ArmISA::MISCREG_ICC_PMR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">ArmISA::MISCREG_ICC_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00841">ArmISA::MISCREG_ICC_RPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00701">ArmISA::MISCREG_ICC_RPR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00842">ArmISA::MISCREG_ICC_SGI0R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00704">ArmISA::MISCREG_ICC_SGI0R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00843">ArmISA::MISCREG_ICC_SGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00702">ArmISA::MISCREG_ICC_SGI1R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00844">ArmISA::MISCREG_ICC_SRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00714">ArmISA::MISCREG_ICC_SRE_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00715">ArmISA::MISCREG_ICC_SRE_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00716">ArmISA::MISCREG_ICC_SRE_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00721">ArmISA::MISCREG_ICC_SRE_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00723">ArmISA::MISCREG_ICC_SRE_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00845">ArmISA::MISCREG_ICC_SRE_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00846">ArmISA::MISCREG_ICC_SRE_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00848">ArmISA::MISCREG_ICH_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00849">ArmISA::MISCREG_ICH_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00728">ArmISA::MISCREG_ICH_AP0R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00850">ArmISA::MISCREG_ICH_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00729">ArmISA::MISCREG_ICH_AP0R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00851">ArmISA::MISCREG_ICH_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00730">ArmISA::MISCREG_ICH_AP0R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00852">ArmISA::MISCREG_ICH_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">ArmISA::MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00853">ArmISA::MISCREG_ICH_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00732">ArmISA::MISCREG_ICH_AP1R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00854">ArmISA::MISCREG_ICH_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00733">ArmISA::MISCREG_ICH_AP1R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00855">ArmISA::MISCREG_ICH_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00734">ArmISA::MISCREG_ICH_AP1R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00859">ArmISA::MISCREG_ICH_EISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::MISCREG_ICH_EISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00860">ArmISA::MISCREG_ICH_ELRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00739">ArmISA::MISCREG_ICH_ELRSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00856">ArmISA::MISCREG_ICH_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00862">ArmISA::MISCREG_ICH_LR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00863">ArmISA::MISCREG_ICH_LR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00872">ArmISA::MISCREG_ICH_LR10</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00751">ArmISA::MISCREG_ICH_LR10_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00873">ArmISA::MISCREG_ICH_LR11</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00752">ArmISA::MISCREG_ICH_LR11_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00874">ArmISA::MISCREG_ICH_LR12</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00753">ArmISA::MISCREG_ICH_LR12_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00875">ArmISA::MISCREG_ICH_LR13</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00754">ArmISA::MISCREG_ICH_LR13_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00876">ArmISA::MISCREG_ICH_LR14</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00755">ArmISA::MISCREG_ICH_LR14_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00877">ArmISA::MISCREG_ICH_LR15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00756">ArmISA::MISCREG_ICH_LR15_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00742">ArmISA::MISCREG_ICH_LR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00864">ArmISA::MISCREG_ICH_LR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00743">ArmISA::MISCREG_ICH_LR2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00865">ArmISA::MISCREG_ICH_LR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00744">ArmISA::MISCREG_ICH_LR3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00866">ArmISA::MISCREG_ICH_LR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00745">ArmISA::MISCREG_ICH_LR4_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00867">ArmISA::MISCREG_ICH_LR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00746">ArmISA::MISCREG_ICH_LR5_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00868">ArmISA::MISCREG_ICH_LR6</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00747">ArmISA::MISCREG_ICH_LR6_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00869">ArmISA::MISCREG_ICH_LR7</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00748">ArmISA::MISCREG_ICH_LR7_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00870">ArmISA::MISCREG_ICH_LR8</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00749">ArmISA::MISCREG_ICH_LR8_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00871">ArmISA::MISCREG_ICH_LR9</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00750">ArmISA::MISCREG_ICH_LR9_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00878">ArmISA::MISCREG_ICH_LRC0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00879">ArmISA::MISCREG_ICH_LRC1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00888">ArmISA::MISCREG_ICH_LRC10</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00889">ArmISA::MISCREG_ICH_LRC11</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00890">ArmISA::MISCREG_ICH_LRC12</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00891">ArmISA::MISCREG_ICH_LRC13</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00892">ArmISA::MISCREG_ICH_LRC14</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00893">ArmISA::MISCREG_ICH_LRC15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00880">ArmISA::MISCREG_ICH_LRC2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00881">ArmISA::MISCREG_ICH_LRC3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00882">ArmISA::MISCREG_ICH_LRC4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00883">ArmISA::MISCREG_ICH_LRC5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00884">ArmISA::MISCREG_ICH_LRC6</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00885">ArmISA::MISCREG_ICH_LRC7</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00886">ArmISA::MISCREG_ICH_LRC8</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00887">ArmISA::MISCREG_ICH_LRC9</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00858">ArmISA::MISCREG_ICH_MISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00737">ArmISA::MISCREG_ICH_MISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00861">ArmISA::MISCREG_ICH_VMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00857">ArmISA::MISCREG_ICH_VTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00736">ArmISA::MISCREG_ICH_VTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00233">ArmISA::MISCREG_ICIALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00228">ArmISA::MISCREG_ICIALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00234">ArmISA::MISCREG_ICIMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00453">ArmISA::MISCREG_ID_AA64AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00454">ArmISA::MISCREG_ID_AA64AFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00451">ArmISA::MISCREG_ID_AA64DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00452">ArmISA::MISCREG_ID_AA64DFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00455">ArmISA::MISCREG_ID_AA64ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00456">ArmISA::MISCREG_ID_AA64ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00457">ArmISA::MISCREG_ID_AA64MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00458">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00676">ArmISA::MISCREG_ID_AA64MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00449">ArmISA::MISCREG_ID_AA64PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00450">ArmISA::MISCREG_ID_AA64PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00896">ArmISA::MISCREG_ID_AA64ZFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00153">ArmISA::MISCREG_ID_AFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00435">ArmISA::MISCREG_ID_AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">ArmISA::MISCREG_ID_DFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00434">ArmISA::MISCREG_ID_DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00158">ArmISA::MISCREG_ID_ISAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00440">ArmISA::MISCREG_ID_ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00159">ArmISA::MISCREG_ID_ISAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00441">ArmISA::MISCREG_ID_ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00160">ArmISA::MISCREG_ID_ISAR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00442">ArmISA::MISCREG_ID_ISAR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00161">ArmISA::MISCREG_ID_ISAR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00443">ArmISA::MISCREG_ID_ISAR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00162">ArmISA::MISCREG_ID_ISAR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00444">ArmISA::MISCREG_ID_ISAR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00163">ArmISA::MISCREG_ID_ISAR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00445">ArmISA::MISCREG_ID_ISAR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">ArmISA::MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00436">ArmISA::MISCREG_ID_MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00155">ArmISA::MISCREG_ID_MMFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00437">ArmISA::MISCREG_ID_MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00156">ArmISA::MISCREG_ID_MMFR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00438">ArmISA::MISCREG_ID_MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00157">ArmISA::MISCREG_ID_MMFR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00439">ArmISA::MISCREG_ID_MMFR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00150">ArmISA::MISCREG_ID_PFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00432">ArmISA::MISCREG_ID_PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00151">ArmISA::MISCREG_ID_PFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00433">ArmISA::MISCREG_ID_PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00222">ArmISA::MISCREG_IFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00223">ArmISA::MISCREG_IFAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00224">ArmISA::MISCREG_IFAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00207">ArmISA::MISCREG_IFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00517">ArmISA::MISCREG_IFSR32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00208">ArmISA::MISCREG_IFSR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00209">ArmISA::MISCREG_IFSR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00361">ArmISA::MISCREG_IL1DATA0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00653">ArmISA::MISCREG_IL1DATA0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00362">ArmISA::MISCREG_IL1DATA1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00654">ArmISA::MISCREG_IL1DATA1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00363">ArmISA::MISCREG_IL1DATA2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00655">ArmISA::MISCREG_IL1DATA2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00364">ArmISA::MISCREG_IL1DATA3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00656">ArmISA::MISCREG_IL1DATA3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00919">ArmISA::MISCREG_IMPDEF_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00332">ArmISA::MISCREG_ISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00611">ArmISA::MISCREG_ISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00263">ArmISA::MISCREG_ITLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00265">ArmISA::MISCREG_ITLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00264">ArmISA::MISCREG_ITLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00138">ArmISA::MISCREG_JIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00141">ArmISA::MISCREG_JMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00140">ArmISA::MISCREG_JOSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00371">ArmISA::MISCREG_L2ACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00662">ArmISA::MISCREG_L2ACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00303">ArmISA::MISCREG_L2CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00607">ArmISA::MISCREG_L2CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00304">ArmISA::MISCREG_L2ECTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00608">ArmISA::MISCREG_L2ECTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00384">ArmISA::MISCREG_L2MERRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00666">ArmISA::MISCREG_L2MERRSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">ArmISA::MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00080">ArmISA::MISCREG_LOCKFLAG</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00308">ArmISA::MISCREG_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00309">ArmISA::MISCREG_MAIR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00310">ArmISA::MISCREG_MAIR0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00314">ArmISA::MISCREG_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00315">ArmISA::MISCREG_MAIR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00316">ArmISA::MISCREG_MAIR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00601">ArmISA::MISCREG_MAIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00603">ArmISA::MISCREG_MAIR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00605">ArmISA::MISCREG_MAIR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00387">ArmISA::MISCREG_MDCCINT_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00412">ArmISA::MISCREG_MDCCSR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00473">ArmISA::MISCREG_MDCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00482">ArmISA::MISCREG_MDCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00413">ArmISA::MISCREG_MDDTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00415">ArmISA::MISCREG_MDDTRRX_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00414">ArmISA::MISCREG_MDDTRTX_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00417">ArmISA::MISCREG_MDRAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00389">ArmISA::MISCREG_MDSCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00144">ArmISA::MISCREG_MIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00429">ArmISA::MISCREG_MIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00148">ArmISA::MISCREG_MPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00430">ArmISA::MISCREG_MPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00330">ArmISA::MISCREG_MVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00071">ArmISA::MISCREG_MVFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00446">ArmISA::MISCREG_MVFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00070">ArmISA::MISCREG_MVFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00447">ArmISA::MISCREG_MVFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00448">ArmISA::MISCREG_MVFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00311">ArmISA::MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00084">ArmISA::MISCREG_NMRR_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00085">ArmISA::MISCREG_NMRR_MAIR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00086">ArmISA::MISCREG_NMRR_MAIR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00312">ArmISA::MISCREG_NMRR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00313">ArmISA::MISCREG_NMRR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00910">ArmISA::MISCREG_NOP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00181">ArmISA::MISCREG_NSACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00498">ArmISA::MISCREG_NZCV</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00420">ArmISA::MISCREG_OSDLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00388">ArmISA::MISCREG_OSDTRRX_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00390">ArmISA::MISCREG_OSDTRTX_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00391">ArmISA::MISCREG_OSECCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00418">ArmISA::MISCREG_OSLAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00419">ArmISA::MISCREG_OSLSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00935">ArmISA::MISCREG_PAN</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00230">ArmISA::MISCREG_PAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00530">ArmISA::MISCREG_PAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00231">ArmISA::MISCREG_PAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00232">ArmISA::MISCREG_PAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00297">ArmISA::MISCREG_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00597">ArmISA::MISCREG_PMCCFILTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00295">ArmISA::MISCREG_PMCCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00595">ArmISA::MISCREG_PMCCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00293">ArmISA::MISCREG_PMCEID0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00593">ArmISA::MISCREG_PMCEID0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00294">ArmISA::MISCREG_PMCEID1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00594">ArmISA::MISCREG_PMCEID1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00289">ArmISA::MISCREG_PMCNTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00589">ArmISA::MISCREG_PMCNTENCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00288">ArmISA::MISCREG_PMCNTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00588">ArmISA::MISCREG_PMCNTENSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">ArmISA::MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00587">ArmISA::MISCREG_PMCR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00633">ArmISA::MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00634">ArmISA::MISCREG_PMEVCNTR1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00635">ArmISA::MISCREG_PMEVCNTR2_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00636">ArmISA::MISCREG_PMEVCNTR3_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00637">ArmISA::MISCREG_PMEVCNTR4_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00638">ArmISA::MISCREG_PMEVCNTR5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00639">ArmISA::MISCREG_PMEVTYPER0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00640">ArmISA::MISCREG_PMEVTYPER1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00641">ArmISA::MISCREG_PMEVTYPER2_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00642">ArmISA::MISCREG_PMEVTYPER3_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00643">ArmISA::MISCREG_PMEVTYPER4_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00644">ArmISA::MISCREG_PMEVTYPER5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00301">ArmISA::MISCREG_PMINTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00586">ArmISA::MISCREG_PMINTENCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00300">ArmISA::MISCREG_PMINTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">ArmISA::MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00590">ArmISA::MISCREG_PMOVSCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00290">ArmISA::MISCREG_PMOVSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00302">ArmISA::MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00600">ArmISA::MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00292">ArmISA::MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00592">ArmISA::MISCREG_PMSELR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00291">ArmISA::MISCREG_PMSWINC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00591">ArmISA::MISCREG_PMSWINC_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00299">ArmISA::MISCREG_PMUSERENR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00599">ArmISA::MISCREG_PMUSERENR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00298">ArmISA::MISCREG_PMXEVCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00598">ArmISA::MISCREG_PMXEVCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00296">ArmISA::MISCREG_PMXEVTYPER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00596">ArmISA::MISCREG_PMXEVTYPER_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00087">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00305">ArmISA::MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00081">ArmISA::MISCREG_PRRR_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00082">ArmISA::MISCREG_PRRR_MAIR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00083">ArmISA::MISCREG_PRRR_MAIR0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00306">ArmISA::MISCREG_PRRR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00307">ArmISA::MISCREG_PRRR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00370">ArmISA::MISCREG_RAMINDEX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00911">ArmISA::MISCREG_RAZ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00149">ArmISA::MISCREG_REVIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00431">ArmISA::MISCREG_REVIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00331">ArmISA::MISCREG_RMR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00616">ArmISA::MISCREG_RMR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00610">ArmISA::MISCREG_RVBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00613">ArmISA::MISCREG_RVBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00615">ArmISA::MISCREG_RVBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">ArmISA::MISCREG_SCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">ArmISA::MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00470">ArmISA::MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">ArmISA::MISCREG_SCTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00173">ArmISA::MISCREG_SCTLR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00088">ArmISA::MISCREG_SCTLR_RST</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00174">ArmISA::MISCREG_SCTLR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00180">ArmISA::MISCREG_SDER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00480">ArmISA::MISCREG_SDER32_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00089">ArmISA::MISCREG_SEV_MAILBOX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">ArmISA::MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00506">ArmISA::MISCREG_SP_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00513">ArmISA::MISCREG_SP_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00496">ArmISA::MISCREG_SPSEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00059">ArmISA::MISCREG_SPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00064">ArmISA::MISCREG_SPSR_ABT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00508">ArmISA::MISCREG_SPSR_ABT_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00493">ArmISA::MISCREG_SPSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00504">ArmISA::MISCREG_SPSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00511">ArmISA::MISCREG_SPSR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00060">ArmISA::MISCREG_SPSR_FIQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00510">ArmISA::MISCREG_SPSR_FIQ_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00065">ArmISA::MISCREG_SPSR_HYP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00061">ArmISA::MISCREG_SPSR_IRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00507">ArmISA::MISCREG_SPSR_IRQ_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00063">ArmISA::MISCREG_SPSR_MON</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00062">ArmISA::MISCREG_SPSR_SVC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00066">ArmISA::MISCREG_SPSR_UND</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00509">ArmISA::MISCREG_SPSR_UND_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00146">ArmISA::MISCREG_TCMTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00485">ArmISA::MISCREG_TCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00487">ArmISA::MISCREG_TCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00491">ArmISA::MISCREG_TCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00137">ArmISA::MISCREG_TEECR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00425">ArmISA::MISCREG_TEECR32_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00139">ArmISA::MISCREG_TEEHBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00426">ArmISA::MISCREG_TEEHBR32_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00576">ArmISA::MISCREG_TLBI_ALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00569">ArmISA::MISCREG_TLBI_ALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00574">ArmISA::MISCREG_TLBI_ALLE2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00567">ArmISA::MISCREG_TLBI_ALLE2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00582">ArmISA::MISCREG_TLBI_ALLE3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00579">ArmISA::MISCREG_TLBI_ALLE3IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00561">ArmISA::MISCREG_TLBI_ASIDE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00555">ArmISA::MISCREG_TLBI_ASIDE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00572">ArmISA::MISCREG_TLBI_IPAS2E1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00565">ArmISA::MISCREG_TLBI_IPAS2E1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00573">ArmISA::MISCREG_TLBI_IPAS2LE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00566">ArmISA::MISCREG_TLBI_IPAS2LE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00562">ArmISA::MISCREG_TLBI_VAAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00556">ArmISA::MISCREG_TLBI_VAAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00564">ArmISA::MISCREG_TLBI_VAALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00558">ArmISA::MISCREG_TLBI_VAALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00560">ArmISA::MISCREG_TLBI_VAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00554">ArmISA::MISCREG_TLBI_VAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00575">ArmISA::MISCREG_TLBI_VAE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00568">ArmISA::MISCREG_TLBI_VAE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00583">ArmISA::MISCREG_TLBI_VAE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00580">ArmISA::MISCREG_TLBI_VAE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00563">ArmISA::MISCREG_TLBI_VALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00557">ArmISA::MISCREG_TLBI_VALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00577">ArmISA::MISCREG_TLBI_VALE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00570">ArmISA::MISCREG_TLBI_VALE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00584">ArmISA::MISCREG_TLBI_VALE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00581">ArmISA::MISCREG_TLBI_VALE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00559">ArmISA::MISCREG_TLBI_VMALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00553">ArmISA::MISCREG_TLBI_VMALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00578">ArmISA::MISCREG_TLBI_VMALLS12E1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00571">ArmISA::MISCREG_TLBI_VMALLS12E1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00269">ArmISA::MISCREG_TLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00283">ArmISA::MISCREG_TLBIALLH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00277">ArmISA::MISCREG_TLBIALLHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00257">ArmISA::MISCREG_TLBIALLIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00285">ArmISA::MISCREG_TLBIALLNSNH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00279">ArmISA::MISCREG_TLBIALLNSNHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00271">ArmISA::MISCREG_TLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00259">ArmISA::MISCREG_TLBIASIDIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00281">ArmISA::MISCREG_TLBIIPAS2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00275">ArmISA::MISCREG_TLBIIPAS2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00282">ArmISA::MISCREG_TLBIIPAS2L</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00276">ArmISA::MISCREG_TLBIIPAS2LIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00270">ArmISA::MISCREG_TLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00272">ArmISA::MISCREG_TLBIMVAA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00260">ArmISA::MISCREG_TLBIMVAAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00274">ArmISA::MISCREG_TLBIMVAAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00262">ArmISA::MISCREG_TLBIMVAALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00284">ArmISA::MISCREG_TLBIMVAH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00278">ArmISA::MISCREG_TLBIMVAHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00258">ArmISA::MISCREG_TLBIMVAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00273">ArmISA::MISCREG_TLBIMVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00286">ArmISA::MISCREG_TLBIMVALH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00280">ArmISA::MISCREG_TLBIMVALHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00261">ArmISA::MISCREG_TLBIMVALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00147">ArmISA::MISCREG_TLBTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00619">ArmISA::MISCREG_TPIDR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00618">ArmISA::MISCREG_TPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00621">ArmISA::MISCREG_TPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00622">ArmISA::MISCREG_TPIDR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00344">ArmISA::MISCREG_TPIDRPRW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00345">ArmISA::MISCREG_TPIDRPRW_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00346">ArmISA::MISCREG_TPIDRPRW_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00620">ArmISA::MISCREG_TPIDRRO_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00341">ArmISA::MISCREG_TPIDRURO</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::MISCREG_TPIDRURO_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00343">ArmISA::MISCREG_TPIDRURO_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00338">ArmISA::MISCREG_TPIDRURW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00339">ArmISA::MISCREG_TPIDRURW_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00340">ArmISA::MISCREG_TPIDRURW_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">ArmISA::MISCREG_TTBCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00197">ArmISA::MISCREG_TTBCR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00198">ArmISA::MISCREG_TTBCR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00190">ArmISA::MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00483">ArmISA::MISCREG_TTBR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00486">ArmISA::MISCREG_TTBR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00490">ArmISA::MISCREG_TTBR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00191">ArmISA::MISCREG_TTBR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00192">ArmISA::MISCREG_TTBR0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00193">ArmISA::MISCREG_TTBR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00484">ArmISA::MISCREG_TTBR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00671">ArmISA::MISCREG_TTBR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00194">ArmISA::MISCREG_TTBR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00195">ArmISA::MISCREG_TTBR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00914">ArmISA::MISCREG_UNKNOWN</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00327">ArmISA::MISCREG_VBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00609">ArmISA::MISCREG_VBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00612">ArmISA::MISCREG_VBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00614">ArmISA::MISCREG_VBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00328">ArmISA::MISCREG_VBAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00329">ArmISA::MISCREG_VBAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00932">ArmISA::MISCREG_VDISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00171">ArmISA::MISCREG_VMPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00466">ArmISA::MISCREG_VMPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00170">ArmISA::MISCREG_VPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00465">ArmISA::MISCREG_VPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00931">ArmISA::MISCREG_VSESR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00200">ArmISA::MISCREG_VTCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00489">ArmISA::MISCREG_VTCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00374">ArmISA::MISCREG_VTTBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00488">ArmISA::MISCREG_VTTBR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00900">ArmISA::MISCREG_ZCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00899">ArmISA::MISCREG_ZCR_EL12</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00898">ArmISA::MISCREG_ZCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00897">ArmISA::MISCREG_ZCR_EL3</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00999">X86ISA::system</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00370">InitReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="aaaddde76c0ac0ba5103a4aa6229a289e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaddde76c0ac0ba5103a4aa6229a289e">&#9670;&nbsp;</a></span>initID32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::initID32 </td>
          <td>(</td>
          <td class="paramtype">const ArmISAParams *&#160;</td>
          <td class="paramname"><em>p</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00319">319</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00093">haveCrypto</a>, <a class="el" href="bitfield_8hh_source.html#l00132">insertBits()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00158">ArmISA::MISCREG_ID_ISAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00159">ArmISA::MISCREG_ID_ISAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00160">ArmISA::MISCREG_ID_ISAR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00161">ArmISA::MISCREG_ID_ISAR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00162">ArmISA::MISCREG_ID_ISAR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00163">ArmISA::MISCREG_ID_ISAR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">ArmISA::MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00155">ArmISA::MISCREG_ID_MMFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00156">ArmISA::MISCREG_ID_MMFR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00157">ArmISA::MISCREG_ID_MMFR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00144">ArmISA::MISCREG_MIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00429">ArmISA::MISCREG_MIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00170">ArmISA::MISCREG_VPIDR</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>.</p>

</div>
</div>
<a id="aaa5a044e27938bd7669e42dda6ead039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5a044e27938bd7669e42dda6ead039">&#9670;&nbsp;</a></span>initID64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::initID64 </td>
          <td>(</td>
          <td class="paramtype">const ArmISAParams *&#160;</td>
          <td class="paramname"><em>p</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00344">344</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00869">ArmISA::encodePhysAddrRange64()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00093">haveCrypto</a>, <a class="el" href="arm_2isa_8hh_source.html#l00094">haveLargeAsid64</a>, <a class="el" href="arm_2isa_8hh_source.html#l00098">haveLSE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00099">havePAN</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00097">haveSVE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00092">haveVirtualization</a>, <a class="el" href="bitfield_8hh_source.html#l00132">insertBits()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00453">ArmISA::MISCREG_ID_AA64AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00454">ArmISA::MISCREG_ID_AA64AFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00451">ArmISA::MISCREG_ID_AA64DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00452">ArmISA::MISCREG_ID_AA64DFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00455">ArmISA::MISCREG_ID_AA64ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00456">ArmISA::MISCREG_ID_AA64ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00457">ArmISA::MISCREG_ID_AA64MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00458">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00676">ArmISA::MISCREG_ID_AA64MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00449">ArmISA::MISCREG_ID_AA64PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00896">ArmISA::MISCREG_ID_AA64ZFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">ArmISA::MISCREG_ID_DFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00434">ArmISA::MISCREG_ID_DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00900">ArmISA::MISCREG_ZCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00898">ArmISA::MISCREG_ZCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00897">ArmISA::MISCREG_ZCR_EL3</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arm_2isa_8hh_source.html#l00096">physAddrRange</a>, <a class="el" href="arm_2isa_8hh_source.html#l00102">sveVL</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>.</p>

</div>
</div>
<a id="a1c8989a5ee0a9f38cd0979f3cae9f0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8989a5ee0a9f38cd0979f3cae9f0e2">&#9670;&nbsp;</a></span>InitReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html">MiscRegLUTEntryInitializer</a> ArmISA::ISA::InitReg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00370">370</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs_8cc_source.html#l02849">initializeMiscRegMetadata()</a>, and <a class="el" href="miscregs_8cc_source.html#l02846">ArmISA::miscRegInfo</a>.</p>

</div>
</div>
<a id="ae61b98578e7f9f64b8af53e17c23fa22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61b98578e7f9f64b8af53e17c23fa22">&#9670;&nbsp;</a></span>params()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const ArmISAParams * ArmISA::ISA::params </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00125">125</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="sim__object_8hh_source.html#l00110">SimObject::_params</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>.</p>

</div>
</div>
<a id="a7f7dbcc8c49179b1efdc5f1a5080fb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7dbcc8c49179b1efdc5f1a5080fb73">&#9670;&nbsp;</a></span>readMiscReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ArmISA::ISA::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00455">455</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="sim_2system_8hh_source.html#l00188">System::cacheLineSize()</a>, <a class="el" href="ccregs_8hh_source.html#l00047">ArmISA::CCREG_C</a>, <a class="el" href="ccregs_8hh_source.html#l00046">ArmISA::CCREG_NZ</a>, <a class="el" href="ccregs_8hh_source.html#l00048">ArmISA::CCREG_V</a>, <a class="el" href="miscregs__types_8hh_source.html#l00069">ArmISA::daif</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ArmISA::ELIs32()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01893">ArmISA::FpscrExcMask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01895">ArmISA::FpscrQcMask</a>, <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00220">ArmSystem::getGenericTimer()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02102">getGenericTimer()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02123">getGICv3CPUInterface()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00226">BaseCPU::getInterruptController()</a>, <a class="el" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00095">haveGICv3CPUInterface</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00097">haveSVE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00092">haveVirtualization</a>, <a class="el" href="i8254xGBe__defs_8hh_source.html#l00252">iGbReg::TxdOp::ic()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="intregs_8hh_source.html#l00120">ArmISA::INTREG_SP0</a>, <a class="el" href="intregs_8hh_source.html#l00121">ArmISA::INTREG_SP1</a>, <a class="el" href="intregs_8hh_source.html#l00122">ArmISA::INTREG_SP2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00175">ArmISA::MISCREG_ACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00166">ArmISA::MISCREG_AIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00164">ArmISA::MISCREG_CCSIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00165">ArmISA::MISCREG_CLIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00348">ArmISA::MISCREG_CNTFRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00360">ArmISA::MISCREG_CNTHP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00382">ArmISA::MISCREG_CNTHP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00672">ArmISA::MISCREG_CNTHV_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00673">ArmISA::MISCREG_CNTHV_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00674">ArmISA::MISCREG_CNTHV_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00623">ArmISA::MISCREG_CNTKCTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00375">ArmISA::MISCREG_CNTPCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00652">ArmISA::MISCREG_CNTPS_CVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00632">ArmISA::MISCREG_CNTV_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00645">ArmISA::MISCREG_CNTVOFF_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00076">ArmISA::MISCREG_CPSR_Q</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00145">ArmISA::MISCREG_CTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00463">ArmISA::MISCREG_CTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00497">ArmISA::MISCREG_CURRENTEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00499">ArmISA::MISCREG_DAIF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00092">ArmISA::MISCREG_DBGDIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00093">ArmISA::MISCREG_DBGDSCRint</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00464">ArmISA::MISCREG_DCZID_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00221">ArmISA::MISCREG_DFAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00500">ArmISA::MISCREG_FPCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00069">ArmISA::MISCREG_FPSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00077">ArmISA::MISCREG_FPSCR_EXC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">ArmISA::MISCREG_FPSCR_QC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00501">ArmISA::MISCREG_FPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">ArmISA::MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00184">ArmISA::MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00185">ArmISA::MISCREG_HCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00225">ArmISA::MISCREG_HDFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00226">ArmISA::MISCREG_HIFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00801">ArmISA::MISCREG_ICC_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00724">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">ArmISA::MISCREG_ICC_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00756">ArmISA::MISCREG_ICH_LR15_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00893">ArmISA::MISCREG_ICH_LRC15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00449">ArmISA::MISCREG_ID_AA64PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00450">ArmISA::MISCREG_ID_AA64PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00153">ArmISA::MISCREG_ID_AFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00150">ArmISA::MISCREG_ID_PFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00151">ArmISA::MISCREG_ID_PFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00224">ArmISA::MISCREG_IFAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00942">ArmISA::MISCREG_IMPLEMENTED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00332">ArmISA::MISCREG_ISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00611">ArmISA::MISCREG_ISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00138">ArmISA::MISCREG_JIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00141">ArmISA::MISCREG_JMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00140">ArmISA::MISCREG_JOSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00303">ArmISA::MISCREG_L2CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00144">ArmISA::MISCREG_MIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00148">ArmISA::MISCREG_MPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00430">ArmISA::MISCREG_MPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00181">ArmISA::MISCREG_NSACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00498">ArmISA::MISCREG_NZCV</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00935">ArmISA::MISCREG_PAN</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">ArmISA::MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00633">ArmISA::MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00644">ArmISA::MISCREG_PMEVTYPER5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">ArmISA::MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00302">ArmISA::MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00600">ArmISA::MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00087">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00149">ArmISA::MISCREG_REVIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">ArmISA::MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00506">ArmISA::MISCREG_SP_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00513">ArmISA::MISCREG_SP_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00496">ArmISA::MISCREG_SPSEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00146">ArmISA::MISCREG_TCMTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00171">ArmISA::MISCREG_VMPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00466">ArmISA::MISCREG_VMPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00170">ArmISA::MISCREG_VPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00945">ArmISA::MISCREG_WARN_NOT_FAIL</a>, <a class="el" href="miscregs_8cc_source.html#l02846">ArmISA::miscRegInfo</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, <a class="el" href="sim_2system_8hh_source.html#l00203">System::numContexts()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00080">pmu</a>, <a class="el" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="classArmISA_1_1BaseISADevice.html#adf10092a9c72056a720e50fa6698ac42">ArmISA::BaseISADevice::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00235">ArmISA::readMPIDR()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>, <a class="el" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId()</a>, <a class="el" href="miscregs_8cc_source.html#l01114">ArmISA::unflattenMiscReg()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>, <a class="el" href="logging_8hh_source.html#l00212">warn</a>, and <a class="el" href="logging_8hh_source.html#l00216">warn_once</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00423">assert32()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a47ac6e714cdd86b9e2b96941170746b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ac6e714cdd86b9e2b96941170746b9">&#9670;&nbsp;</a></span>readMiscRegNoEffect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ArmISA::ISA::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00431">431</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2isa_8hh_source.html#l00668">getMiscIndices()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00135">lookUpMiscReg</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00099">ArmISA::NumMiscRegs</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">Gicv3CPUInterface::bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">Gicv3CPUInterface::currEL()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01709">Gicv3CPUInterface::dropPriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02414">Gicv3CPUInterface::eoiMaintenanceInterruptStatus()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00540">flattenMiscIndex()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">Gicv3CPUInterface::generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00086">Gicv3CPUInterface::getHCREL2FMO()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00100">Gicv3CPUInterface::getHCREL2IMO()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">Gicv3CPUInterface::getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02107">Gicv3CPUInterface::getHPPVILR()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02298">Gicv3CPUInterface::groupEnabled()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01918">Gicv3CPUInterface::groupPriorityMask()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01999">Gicv3CPUInterface::highestActiveGroup()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02283">Gicv3CPUInterface::highestActivePriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">Gicv3CPUInterface::hppiCanPreempt()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02151">Gicv3CPUInterface::hppviCanPreempt()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">Gicv3CPUInterface::inSecureState()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02389">Gicv3CPUInterface::isAA64()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">Gicv3CPUInterface::isEL3OrMon()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01975">Gicv3CPUInterface::isEOISplitMode()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">Gicv3CPUInterface::isSecureBelowEL3()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">Gicv3CPUInterface::maintenanceInterruptStatus()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01617">Gicv3CPUInterface::readBankedMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">Gicv3CPUInterface::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">Gicv3CPUInterface::setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01858">Gicv3CPUInterface::virtualActivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">Gicv3CPUInterface::virtualDeactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">Gicv3CPUInterface::virtualDropPriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01631">Gicv3CPUInterface::virtualFindActive()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01949">Gicv3CPUInterface::virtualGroupPriorityMask()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">Gicv3CPUInterface::virtualHighestActivePriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02208">Gicv3CPUInterface::virtualIncrementEOICount()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01992">Gicv3CPUInterface::virtualIsEOISplitMode()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">Gicv3CPUInterface::virtualUpdate()</a>.</p>

</div>
</div>
<a id="aec14f241df1b6fdea7f02260428127d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec14f241df1b6fdea7f02260428127d1">&#9670;&nbsp;</a></span>serialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::serialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;&#160;</td>
          <td class="paramname"><em>cp</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Serialize an object. </p>
<p>Output an object's state into the current checkpoint section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cp</td><td>Checkpoint state </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classSerializable.html#a8355a51f6749147f5565bb4fb107ed97">Serializable</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00696">696</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00907">ArmISA::NUM_PHYS_MISCREGS</a>, <a class="el" href="serialize_8hh_source.html#l00658">SERIALIZE_ARRAY</a>, and <a class="el" href="serialize_8hh_source.html#l00643">SERIALIZE_SCALAR</a>.</p>

</div>
</div>
<a id="a1a0e48d4f2963bc71c27a33f00d5faa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0e48d4f2963bc71c27a33f00d5faa5">&#9670;&nbsp;</a></span>setMiscReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00784">784</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00587">ArmISA::asid</a>, <a class="el" href="arm_2isa_8hh_source.html#l00423">assert32()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00625">ArmISA::attr</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="tlbi__op_8hh_source.html#l00071">ArmISA::TLBIOp::broadcast()</a>, <a class="el" href="ccregs_8hh_source.html#l00047">ArmISA::CCREG_C</a>, <a class="el" href="ccregs_8hh_source.html#l00046">ArmISA::CCREG_NZ</a>, <a class="el" href="ccregs_8hh_source.html#l00048">ArmISA::CCREG_V</a>, <a class="el" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01876">ArmISA::CpsrMaskQ</a>, <a class="el" href="miscregs__types_8hh_source.html#l00069">ArmISA::daif</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ArmISA::ELIs32()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01893">ArmISA::FpscrExcMask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01895">ArmISA::FpscrQcMask</a>, <a class="el" href="request_8hh_source.html#l00217">Request::funcMasterId</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00349">ArmISA::TLB::getAttr()</a>, <a class="el" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">ThreadContext::getCheckerCpuPtr()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">getCurSveVecLenInBits()</a>, <a class="el" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">ThreadContext::getDecoderPtr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00477">ArmISA::getDTBPtr()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00241">ArmISA::ArmFault::getFsr()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02102">getGenericTimer()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02123">getGICv3CPUInterface()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00468">ArmISA::getITBPtr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00094">haveLargeAsid64</a>, <a class="el" href="arm_2isa_8hh_source.html#l00091">haveLPAE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00099">havePAN</a>, <a class="el" href="arm_2isa_8hh_source.html#l00090">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00097">haveSVE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00092">haveVirtualization</a>, <a class="el" href="arm_2isa_8hh_source.html#l00089">highestELIs64</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00127">ArmISA::TLB::HypMode</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="intregs_8hh_source.html#l00120">ArmISA::INTREG_SP0</a>, <a class="el" href="intregs_8hh_source.html#l00121">ArmISA::INTREG_SP1</a>, <a class="el" href="intregs_8hh_source.html#l00122">ArmISA::INTREG_SP2</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00446">ArmISA::TLB::invalidateMiscReg()</a>, <a class="el" href="classArmISA_1_1ArmFault.html#af9738c784531315bb4ba685487e3104f">ArmISA::ArmFault::iss()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00240">ArmISA::ArmFault::isStage2()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="bitfield_8hh_source.html#l00096">mbits()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00175">ArmISA::MISCREG_ACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00317">ArmISA::MISCREG_AMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00320">ArmISA::MISCREG_AMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00549">ArmISA::MISCREG_AT_S12E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00550">ArmISA::MISCREG_AT_S12E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00547">ArmISA::MISCREG_AT_S12E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00548">ArmISA::MISCREG_AT_S12E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00536">ArmISA::MISCREG_AT_S1E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00537">ArmISA::MISCREG_AT_S1E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00534">ArmISA::MISCREG_AT_S1E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00535">ArmISA::MISCREG_AT_S1E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00545">ArmISA::MISCREG_AT_S1E2R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00546">ArmISA::MISCREG_AT_S1E2W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00551">ArmISA::MISCREG_AT_S1E3R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00552">ArmISA::MISCREG_AT_S1E3W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00244">ArmISA::MISCREG_ATS12NSOPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00245">ArmISA::MISCREG_ATS12NSOPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00246">ArmISA::MISCREG_ATS12NSOUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00247">ArmISA::MISCREG_ATS12NSOUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00240">ArmISA::MISCREG_ATS1CPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00241">ArmISA::MISCREG_ATS1CPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00242">ArmISA::MISCREG_ATS1CUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00243">ArmISA::MISCREG_ATS1CUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00255">ArmISA::MISCREG_ATS1HR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00256">ArmISA::MISCREG_ATS1HW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00348">ArmISA::MISCREG_CNTFRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00360">ArmISA::MISCREG_CNTHP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00382">ArmISA::MISCREG_CNTHP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00672">ArmISA::MISCREG_CNTHV_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00673">ArmISA::MISCREG_CNTHV_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00674">ArmISA::MISCREG_CNTHV_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00623">ArmISA::MISCREG_CNTKCTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00375">ArmISA::MISCREG_CNTPCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00652">ArmISA::MISCREG_CNTPS_CVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00632">ArmISA::MISCREG_CNTV_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00645">ArmISA::MISCREG_CNTVOFF_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00335">ArmISA::MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00469">ArmISA::MISCREG_CPACR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00076">ArmISA::MISCREG_CPSR_Q</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00474">ArmISA::MISCREG_CPTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_CPTR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00167">ArmISA::MISCREG_CSSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00497">ArmISA::MISCREG_CURRENTEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00201">ArmISA::MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00499">ArmISA::MISCREG_DAIF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00540">ArmISA::MISCREG_DC_ZVA_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00221">ArmISA::MISCREG_DFAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00204">ArmISA::MISCREG_DFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00266">ArmISA::MISCREG_DTLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00268">ArmISA::MISCREG_DTLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00267">ArmISA::MISCREG_DTLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00500">ArmISA::MISCREG_FPCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00072">ArmISA::MISCREG_FPEXC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00069">ArmISA::MISCREG_FPSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00077">ArmISA::MISCREG_FPSCR_EXC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">ArmISA::MISCREG_FPSCR_QC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00068">ArmISA::MISCREG_FPSID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00501">ArmISA::MISCREG_FPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">ArmISA::MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00184">ArmISA::MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00185">ArmISA::MISCREG_HCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00225">ArmISA::MISCREG_HDFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00226">ArmISA::MISCREG_HIFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">ArmISA::MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00188">ArmISA::MISCREG_HSTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00801">ArmISA::MISCREG_ICC_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00724">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">ArmISA::MISCREG_ICC_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00756">ArmISA::MISCREG_ICH_LR15_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00893">ArmISA::MISCREG_ICH_LRC15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00453">ArmISA::MISCREG_ID_AA64AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00454">ArmISA::MISCREG_ID_AA64AFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00451">ArmISA::MISCREG_ID_AA64DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00452">ArmISA::MISCREG_ID_AA64DFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00455">ArmISA::MISCREG_ID_AA64ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00456">ArmISA::MISCREG_ID_AA64ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00457">ArmISA::MISCREG_ID_AA64MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00458">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00676">ArmISA::MISCREG_ID_AA64MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00449">ArmISA::MISCREG_ID_AA64PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00450">ArmISA::MISCREG_ID_AA64PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">ArmISA::MISCREG_ID_DFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00158">ArmISA::MISCREG_ID_ISAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00159">ArmISA::MISCREG_ID_ISAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00160">ArmISA::MISCREG_ID_ISAR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00161">ArmISA::MISCREG_ID_ISAR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00162">ArmISA::MISCREG_ID_ISAR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00163">ArmISA::MISCREG_ID_ISAR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">ArmISA::MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00155">ArmISA::MISCREG_ID_MMFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00156">ArmISA::MISCREG_ID_MMFR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00157">ArmISA::MISCREG_ID_MMFR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00150">ArmISA::MISCREG_ID_PFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00151">ArmISA::MISCREG_ID_PFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00224">ArmISA::MISCREG_IFAR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00207">ArmISA::MISCREG_IFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00942">ArmISA::MISCREG_IMPLEMENTED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00263">ArmISA::MISCREG_ITLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00265">ArmISA::MISCREG_ITLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00264">ArmISA::MISCREG_ITLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00303">ArmISA::MISCREG_L2CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00308">ArmISA::MISCREG_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00314">ArmISA::MISCREG_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00144">ArmISA::MISCREG_MIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00148">ArmISA::MISCREG_MPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00071">ArmISA::MISCREG_MVFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00070">ArmISA::MISCREG_MVFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00311">ArmISA::MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00181">ArmISA::MISCREG_NSACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00498">ArmISA::MISCREG_NZCV</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00935">ArmISA::MISCREG_PAN</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00230">ArmISA::MISCREG_PAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00530">ArmISA::MISCREG_PAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">ArmISA::MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00633">ArmISA::MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00644">ArmISA::MISCREG_PMEVTYPER5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">ArmISA::MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00302">ArmISA::MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00600">ArmISA::MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00087">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00305">ArmISA::MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">ArmISA::MISCREG_SCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">ArmISA::MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00470">ArmISA::MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">ArmISA::MISCREG_SCTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00173">ArmISA::MISCREG_SCTLR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00174">ArmISA::MISCREG_SCTLR_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">ArmISA::MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00506">ArmISA::MISCREG_SP_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00513">ArmISA::MISCREG_SP_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00496">ArmISA::MISCREG_SPSEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00493">ArmISA::MISCREG_SPSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00504">ArmISA::MISCREG_SPSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00511">ArmISA::MISCREG_SPSR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00485">ArmISA::MISCREG_TCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00487">ArmISA::MISCREG_TCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00491">ArmISA::MISCREG_TCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00576">ArmISA::MISCREG_TLBI_ALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00569">ArmISA::MISCREG_TLBI_ALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00574">ArmISA::MISCREG_TLBI_ALLE2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00567">ArmISA::MISCREG_TLBI_ALLE2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00582">ArmISA::MISCREG_TLBI_ALLE3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00579">ArmISA::MISCREG_TLBI_ALLE3IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00561">ArmISA::MISCREG_TLBI_ASIDE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00555">ArmISA::MISCREG_TLBI_ASIDE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00572">ArmISA::MISCREG_TLBI_IPAS2E1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00565">ArmISA::MISCREG_TLBI_IPAS2E1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00573">ArmISA::MISCREG_TLBI_IPAS2LE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00566">ArmISA::MISCREG_TLBI_IPAS2LE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00562">ArmISA::MISCREG_TLBI_VAAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00556">ArmISA::MISCREG_TLBI_VAAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00564">ArmISA::MISCREG_TLBI_VAALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00558">ArmISA::MISCREG_TLBI_VAALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00560">ArmISA::MISCREG_TLBI_VAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00554">ArmISA::MISCREG_TLBI_VAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00575">ArmISA::MISCREG_TLBI_VAE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00568">ArmISA::MISCREG_TLBI_VAE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00583">ArmISA::MISCREG_TLBI_VAE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00580">ArmISA::MISCREG_TLBI_VAE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00563">ArmISA::MISCREG_TLBI_VALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00557">ArmISA::MISCREG_TLBI_VALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00577">ArmISA::MISCREG_TLBI_VALE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00570">ArmISA::MISCREG_TLBI_VALE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00584">ArmISA::MISCREG_TLBI_VALE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00581">ArmISA::MISCREG_TLBI_VALE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00559">ArmISA::MISCREG_TLBI_VMALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00553">ArmISA::MISCREG_TLBI_VMALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00578">ArmISA::MISCREG_TLBI_VMALLS12E1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00571">ArmISA::MISCREG_TLBI_VMALLS12E1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00269">ArmISA::MISCREG_TLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00283">ArmISA::MISCREG_TLBIALLH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00277">ArmISA::MISCREG_TLBIALLHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00257">ArmISA::MISCREG_TLBIALLIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00285">ArmISA::MISCREG_TLBIALLNSNH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00279">ArmISA::MISCREG_TLBIALLNSNHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00271">ArmISA::MISCREG_TLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00259">ArmISA::MISCREG_TLBIASIDIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00281">ArmISA::MISCREG_TLBIIPAS2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00275">ArmISA::MISCREG_TLBIIPAS2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00282">ArmISA::MISCREG_TLBIIPAS2L</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00276">ArmISA::MISCREG_TLBIIPAS2LIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00270">ArmISA::MISCREG_TLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00272">ArmISA::MISCREG_TLBIMVAA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00260">ArmISA::MISCREG_TLBIMVAAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00274">ArmISA::MISCREG_TLBIMVAAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00262">ArmISA::MISCREG_TLBIMVAALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00284">ArmISA::MISCREG_TLBIMVAH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00278">ArmISA::MISCREG_TLBIMVAHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00258">ArmISA::MISCREG_TLBIMVAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00273">ArmISA::MISCREG_TLBIMVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00286">ArmISA::MISCREG_TLBIMVALH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00280">ArmISA::MISCREG_TLBIMVALHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00261">ArmISA::MISCREG_TLBIMVALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00147">ArmISA::MISCREG_TLBTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">ArmISA::MISCREG_TTBCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00190">ArmISA::MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00483">ArmISA::MISCREG_TTBR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00486">ArmISA::MISCREG_TTBR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00490">ArmISA::MISCREG_TTBR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00193">ArmISA::MISCREG_TTBR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00484">ArmISA::MISCREG_TTBR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00671">ArmISA::MISCREG_TTBR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00374">ArmISA::MISCREG_VTTBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00945">ArmISA::MISCREG_WARN_NOT_FAIL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00900">ArmISA::MISCREG_ZCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00898">ArmISA::MISCREG_ZCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00897">ArmISA::MISCREG_ZCR_EL3</a>, <a class="el" href="miscregs_8cc_source.html#l02846">ArmISA::miscRegInfo</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">ArmISA::mode</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00121">ArmISA::TLB::MustBeOne</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00125">ArmISA::TLB::NormalTran</a>, <a class="el" href="miscregs__types_8hh_source.html#l00058">ArmISA::pan</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">ThreadContext::pcStateNoRecord()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00080">pmu</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00059">BaseTLB::Read</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00139">ArmISA::TLB::S12E0Tran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00140">ArmISA::TLB::S12E1Tran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00126">ArmISA::TLB::S1CTran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00135">ArmISA::TLB::S1E0Tran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00136">ArmISA::TLB::S1E1Tran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00137">ArmISA::TLB::S1E2Tran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00138">ArmISA::TLB::S1E3Tran</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00130">ArmISA::TLB::S1S2NsTran</a>, <a class="el" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg()</a>, <a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg()</a>, <a class="el" href="classArmISA_1_1BaseISADevice.html#a47acd7abe28cd826508e61dd7a74b526">ArmISA::BaseISADevice::setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">setMiscRegNoEffect()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00074">ArmISA::sp</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00118">ArmISA::TLB::translateFunctional()</a>, <a class="el" href="miscregs_8cc_source.html#l01114">ArmISA::unflattenMiscReg()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00424">ArmISA::ArmFault::update()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00381">updateRegMap()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00117">ArmISA::TLB::UserMode</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>, <a class="el" href="logging_8hh_source.html#l00212">warn</a>, <a class="el" href="logging_8hh_source.html#l00216">warn_once</a>, and <a class="el" href="generic_2tlb_8hh_source.html#l00059">BaseTLB::Write</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>.</p>

</div>
</div>
<a id="a21ad0e9f1389ff4b920a006af8fa252d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ad0e9f1389ff4b920a006af8fa252d">&#9670;&nbsp;</a></span>setMiscRegNoEffect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00762">762</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2isa_8hh_source.html#l00668">getMiscIndices()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00135">lookUpMiscReg</a>, <a class="el" href="arm_2isa_8hh_source.html#l00377">miscRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00099">ArmISA::NumMiscRegs</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00054">ArmISA::v</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00428">assert64()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01709">Gicv3CPUInterface::dropPriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">Gicv3CPUInterface::generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">Gicv3CPUInterface::readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01624">Gicv3CPUInterface::setBankedMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">Gicv3CPUInterface::setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01858">Gicv3CPUInterface::virtualActivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">Gicv3CPUInterface::virtualDeactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">Gicv3CPUInterface::virtualDropPriority()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02208">Gicv3CPUInterface::virtualIncrementEOICount()</a>.</p>

</div>
</div>
<a id="a7d7219672f0a1a863be9295114d9e392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7219672f0a1a863be9295114d9e392">&#9670;&nbsp;</a></span>snsBankedIndex64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::snsBankedIndex64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ns</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00659">659</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00953">ArmISA::MISCREG_BANKED64</a>, <a class="el" href="miscregs_8cc_source.html#l02846">ArmISA::miscRegInfo</a>, <a class="el" href="miscregs__types_8hh_source.html#l00311">ArmISA::ns</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00540">flattenMiscIndex()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01617">Gicv3CPUInterface::readBankedMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01624">Gicv3CPUInterface::setBankedMiscReg()</a>.</p>

</div>
</div>
<a id="afdaebe1ffe95d7f5ce9f64af69138b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdaebe1ffe95d7f5ce9f64af69138b6a">&#9670;&nbsp;</a></span>startup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00412">412</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00110">afterStartup</a>, <a class="el" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId()</a>, <a class="el" href="gic__v3_8hh_source.html#l00136">Gicv3::getCPUInterface()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00223">ArmSystem::getGIC()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00086">gicv3CpuInterface</a>, <a class="el" href="arm_2isa_8hh_source.html#l00095">haveGICv3CPUInterface</a>, <a class="el" href="arm_2isa_8hh_source.html#l00080">pmu</a>, <a class="el" href="isa__device_8hh_source.html#l00067">ArmISA::BaseISADevice::setThreadContext()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00070">system</a>.</p>

</div>
</div>
<a id="ace8617f30f78bc9a41a53a141844fb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace8617f30f78bc9a41a53a141844fb13">&#9670;&nbsp;</a></span>unserialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;&#160;</td>
          <td class="paramname"><em>cp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unserialize an object. </p>
<p>Read an object's state from the current checkpoint section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cp</td><td>Checkpoint state </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classSerializable.html#afd7d0fe2730122837f99d2c93dee2308">Serializable</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00712">712</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00907">ArmISA::NUM_PHYS_MISCREGS</a>, <a class="el" href="sim__object_8cc_source.html#l00099">SimObject::startup()</a>, <a class="el" href="serialize_8hh_source.html#l00661">UNSERIALIZE_ARRAY</a>, <a class="el" href="serialize_8hh_source.html#l00645">UNSERIALIZE_SCALAR</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00381">updateRegMap()</a>.</p>

</div>
</div>
<a id="ae9bde810329001eee4820b6a26bb17b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bde810329001eee4820b6a26bb17b8">&#9670;&nbsp;</a></span>updateRegMap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::updateRegMap </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00381">381</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8cc_source.html#l02102">getGenericTimer()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02123">getGICv3CPUInterface()</a>, <a class="el" href="intregs_8hh_source.html#l00306">ArmISA::IntReg64Map</a>, <a class="el" href="intregs_8hh_source.html#l00389">ArmISA::IntRegAbtMap</a>, <a class="el" href="intregs_8hh_source.html#l00443">ArmISA::IntRegFiqMap</a>, <a class="el" href="intregs_8hh_source.html#l00335">ArmISA::IntRegHypMap</a>, <a class="el" href="intregs_8hh_source.html#l00425">ArmISA::IntRegIrqMap</a>, <a class="el" href="intregs_8hh_source.html#l00371">ArmISA::IntRegMonMap</a>, <a class="el" href="intregs_8hh_source.html#l00353">ArmISA::IntRegSvcMap</a>, <a class="el" href="intregs_8hh_source.html#l00407">ArmISA::IntRegUndMap</a>, <a class="el" href="intregs_8hh_source.html#l00317">ArmISA::IntRegUsrMap</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">ArmISA::MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">ArmISA::MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">ArmISA::MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">ArmISA::MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">ArmISA::MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">ArmISA::MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">ArmISA::MODE_USER</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00712">unserialize()</a>.</p>

</div>
</div>
<a id="a890e99e967b5928d8e31938c0f1f2410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890e99e967b5928d8e31938c0f1f2410">&#9670;&nbsp;</a></span>vecRegRenameMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Enums::VecRegRenameMode ArmISA::ISA::vecRegRenameMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00746">746</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa_8hh_source.html#l00074">_vecRegRenameMode</a>, and <a class="el" href="sim__object_8cc_source.html#l00099">SimObject::startup()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00766">RenameMode&lt; ArmISA::ISA &gt;::init()</a>.</p>

</div>
</div>
<a id="a5090de774e77e8534b44c6f27e85b46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5090de774e77e8534b44c6f27e85b46c">&#9670;&nbsp;</a></span>zeroSveVecRegUpperPart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::zeroSveVecRegUpperPart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">VecRegContainer</a> &amp;&#160;</td>
          <td class="paramname"><em>vc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>eCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8cc_source.html#l02174">2174</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

<p class="reference">References <a class="el" href="vec__reg_8hh_source.html#l00384">VecRegContainer&lt; Sz &gt;::as()</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00691">getCurSveVecLenInBitsAtReset()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a3c080713a41eec93839fdb5b4a9eb55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c080713a41eec93839fdb5b4a9eb55b">&#9670;&nbsp;</a></span>_decoderFlavour</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const Enums::DecoderFlavour ArmISA::ISA::_decoderFlavour</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00073">73</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00733">decoderFlavour()</a>.</p>

</div>
</div>
<a id="a00df3b6554b903a7fc854b239da94594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00df3b6554b903a7fc854b239da94594">&#9670;&nbsp;</a></span>_vecRegRenameMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const Enums::VecRegRenameMode ArmISA::ISA::_vecRegRenameMode</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00074">74</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00746">vecRegRenameMode()</a>.</p>

</div>
</div>
<a id="ab43365bfb443466981a5b5a6c691fe67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43365bfb443466981a5b5a6c691fe67">&#9670;&nbsp;</a></span>afterStartup</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::afterStartup</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00110">110</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00412">startup()</a>.</p>

</div>
</div>
<a id="a82cbfef5d12b06fa0fc183f672af6de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cbfef5d12b06fa0fc183f672af6de9">&#9670;&nbsp;</a></span>dummyDevice</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1DummyISADevice.html">DummyISADevice</a> ArmISA::ISA::dummyDevice</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dummy device for to handle non-existing <a class="el" href="classArmISA_1_1ISA.html">ISA</a> devices. </p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00077">77</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="ad99a7541de87cf74c8a8abf0077d5945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99a7541de87cf74c8a8abf0077d5945">&#9670;&nbsp;</a></span>gicv3CpuInterface</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;<a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>&gt; ArmISA::ISA::gicv3CpuInterface</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00086">86</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l02123">getGICv3CPUInterface()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00412">startup()</a>.</p>

</div>
</div>
<a id="a7ca80f56017f1438dd0db1d02fb30564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca80f56017f1438dd0db1d02fb30564">&#9670;&nbsp;</a></span>haveCrypto</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveCrypto</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00093">93</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00319">initID32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="a8d8f42e0ecce062f435ba68a30cadee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8f42e0ecce062f435ba68a30cadee4">&#9670;&nbsp;</a></span>haveGICv3CPUInterface</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveGICv3CPUInterface</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00095">95</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00736">haveGICv3CpuIfc()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00412">startup()</a>.</p>

</div>
</div>
<a id="a2856f99be78123643814dc843efdd874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2856f99be78123643814dc843efdd874">&#9670;&nbsp;</a></span>haveLargeAsid64</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveLargeAsid64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00094">94</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a3aebe12b75ff4d71745ec872dddd0ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aebe12b75ff4d71745ec872dddd0ac2">&#9670;&nbsp;</a></span>haveLPAE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveLPAE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00091">91</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a18fee62bcdabd1eb8c1419e87dbb28ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fee62bcdabd1eb8c1419e87dbb28ed">&#9670;&nbsp;</a></span>haveLSE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveLSE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00098">98</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="aa4ffdf69023ea27ba4d6f2657d9e2d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ffdf69023ea27ba4d6f2657d9e2d09">&#9670;&nbsp;</a></span>havePAN</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::havePAN</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00099">99</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a2b5cf38edef41a2219914fabbe91bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5cf38edef41a2219914fabbe91bca9">&#9670;&nbsp;</a></span>haveSecurity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveSecurity</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00090">90</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">getCurSveVecLenInBits()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="ac6e20e1c956faa1bbbb8011ed874a340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e20e1c956faa1bbbb8011ed874a340">&#9670;&nbsp;</a></span>haveSVE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveSVE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00097">97</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a3682c749403746c279089e180b3a503e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3682c749403746c279089e180b3a503e">&#9670;&nbsp;</a></span>haveVirtualization</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::haveVirtualization</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00092">92</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">getCurSveVecLenInBits()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="af1676c1f135ff2ceb5f87bf262eeb195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1676c1f135ff2ceb5f87bf262eeb195">&#9670;&nbsp;</a></span>highestELIs64</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::highestELIs64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00089">89</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>.</p>

</div>
</div>
<a id="a461f854d00b5c5087d542684482cb0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461f854d00b5c5087d542684482cb0cf">&#9670;&nbsp;</a></span>impdefAsNop</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ISA::impdefAsNop</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If true, accesses to IMPLEMENTATION DEFINED registers are treated as NOP hence not causing UNDEFINED INSTRUCTION. </p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00108">108</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a id="a50d9ebc060a40ef44cecffa11e410038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d9ebc060a40ef44cecffa11e410038">&#9670;&nbsp;</a></span>intRegMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>* ArmISA::ISA::intRegMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00378">378</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a id="a071132334391eac07bbdaffe4b7f46c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071132334391eac07bbdaffe4b7f46c3">&#9670;&nbsp;</a></span>lookUpMiscReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; struct <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">ISA::MiscRegLUTEntry</a> &gt; ArmISA::ISA::lookUpMiscReg</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Metadata table accessible via the value of the register. </p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00135">135</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00762">setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a3e979df979ee337c48a677cde5215e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e979df979ee337c48a677cde5215e9d">&#9670;&nbsp;</a></span>miscRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ArmISA::ISA::miscRegs[<a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00377">377</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">getCurSveVecLenInBits()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00319">initID32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">readMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00762">setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a48dd1a314379230cdd34e8b3de25ca29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48dd1a314379230cdd34e8b3de25ca29">&#9670;&nbsp;</a></span>physAddrRange</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ArmISA::ISA::physAddrRange</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00096">96</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="a3399d9bc3fccb0d7321b6db8ec32e12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3399d9bc3fccb0d7321b6db8ec32e12e">&#9670;&nbsp;</a></span>pmu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>* ArmISA::ISA::pmu</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00080">80</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">setMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00412">startup()</a>.</p>

</div>
</div>
<a id="a18809f25fbe7bcc88209f42e067190a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18809f25fbe7bcc88209f42e067190a0">&#9670;&nbsp;</a></span>sveVL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ArmISA::ISA::sveVL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SVE vector length in quadwords. </p>

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00102">102</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l02130">getCurSveVecLenInBits()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00344">initID64()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>.</p>

</div>
</div>
<a id="a2e13e022fad3518a8c0691b6f76ea857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e13e022fad3518a8c0691b6f76ea857">&#9670;&nbsp;</a></span>system</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmSystem.html">ArmSystem</a>* ArmISA::ISA::system</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00070">70</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00131">clear()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00218">clear32()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00270">clear64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02102">getGenericTimer()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ISA()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00412">startup()</a>.</p>

</div>
</div>
<a id="a631d555a2dfda9c7167a550de6906822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631d555a2dfda9c7167a550de6906822">&#9670;&nbsp;</a></span>timer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;<a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>&gt; ArmISA::ISA::timer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00083">83</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l02102">getGenericTimer()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/<a class="el" href="arm_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/arm/<a class="el" href="arm_2isa_8cc_source.html">isa.cc</a></li>
<li>arch/arm/<a class="el" href="miscregs_8cc_source.html">miscregs.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:24 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
