-- all messages logged in file C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v' (VERI-1482)
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(14): ERROR: syntax error near 'input' (VERI-1137)
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(14): ERROR: SystemVerilog keyword input used in incorrect context (VERI-2344)
-- Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v' ignored due to errors (VERI-1483)
ERROR: Failed to analyze design file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v'.
