// Seed: 3353382905
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_3 + 1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    output uwire id_6,
    input  tri   id_7
);
  assign id_0 = id_1;
  wire id_9;
  always @(posedge 1'b0) if (1 - 1) assert (id_4);
  module_0(
      id_9, id_9, id_9
  );
endmodule
