INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_3/lab5_1_3.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-311] analyzing module D_latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_latch' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_3/lab5_1_3.srcs/sources_1/new/D_latch.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_3/lab5_1_3.srcs/sim_1/new/D_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
