Active-HDL 11.1.262.7351 2021-12-21 11:43:43

Elaboration top modules:
VHDL Configuration            testbench_for_tutorvhdl


--------------------------------------------------------------------------------------------------
Entity       | Architecture    | Library   | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------------
tutorvhdl_tb | TB_ARCHITECTURE | tutorvhdl |      | 11.1.262.7351 (Windows) | -dbg
Top          | Top             | tutorvhdl |      | 11.1.262.7351 (Windows) | -dbg
TutorVHDL    | TutorVHDL       | tutorvhdl |      | 11.1.262.7351 (Windows) | -dbg
Prescaler    | Prescaler       | tutorvhdl |      | 11.1.262.7351 (Windows) | -dbg
Debouncer    | Debouncer       | tutorvhdl |      | 11.1.262.7351 (Windows) | -dbg
--------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
VHDL Configuration             | Library   | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------------
testbench_for_tutorvhdl        | tutorvhdl |      |                         | <unavailable>
--------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
VHDL Package                   | Library   | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------------
standard                       | std       |      |                         | <unavailable>
TEXTIO                         | std       |      |                         | <unavailable>
std_logic_1164                 | ieee      |      |                         | <unavailable>
std_logic_arith                | ieee      |      |                         | <unavailable>
STD_LOGIC_UNSIGNED             | ieee      |      |                         | <unavailable>
STD_LOGIC_SIGNED               | ieee      |      |                         | <unavailable>
--------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
Library                        | Comment
--------------------------------------------------------------------------------------------------
ieee                           | Standard IEEE packages library
std                            | Standard VHDL library
tutorvhdl                      | None
--------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_tutorvhdl


The performance of simulation is reduced. Version Student Edition
