

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:19:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  76.000 ns|  76.000 ns|   20|   20|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 20, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i5 %A, i64 0, i64 11"   --->   Operation 21 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.66ns)   --->   "%A_load_9 = load i5 %A_addr_10"   --->   Operation 22 'load' 'A_load_9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i5 %A, i64 0, i64 19"   --->   Operation 23 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.66ns)   --->   "%A_load_17 = load i5 %A_addr_18"   --->   Operation 24 'load' 'A_load_17' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i6 %B, i64 0, i64 1" [loop_perfect.cpp:31]   --->   Operation 25 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_1" [loop_perfect.cpp:31]   --->   Operation 26 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i6 %B, i64 0, i64 3" [loop_perfect.cpp:31]   --->   Operation 27 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_3" [loop_perfect.cpp:31]   --->   Operation 28 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i5 %A, i64 0, i64 1"   --->   Operation 29 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.66ns)   --->   "%acc_V = load i5 %A_addr"   --->   Operation 30 'load' 'acc_V' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 31 [1/2] (0.66ns)   --->   "%A_load_9 = load i5 %A_addr_10"   --->   Operation 31 'load' 'A_load_9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i5 %A, i64 0, i64 13"   --->   Operation 32 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.66ns)   --->   "%A_load_11 = load i5 %A_addr_12"   --->   Operation 33 'load' 'A_load_11' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 34 [1/2] (0.66ns)   --->   "%A_load_17 = load i5 %A_addr_18"   --->   Operation 34 'load' 'A_load_17' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln886_19 = sext i5 %A_load_17"   --->   Operation 35 'sext' 'sext_ln886_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_2 = mul i10 %sext_ln886_19, i10 19"   --->   Operation 36 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i6 %B, i64 0, i64 5" [loop_perfect.cpp:31]   --->   Operation 37 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_5" [loop_perfect.cpp:31]   --->   Operation 38 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i6 %B, i64 0, i64 7" [loop_perfect.cpp:31]   --->   Operation 39 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_7" [loop_perfect.cpp:31]   --->   Operation 40 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 41 [1/2] (0.66ns)   --->   "%acc_V = load i5 %A_addr"   --->   Operation 41 'load' 'acc_V' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i5 %A, i64 0, i64 2"   --->   Operation 42 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.66ns)   --->   "%A_load = load i5 %A_addr_1"   --->   Operation 43 'load' 'A_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i5 %A, i64 0, i64 3"   --->   Operation 44 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.66ns)   --->   "%A_load_1 = load i5 %A_addr_2"   --->   Operation 45 'load' 'A_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 46 [1/2] (0.66ns)   --->   "%A_load_11 = load i5 %A_addr_12"   --->   Operation 46 'load' 'A_load_11' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_2 = mul i10 %sext_ln886_19, i10 19"   --->   Operation 47 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i6 %B, i64 0, i64 9" [loop_perfect.cpp:31]   --->   Operation 48 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_9" [loop_perfect.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i6 %B, i64 0, i64 11" [loop_perfect.cpp:31]   --->   Operation 50 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_11" [loop_perfect.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 0.66>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i5 %acc_V" [loop_perfect.cpp:21]   --->   Operation 52 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.66ns)   --->   "%A_load = load i5 %A_addr_1"   --->   Operation 53 'load' 'A_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 54 [1/2] (0.66ns)   --->   "%A_load_1 = load i5 %A_addr_2"   --->   Operation 54 'load' 'A_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i5 %A, i64 0, i64 4"   --->   Operation 55 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.66ns)   --->   "%A_load_2 = load i5 %A_addr_3"   --->   Operation 56 'load' 'A_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i5 %A, i64 0, i64 5"   --->   Operation 57 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.66ns)   --->   "%A_load_3 = load i5 %A_addr_4"   --->   Operation 58 'load' 'A_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 59 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_2 = mul i10 %sext_ln886_19, i10 19"   --->   Operation 59 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln886_16 = add i10 %mul_ln886_2, i10 %sext_ln21"   --->   Operation 60 'add' 'add_ln886_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i6 %B, i64 0, i64 13" [loop_perfect.cpp:31]   --->   Operation 61 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_13" [loop_perfect.cpp:31]   --->   Operation 62 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i6 %B, i64 0, i64 15" [loop_perfect.cpp:31]   --->   Operation 63 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_15" [loop_perfect.cpp:31]   --->   Operation 64 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load, i1 0"   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i6 %shl_ln"   --->   Operation 66 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %A_load_1"   --->   Operation 67 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln886_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_1, i2 0"   --->   Operation 68 'bitconcatenate' 'shl_ln886_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln886_1 = sext i7 %shl_ln886_1"   --->   Operation 69 'sext' 'sext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.70ns)   --->   "%sub_ln886 = sub i8 %sext_ln886_1, i8 %sext_ln886"   --->   Operation 70 'sub' 'sub_ln886' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %sub_ln886"   --->   Operation 71 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (0.66ns)   --->   "%A_load_2 = load i5 %A_addr_3"   --->   Operation 72 'load' 'A_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln886_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_2, i2 0"   --->   Operation 73 'bitconcatenate' 'shl_ln886_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i7 %shl_ln886_2"   --->   Operation 74 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.66ns)   --->   "%A_load_3 = load i5 %A_addr_4"   --->   Operation 75 'load' 'A_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i5 %A, i64 0, i64 6"   --->   Operation 76 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (0.66ns)   --->   "%A_load_4 = load i5 %A_addr_5"   --->   Operation 77 'load' 'A_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i5 %A, i64 0, i64 7"   --->   Operation 78 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.66ns)   --->   "%A_load_5 = load i5 %A_addr_6"   --->   Operation 79 'load' 'A_load_5' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886 = add i9 %sext_ln232_1, i9 %sext_ln232_2"   --->   Operation 80 'add' 'add_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln886_1 = add i9 %add_ln886, i9 %sext_ln232"   --->   Operation 81 'add' 'add_ln886_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln886_16 = add i10 %mul_ln886_2, i10 %sext_ln21"   --->   Operation 82 'add' 'add_ln886_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i6 %B, i64 0, i64 17" [loop_perfect.cpp:31]   --->   Operation 83 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_17" [loop_perfect.cpp:31]   --->   Operation 84 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr i6 %B, i64 0, i64 19" [loop_perfect.cpp:31]   --->   Operation 85 'getelementptr' 'B_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i5 %B_addr_19" [loop_perfect.cpp:31]   --->   Operation 86 'store' 'store_ln31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln886_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_3, i2 0"   --->   Operation 87 'bitconcatenate' 'shl_ln886_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i7 %shl_ln886_3"   --->   Operation 88 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/2] (0.66ns)   --->   "%A_load_4 = load i5 %A_addr_5"   --->   Operation 89 'load' 'A_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln886_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_4, i3 0"   --->   Operation 90 'bitconcatenate' 'shl_ln886_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln886_3 = sext i8 %shl_ln886_4"   --->   Operation 91 'sext' 'sext_ln886_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln886_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_4, i1 0"   --->   Operation 92 'bitconcatenate' 'shl_ln886_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln886_4 = sext i6 %shl_ln886_5"   --->   Operation 93 'sext' 'sext_ln886_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.70ns)   --->   "%sub_ln886_1 = sub i9 %sext_ln886_3, i9 %sext_ln886_4"   --->   Operation 94 'sub' 'sub_ln886_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln232_4 = sext i9 %sub_ln886_1"   --->   Operation 95 'sext' 'sext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.66ns)   --->   "%A_load_5 = load i5 %A_addr_6"   --->   Operation 96 'load' 'A_load_5' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln886_5 = sext i5 %A_load_5"   --->   Operation 97 'sext' 'sext_ln886_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln886_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_5, i3 0"   --->   Operation 98 'bitconcatenate' 'shl_ln886_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln886_6 = sext i8 %shl_ln886_6"   --->   Operation 99 'sext' 'sext_ln886_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.70ns)   --->   "%sub_ln886_2 = sub i9 %sext_ln886_6, i9 %sext_ln886_5"   --->   Operation 100 'sub' 'sub_ln886_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln232_5 = sext i9 %sub_ln886_2"   --->   Operation 101 'sext' 'sext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i5 %A, i64 0, i64 8"   --->   Operation 102 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (0.66ns)   --->   "%A_load_6 = load i5 %A_addr_7"   --->   Operation 103 'load' 'A_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i5 %A, i64 0, i64 9"   --->   Operation 104 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (0.66ns)   --->   "%A_load_7 = load i5 %A_addr_8"   --->   Operation 105 'load' 'A_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln886_9 = sext i5 %A_load_9"   --->   Operation 106 'sext' 'sext_ln886_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [3/3] (0.99ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886 = mul i10 %sext_ln886_9, i10 11"   --->   Operation 107 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln886_20 = sext i9 %add_ln886_1"   --->   Operation 108 'sext' 'sext_ln886_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_2 = add i10 %sext_ln232_4, i10 %sext_ln232_5"   --->   Operation 109 'add' 'add_ln886_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln886_3 = add i10 %add_ln886_2, i10 %sext_ln232_3"   --->   Operation 110 'add' 'add_ln886_3' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln886_21 = sext i10 %add_ln886_3"   --->   Operation 111 'sext' 'sext_ln886_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.72ns)   --->   "%add_ln886_4 = add i11 %sext_ln886_21, i11 %sext_ln886_20"   --->   Operation 112 'add' 'add_ln886_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 113 [1/2] (0.66ns)   --->   "%A_load_6 = load i5 %A_addr_7"   --->   Operation 113 'load' 'A_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 114 [1/2] (0.66ns)   --->   "%A_load_7 = load i5 %A_addr_8"   --->   Operation 114 'load' 'A_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i5 %A, i64 0, i64 10"   --->   Operation 115 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [2/2] (0.66ns)   --->   "%A_load_8 = load i5 %A_addr_9"   --->   Operation 116 'load' 'A_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886 = mul i10 %sext_ln886_9, i10 11"   --->   Operation 117 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i5 %A, i64 0, i64 12"   --->   Operation 118 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (0.66ns)   --->   "%A_load_10 = load i5 %A_addr_11"   --->   Operation 119 'load' 'A_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln886_12 = sext i5 %A_load_11"   --->   Operation 120 'sext' 'sext_ln886_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [3/3] (0.99ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_1 = mul i10 %sext_ln886_12, i10 13"   --->   Operation 121 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 122 [1/2] (0.66ns)   --->   "%A_load_8 = load i5 %A_addr_9"   --->   Operation 122 'load' 'A_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 123 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886 = mul i10 %sext_ln886_9, i10 11"   --->   Operation 123 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 124 [1/2] (0.66ns)   --->   "%A_load_10 = load i5 %A_addr_11"   --->   Operation 124 'load' 'A_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln886_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_10, i4 0"   --->   Operation 125 'bitconcatenate' 'shl_ln886_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln886_10 = sext i9 %shl_ln886_10"   --->   Operation 126 'sext' 'sext_ln886_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln886_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_10, i2 0"   --->   Operation 127 'bitconcatenate' 'shl_ln886_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln886_11 = sext i7 %shl_ln886_11"   --->   Operation 128 'sext' 'sext_ln886_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.71ns)   --->   "%sub_ln886_3 = sub i10 %sext_ln886_10, i10 %sext_ln886_11"   --->   Operation 129 'sub' 'sub_ln886_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [2/3] (0.99ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_1 = mul i10 %sext_ln886_12, i10 13"   --->   Operation 130 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i5 %A, i64 0, i64 14"   --->   Operation 131 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [2/2] (0.66ns)   --->   "%A_load_12 = load i5 %A_addr_13"   --->   Operation 132 'load' 'A_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i5 %A, i64 0, i64 15"   --->   Operation 133 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (0.66ns)   --->   "%A_load_13 = load i5 %A_addr_14"   --->   Operation 134 'load' 'A_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 135 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln886_7 = add i10 %mul_ln886, i10 %sub_ln886_3"   --->   Operation 135 'add' 'add_ln886_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln886_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_6, i3 0"   --->   Operation 136 'bitconcatenate' 'shl_ln886_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln232_6 = sext i8 %shl_ln886_7"   --->   Operation 137 'sext' 'sext_ln232_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln886_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_7, i3 0"   --->   Operation 138 'bitconcatenate' 'shl_ln886_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln232_7 = sext i8 %shl_ln886_8"   --->   Operation 139 'sext' 'sext_ln232_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln886_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_8, i3 0"   --->   Operation 140 'bitconcatenate' 'shl_ln886_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln886_8 = sext i8 %shl_ln886_9"   --->   Operation 141 'sext' 'sext_ln886_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln886_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_8, i1 0"   --->   Operation 142 'bitconcatenate' 'shl_ln886_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln232_8 = sext i6 %shl_ln886_s"   --->   Operation 143 'sext' 'sext_ln232_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_1 = mul i10 %sext_ln886_12, i10 13"   --->   Operation 144 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into DSP with root node add_ln886_12)   --->   "%sext_ln232_9 = sext i10 %mul_ln886_1"   --->   Operation 145 'sext' 'sext_ln232_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/2] (0.66ns)   --->   "%A_load_12 = load i5 %A_addr_13"   --->   Operation 146 'load' 'A_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln886_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_12, i4 0"   --->   Operation 147 'bitconcatenate' 'shl_ln886_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln886_13 = sext i9 %shl_ln886_12"   --->   Operation 148 'sext' 'sext_ln886_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln886_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_12, i1 0"   --->   Operation 149 'bitconcatenate' 'shl_ln886_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln886_14 = sext i6 %shl_ln886_13"   --->   Operation 150 'sext' 'sext_ln886_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.71ns)   --->   "%sub_ln886_4 = sub i10 %sext_ln886_13, i10 %sext_ln886_14"   --->   Operation 151 'sub' 'sub_ln886_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln232_10 = sext i10 %sub_ln886_4"   --->   Operation 152 'sext' 'sext_ln232_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/2] (0.66ns)   --->   "%A_load_13 = load i5 %A_addr_14"   --->   Operation 153 'load' 'A_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln886_15 = sext i5 %A_load_13"   --->   Operation 154 'sext' 'sext_ln886_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln886_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_13, i4 0"   --->   Operation 155 'bitconcatenate' 'shl_ln886_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln886_16 = sext i9 %shl_ln886_14"   --->   Operation 156 'sext' 'sext_ln886_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.71ns)   --->   "%sub_ln886_5 = sub i10 %sext_ln886_16, i10 %sext_ln886_15"   --->   Operation 157 'sub' 'sub_ln886_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln232_11 = sext i10 %sub_ln886_5"   --->   Operation 158 'sext' 'sext_ln232_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i5 %A, i64 0, i64 16"   --->   Operation 159 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [2/2] (0.66ns)   --->   "%A_load_14 = load i5 %A_addr_15"   --->   Operation 160 'load' 'A_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i5 %A, i64 0, i64 17"   --->   Operation 161 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [2/2] (0.66ns)   --->   "%A_load_15 = load i5 %A_addr_16"   --->   Operation 162 'load' 'A_load_15' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln886_5 = add i9 %sext_ln232_7, i9 %sext_ln232_8"   --->   Operation 163 'add' 'add_ln886_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln886_23 = sext i9 %add_ln886_5"   --->   Operation 164 'sext' 'sext_ln886_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.71ns)   --->   "%add_ln886_6 = add i10 %sext_ln886_23, i10 %sext_ln232_6"   --->   Operation 165 'add' 'add_ln886_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln886_24 = sext i10 %add_ln886_6"   --->   Operation 166 'sext' 'sext_ln886_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln886_7 = add i10 %mul_ln886, i10 %sub_ln886_3"   --->   Operation 167 'add' 'add_ln886_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln886_25 = sext i10 %add_ln886_7"   --->   Operation 168 'sext' 'sext_ln886_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_8 = add i11 %sext_ln886_25, i11 %sext_ln886_8"   --->   Operation 169 'add' 'add_ln886_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 170 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln886_9 = add i11 %add_ln886_8, i11 %sext_ln886_24"   --->   Operation 170 'add' 'add_ln886_9' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 171 [1/1] (0.72ns)   --->   "%add_ln886_11 = add i11 %sext_ln232_10, i11 %sext_ln232_11"   --->   Operation 171 'add' 'add_ln886_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln886_12 = add i11 %add_ln886_11, i11 %sext_ln232_9"   --->   Operation 172 'add' 'add_ln886_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.08>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln886_2 = sext i5 %A_load_3"   --->   Operation 173 'sext' 'sext_ln886_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln886_7 = sext i5 %A_load_7"   --->   Operation 174 'sext' 'sext_ln886_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/2] (0.66ns)   --->   "%A_load_14 = load i5 %A_addr_15"   --->   Operation 175 'load' 'A_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_10 : Operation 176 [1/2] (0.66ns)   --->   "%A_load_15 = load i5 %A_addr_16"   --->   Operation 176 'load' 'A_load_15' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln886_17 = sext i5 %A_load_15"   --->   Operation 177 'sext' 'sext_ln886_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i5 %A, i64 0, i64 18"   --->   Operation 178 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [2/2] (0.66ns)   --->   "%A_load_16 = load i5 %A_addr_17"   --->   Operation 179 'load' 'A_load_16' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_10 : Operation 180 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln886_12 = add i11 %add_ln886_11, i11 %sext_ln232_9"   --->   Operation 180 'add' 'add_ln886_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [1/1] (0.70ns)   --->   "%add_ln886_18 = add i6 %sext_ln886_7, i6 %sext_ln886_17"   --->   Operation 181 'add' 'add_ln886_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln886_31 = sext i6 %add_ln886_18"   --->   Operation 182 'sext' 'sext_ln886_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln886_19 = add i7 %sext_ln886_31, i7 %sext_ln886_2"   --->   Operation 183 'add' 'add_ln886_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.86>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln886_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_14, i4 0"   --->   Operation 184 'bitconcatenate' 'shl_ln886_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln232_12 = sext i9 %shl_ln886_15"   --->   Operation 185 'sext' 'sext_ln232_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln886_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_15, i4 0"   --->   Operation 186 'bitconcatenate' 'shl_ln886_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln232_13 = sext i9 %shl_ln886_16"   --->   Operation 187 'sext' 'sext_ln232_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/2] (0.66ns)   --->   "%A_load_16 = load i5 %A_addr_17"   --->   Operation 188 'load' 'A_load_16' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln886_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_16, i4 0"   --->   Operation 189 'bitconcatenate' 'shl_ln886_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln886_18 = sext i9 %shl_ln886_17"   --->   Operation 190 'sext' 'sext_ln886_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln886_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_16, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln886_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln232_14 = sext i6 %shl_ln886_18"   --->   Operation 192 'sext' 'sext_ln232_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln886_27 = sext i11 %add_ln886_12"   --->   Operation 193 'sext' 'sext_ln886_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.71ns)   --->   "%add_ln886_13 = add i10 %sext_ln232_13, i10 %sext_ln232_14"   --->   Operation 194 'add' 'add_ln886_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln886_28 = sext i10 %add_ln886_13"   --->   Operation 195 'sext' 'sext_ln886_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.72ns)   --->   "%add_ln886_14 = add i11 %sext_ln886_28, i11 %sext_ln232_12"   --->   Operation 196 'add' 'add_ln886_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln886_29 = sext i11 %add_ln886_14"   --->   Operation 197 'sext' 'sext_ln886_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_15 = add i12 %sext_ln886_29, i12 %sext_ln886_27"   --->   Operation 198 'add' 'add_ln886_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln886_30 = sext i10 %add_ln886_16"   --->   Operation 199 'sext' 'sext_ln886_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_17 = add i11 %sext_ln886_30, i11 %sext_ln886_18"   --->   Operation 200 'add' 'add_ln886_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln886_32 = sext i7 %add_ln886_19"   --->   Operation 201 'sext' 'sext_ln886_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln886_20 = add i11 %sext_ln886_32, i11 %add_ln886_17"   --->   Operation 202 'add' 'add_ln886_20' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln886_33 = sext i11 %add_ln886_20"   --->   Operation 203 'sext' 'sext_ln886_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln886_21 = add i12 %sext_ln886_33, i12 %add_ln886_15"   --->   Operation 204 'add' 'add_ln886_21' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln886_22 = sext i11 %add_ln886_4"   --->   Operation 205 'sext' 'sext_ln886_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln886_26 = sext i11 %add_ln886_9"   --->   Operation 206 'sext' 'sext_ln886_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_10 = add i12 %sext_ln886_26, i12 %sext_ln886_22"   --->   Operation 207 'add' 'add_ln886_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 208 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%acc_V_1 = add i12 %add_ln886_21, i12 %add_ln886_10"   --->   Operation 208 'add' 'acc_V_1' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %acc_V_1"   --->   Operation 209 'sext' 'sext_ln1559' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 210 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V_1, i32 11"   --->   Operation 211 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.53>
ST_13 : Operation 212 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 212 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.53>
ST_14 : Operation 213 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 213 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.83>
ST_15 : Operation 214 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 214 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 215 'trunc' 'trunc_ln1559' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.83ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 216 'sub' 'sub_ln1559' <Predicate = (tmp)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 217 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 218 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp, i6 %tmp_1, i6 %tmp_2"   --->   Operation 219 'select' 'select_ln1559' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 220 'sub' 'sub_ln1559_1' <Predicate = (tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.29ns)   --->   "%select_ln1559_1 = select i1 %tmp, i6 %sub_ln1559_1, i6 %tmp_2"   --->   Operation 221 'select' 'select_ln1559_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.66>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i6 %B, i64 0, i64 0" [loop_perfect.cpp:29]   --->   Operation 222 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr" [loop_perfect.cpp:29]   --->   Operation 223 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i6 %B, i64 0, i64 2" [loop_perfect.cpp:29]   --->   Operation 224 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_2" [loop_perfect.cpp:29]   --->   Operation 225 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 17 <SV = 16> <Delay = 0.66>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i6 %B, i64 0, i64 4" [loop_perfect.cpp:29]   --->   Operation 226 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_4" [loop_perfect.cpp:29]   --->   Operation 227 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i6 %B, i64 0, i64 6" [loop_perfect.cpp:29]   --->   Operation 228 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_6" [loop_perfect.cpp:29]   --->   Operation 229 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 18 <SV = 17> <Delay = 0.66>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i6 %B, i64 0, i64 8" [loop_perfect.cpp:29]   --->   Operation 230 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_8" [loop_perfect.cpp:29]   --->   Operation 231 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i6 %B, i64 0, i64 10" [loop_perfect.cpp:29]   --->   Operation 232 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_10" [loop_perfect.cpp:29]   --->   Operation 233 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 19 <SV = 18> <Delay = 0.66>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i6 %B, i64 0, i64 12" [loop_perfect.cpp:29]   --->   Operation 234 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_12" [loop_perfect.cpp:29]   --->   Operation 235 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i6 %B, i64 0, i64 14" [loop_perfect.cpp:29]   --->   Operation 236 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_14" [loop_perfect.cpp:29]   --->   Operation 237 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

State 20 <SV = 19> <Delay = 0.66>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Perfect/proj_loop_perfect/solution2/directives.tcl:8]   --->   Operation 238 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 239 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i6 %B, i64 0, i64 16" [loop_perfect.cpp:29]   --->   Operation 244 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_16" [loop_perfect.cpp:29]   --->   Operation 245 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr i6 %B, i64 0, i64 18" [loop_perfect.cpp:29]   --->   Operation 246 'getelementptr' 'B_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_18" [loop_perfect.cpp:29]   --->   Operation 247 'store' 'store_ln29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_perfect.cpp:35]   --->   Operation 248 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_10') [62]  (0 ns)
	'load' operation ('A_load_9') on array 'A' [63]  (0.667 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	'load' operation ('A_load_17') on array 'A' [109]  (0.667 ns)
	'mul' operation of DSP[138] ('mul_ln886_2') [111]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[138] ('mul_ln886_2') [111]  (0.996 ns)

 <State 4>: 0.667ns
The critical path consists of the following:
	'load' operation ('A_load') on array 'A' [13]  (0.667 ns)

 <State 5>: 1.52ns
The critical path consists of the following:
	'sub' operation ('sub_ln886') [21]  (0.706 ns)
	'add' operation ('add_ln886') [112]  (0 ns)
	'add' operation ('add_ln886_1') [113]  (0.818 ns)

 <State 6>: 2.89ns
The critical path consists of the following:
	'load' operation ('A_load_4') on array 'A' [33]  (0.667 ns)
	'sub' operation ('sub_ln886_1') [38]  (0.705 ns)
	'add' operation ('add_ln886_2') [115]  (0 ns)
	'add' operation ('add_ln886_3') [116]  (0.797 ns)
	'add' operation ('add_ln886_4') [118]  (0.725 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[124] ('mul_ln886') [65]  (0.996 ns)

 <State 8>: 2.03ns
The critical path consists of the following:
	'load' operation ('A_load_10') on array 'A' [67]  (0.667 ns)
	'sub' operation ('sub_ln886_3') [72]  (0.715 ns)
	'add' operation of DSP[124] ('add_ln886_7') [124]  (0.645 ns)

 <State 9>: 2.75ns
The critical path consists of the following:
	'load' operation ('A_load_12') on array 'A' [79]  (0.667 ns)
	'sub' operation ('sub_ln886_4') [84]  (0.715 ns)
	'add' operation ('add_ln886_11') [130]  (0.725 ns)
	'add' operation of DSP[131] ('add_ln886_12') [131]  (0.645 ns)

 <State 10>: 2.08ns
The critical path consists of the following:
	'load' operation ('A_load_15') on array 'A' [98]  (0.667 ns)
	'add' operation ('add_ln886_18') [141]  (0.707 ns)
	'add' operation ('add_ln886_19') [143]  (0.706 ns)

 <State 11>: 2.86ns
The critical path consists of the following:
	'load' operation ('A_load_16') on array 'A' [103]  (0.667 ns)
	'add' operation ('add_ln886_13') [133]  (0.715 ns)
	'add' operation ('add_ln886_14') [135]  (0.725 ns)
	'add' operation ('add_ln886_15') [137]  (0 ns)
	'add' operation ('add_ln886_21') [147]  (0.756 ns)

 <State 12>: 1.29ns
The critical path consists of the following:
	'add' operation ('add_ln886_10') [129]  (0 ns)
	'add' operation ('acc.V') [148]  (0.756 ns)
	'mul' operation of DSP[150] ('mul_ln1559') [150]  (0.535 ns)

 <State 13>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('mul_ln1559') [150]  (0.535 ns)

 <State 14>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('mul_ln1559') [150]  (0.535 ns)

 <State 15>: 1.84ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('mul_ln1559') [150]  (0 ns)
	'sub' operation ('sub_ln1559') [152]  (0.838 ns)
	'select' operation ('select_ln1559') [156]  (0 ns)
	'sub' operation ('sub_ln1559_1') [157]  (0.706 ns)
	'select' operation ('select_ln1559_1') [158]  (0.293 ns)

 <State 16>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr', loop_perfect.cpp:29) [159]  (0 ns)
	'store' operation ('store_ln29', loop_perfect.cpp:29) of variable 'select_ln1559_1' on array 'B' [160]  (0.667 ns)

 <State 17>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_4', loop_perfect.cpp:29) [167]  (0 ns)
	'store' operation ('store_ln29', loop_perfect.cpp:29) of variable 'select_ln1559_1' on array 'B' [168]  (0.667 ns)

 <State 18>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_8', loop_perfect.cpp:29) [175]  (0 ns)
	'store' operation ('store_ln29', loop_perfect.cpp:29) of variable 'select_ln1559_1' on array 'B' [176]  (0.667 ns)

 <State 19>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_12', loop_perfect.cpp:29) [183]  (0 ns)
	'store' operation ('store_ln29', loop_perfect.cpp:29) of variable 'select_ln1559_1' on array 'B' [184]  (0.667 ns)

 <State 20>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_16', loop_perfect.cpp:29) [191]  (0 ns)
	'store' operation ('store_ln29', loop_perfect.cpp:29) of variable 'select_ln1559_1' on array 'B' [192]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
