{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554704768864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554704768874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 01:26:08 2019 " "Processing started: Mon Apr 08 01:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554704768874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704768874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accelerometer -c Accelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accelerometer -c Accelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704768874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554704769312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554704769312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/schillingdl/documents/classes/freshman year/ce 1911/lab9/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/schillingdl/documents/classes/freshman year/ce 1911/lab9/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-BEHAV " "Found design unit 1: CONTROLLER-BEHAV" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704780962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/schillingdl/documents/classes/freshman year/ce 1911/lab4/engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/schillingdl/documents/classes/freshman year/ce 1911/lab4/engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 engine-BEHAVIORAL " "Found design unit 1: engine-BEHAVIORAL" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab4/engine.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab4/engine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""} { "Info" "ISGN_ENTITY_NAME" "1 engine " "Found entity 1: engine" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab4/engine.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab4/engine.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704780962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/schillingdl/documents/github/de10-ce2820-soc/verilog/servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/schillingdl/documents/github/de10-ce2820-soc/verilog/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-BEHAV " "Found design unit 1: Servo-BEHAV" {  } { { "../verilog/Servo.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/Servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Found entity 1: Servo" {  } { { "../verilog/Servo.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/Servo.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704780962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelerometercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccelerometerControl-BEHAV " "Found design unit 1: AccelerometerControl-BEHAV" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccelerometerControl " "Found entity 1: AccelerometerControl" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704780962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704780962 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Accelerometer " "Top-level design entity \"Accelerometer\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1554704781022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554704781172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 08 01:26:21 2019 " "Processing ended: Mon Apr 08 01:26:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554704781172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554704781172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554704781172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704781172 ""}
