Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 12 16:51:22 2024
| Host         : DESKTOP-494Q00J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: sdr/MOD_STATE_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sdr/MOD_STATE_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sdr/MOD_STATE_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sdr/MOD_STATE_reg[3]/Q (HIGH)

 There are 3205 register/latch pins with no clock driven by root clock pin: sdr/clk_div_u1/clkout_reg/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: sdr/digit_baseband_sclk_r2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9500 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.343       -3.617                     16                18314        0.048        0.000                      0                18250        1.646        0.000                       0                  8320  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
gclk                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                                                        {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_1                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.141        0.000                      0                  933        0.093        0.000                      0                  933       15.370        0.000                       0                   487  
gclk                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                             -0.343       -3.617                     16                 4732        0.056        0.000                      0                 4732        1.646        0.000                       0                  3060  
  clk_out3_clk_wiz_1                                                                              3.911        0.000                      0                10682        0.048        0.000                      0                10634        8.870        0.000                       0                  4769  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                          8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.850        0.000                      0                    8                                                                        
clk_out3_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                                1.249        0.000                      0                  451        0.162        0.000                      0                  451  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_clk_wiz_1                                                                               31.995        0.000                      0                    8                                                                        
clk_out1_clk_wiz_1                                                                          clk_out3_clk_wiz_1                                                                                1.146        0.000                      0                   16        0.267        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out3_clk_wiz_1                                                                          clk_out3_clk_wiz_1                                                                               11.948        0.000                      0                 1384        0.347        0.000                      0                 1384  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.676        0.000                      0                  100        0.327        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 1.354ns (23.312%)  route 4.454ns (76.689%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 35.859 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.831     8.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y11         LUT3 (Prop_lut3_I1_O)        0.105     9.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.411    35.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.306    36.165    
                         clock uncertainty           -0.035    36.130    
    SLICE_X23Y11         FDRE (Setup_fdre_C_D)        0.030    36.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.160    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 27.141    

Slack (MET) :             27.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.354ns (23.824%)  route 4.329ns (76.176%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 35.858 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.706     8.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.105     8.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.410    35.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.323    36.181    
                         clock uncertainty           -0.035    36.146    
    SLICE_X24Y11         FDRE (Setup_fdre_C_D)        0.033    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.179    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 27.285    

Slack (MET) :             27.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.354ns (24.734%)  route 4.120ns (75.266%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 35.859 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.497     8.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y11         LUT3 (Prop_lut3_I1_O)        0.105     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X23Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.411    35.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.306    36.165    
                         clock uncertainty           -0.035    36.130    
    SLICE_X23Y11         FDRE (Setup_fdre_C_D)        0.032    36.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.162    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 27.477    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.354ns (24.706%)  route 4.126ns (75.294%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.503     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I0_O)        0.105     8.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X25Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.326    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X25Y9          FDRE (Setup_fdre_C_D)        0.030    36.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.181    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.354ns (25.300%)  route 3.998ns (74.700%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 35.858 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.374     8.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.105     8.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.410    35.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.323    36.181    
                         clock uncertainty           -0.035    36.146    
    SLICE_X24Y11         FDRE (Setup_fdre_C_D)        0.032    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 27.616    

Slack (MET) :             27.621ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.354ns (25.335%)  route 3.990ns (74.665%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 35.858 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.367     8.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.105     8.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.410    35.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.323    36.181    
                         clock uncertainty           -0.035    36.146    
    SLICE_X24Y11         FDRE (Setup_fdre_C_D)        0.030    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 27.621    

Slack (MET) :             27.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.354ns (25.453%)  route 3.966ns (74.547%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.342     8.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I2_O)        0.105     8.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X25Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.326    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X25Y9          FDRE (Setup_fdre_C_D)        0.032    36.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.183    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                 27.653    

Slack (MET) :             27.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.354ns (25.887%)  route 3.876ns (74.113%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 35.858 - 33.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.529     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.379     3.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     5.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.105     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.605     6.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.105     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.214     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.105     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.253     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.105     8.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.410    35.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.323    36.181    
                         clock uncertainty           -0.035    36.146    
    SLICE_X24Y11         FDRE (Setup_fdre_C_D)        0.032    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 27.737    

Slack (MET) :             27.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.799ns (16.936%)  route 3.919ns (83.064%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.889     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.540     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     6.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.894     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.105     7.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.661     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X17Y16         FDRE (Setup_fdre_C_R)       -0.352    35.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 27.850    

Slack (MET) :             27.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.799ns (16.936%)  route 3.919ns (83.064%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.889     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.540     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     6.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.894     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I4_O)        0.105     7.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.661     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X17Y16         FDRE (Setup_fdre_C_R)       -0.352    35.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 27.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.128     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X12Y27         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y27         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.382     1.423    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.128     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X12Y27         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y27         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.382     1.423    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X13Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.395     1.410    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.637     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X18Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.061     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X18Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.913     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X18Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.399     1.418    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.078     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.628     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.067     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.397     1.409    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.078     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.628     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.067     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.397     1.409    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.076     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.067     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X17Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.903     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                         clock pessimism             -0.397     1.410    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.076     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.628     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.067     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.901     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.396     1.409    
    SLICE_X17Y22         FDRE (Hold_fdre_C_D)         0.075     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.628     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.067     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.397     1.409    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.075     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.067     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X17Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.903     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.397     1.410    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.075     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           16  Failing Endpoints,  Worst Slack       -0.343ns,  Total Violation       -3.617ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 1.041ns (51.388%)  route 0.985ns (48.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.672     5.972    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 1.041ns (51.388%)  route 0.985ns (48.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.672     5.972    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 1.041ns (51.388%)  route 0.985ns (48.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.672     5.972    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 1.041ns (52.072%)  route 0.958ns (47.928%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.646     5.945    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.041ns (52.780%)  route 0.931ns (47.220%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.619     5.918    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.041ns (53.140%)  route 0.918ns (46.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.605     5.905    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.991ns (51.343%)  route 0.939ns (48.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.558     5.249 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[2]
                         net (fo=1, routed)           0.627     5.876    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[14]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.280     5.633    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.633    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 1.041ns (54.940%)  route 0.854ns (45.060%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.541     5.841    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 1.041ns (54.940%)  route 0.854ns (45.060%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.541     5.841    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 sdr/top_am_u0/psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 1.041ns (54.940%)  route 0.854ns (45.060%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.921     1.800    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.105     1.905 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.592     2.497    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.578 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.368     3.946    sdr/top_am_u0/CLK
    SLICE_X60Y65         FDRE                                         r  sdr/top_am_u0/psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.433     4.379 r  sdr/top_am_u0/psdsp_3/Q
                         net (fo=1, routed)           0.313     4.691    sdr/top_am_u0/baseband_scaled[28]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.299 r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1_i_1/O[3]
                         net (fo=15, routed)          0.541     5.841    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.335     7.870    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y27          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              1.110     8.980    
                         clock uncertainty           -0.067     8.913    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.284     5.629    sdr/top_am_u0/AM_sfix16_mult_gen_0_u1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 -0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.792%)  route 0.154ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.785     0.611    sdr/clk_200MHz
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.044     0.655 r  sdr/top_mult_u1_i_2/O
                         net (fo=1, routed)           0.199     0.854    sdr_n_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088     0.942 r  top_mult_u1_i_1/O
                         net (fo=303, routed)         0.580     1.521    sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X73Y75         FDRE                                         r  sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.154     1.816    sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB36_X2Y15         RAMB36E1                                     r  sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.106     0.638    sdr/clk_200MHz
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.055     0.693 r  sdr/top_mult_u1_i_2/O
                         net (fo=1, routed)           0.223     0.916    sdr_n_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     1.023 r  top_mult_u1_i_1/O
                         net (fo=303, routed)         0.891     1.914    sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X2Y15         RAMB36E1                                     r  sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.337     1.577    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.760    sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.792%)  route 0.154ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.812     0.639    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.684 r  sdr/top_dds_u4_i_2/O
                         net (fo=1, routed)           0.258     0.942    sdr_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.968 r  top_dds_u4_i_1/O
                         net (fo=302, routed)         0.562     1.530    sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X63Y65         FDRE                                         r  sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.154     1.825    sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB36_X1Y13         RAMB36E1                                     r  sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.133     0.666    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.722 r  sdr/top_dds_u4_i_2/O
                         net (fo=1, routed)           0.291     1.013    sdr_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.042 r  top_dds_u4_i_1/O
                         net (fo=302, routed)         0.866     1.908    sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y13         RAMB36E1                                     r  sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.329     1.579    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.762    sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.814%)  route 0.153ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.793     0.619    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.664 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.262     0.926    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.952 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.568     1.519    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X62Y56         FDRE                                         r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.153     1.836    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB36_X1Y11         RAMB36E1                                     r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.114     0.646    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.056     0.702 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.296     0.998    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.027 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.876     1.903    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y11         RAMB36E1                                     r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.330     1.573    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.756    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.568%)  route 0.154ns (48.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.749     0.575    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.620 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.261     0.881    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.907 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.573     1.479    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y55          FDRE                                         r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.154     1.797    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB36_X0Y11         RAMB36E1                                     r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.054     0.586    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.642 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.295     0.937    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.966 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.881     1.847    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y11         RAMB36E1                                     r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.314     1.533    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.716    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.651%)  route 0.154ns (48.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.811     0.637    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.043     0.680 r  sdr/top_dds_u3_i_2/O
                         net (fo=1, routed)           0.268     0.948    sdr_n_17
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     1.041 r  top_dds_u3_i_1/O
                         net (fo=269, routed)         0.556     1.597    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X62Y71         FDRE                                         r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[4]/Q
                         net (fo=1, routed)           0.154     1.914    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[4]
    RAMB36_X1Y14         RAMB36E1                                     r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.132     0.664    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.054     0.718 r  sdr/top_dds_u3_i_2/O
                         net (fo=1, routed)           0.302     1.020    sdr_n_17
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     1.133 r  top_dds_u3_i_1/O
                         net (fo=269, routed)         0.863     1.997    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y14         RAMB36E1                                     r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.347     1.650    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.833    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.981%)  route 0.266ns (56.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.811     0.637    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.043     0.680 r  sdr/top_dds_u3_i_2/O
                         net (fo=1, routed)           0.268     0.948    sdr_n_17
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     1.041 r  top_dds_u3_i_1/O
                         net (fo=269, routed)         0.551     1.592    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/aclk
    SLICE_X56Y73         FDRE                                         r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     1.756 r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=4, routed)           0.266     2.022    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/first_q[4]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.067 r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.067    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/D[6]
    SLICE_X50Y76         FDRE                                         r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.132     0.664    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.054     0.718 r  sdr/top_dds_u3_i_2/O
                         net (fo=1, routed)           0.302     1.020    sdr_n_17
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     1.133 r  top_dds_u3_i_1/O
                         net (fo=269, routed)         0.818     1.951    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/aclk
    SLICE_X50Y76         FDRE                                         r  sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.097     1.854    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121     1.975    sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.863%)  route 0.173ns (55.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.536ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.646     0.472    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/aclk
    SLICE_X79Y18         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y18         FDRE (Prop_fdre_C_Q)         0.141     0.613 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[1]/Q
                         net (fo=1, routed)           0.173     0.787    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/OPMODE[0]
    DSP48_X2Y6           DSP48E1                                      r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.003     0.536    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X2Y6           DSP48E1                                      r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism              0.035     0.570    
    DSP48_X2Y6           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113     0.683    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.788%)  route 0.205ns (59.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.749     0.575    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.620 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.261     0.881    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.907 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.573     1.479    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y55          FDRE                                         r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[9]/Q
                         net (fo=1, routed)           0.205     1.825    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[9]
    RAMB36_X0Y11         RAMB36E1                                     r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.054     0.586    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.642 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.295     0.937    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.966 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.882     1.848    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y11         RAMB36E1                                     r  sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.314     1.534    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.717    sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.553%)  route 0.207ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.793     0.619    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.664 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.262     0.926    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.952 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.568     1.519    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X63Y55         FDRE                                         r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[6]/Q
                         net (fo=1, routed)           0.207     1.867    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[6]
    RAMB36_X1Y11         RAMB36E1                                     r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.114     0.646    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.056     0.702 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.296     0.998    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.027 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.877     1.904    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y11         RAMB36E1                                     r  sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.330     1.574    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.757    sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.054%)  route 0.102ns (41.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.811     0.637    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  sdr/top_dds_u0_i_2/O
                         net (fo=1, routed)           0.266     0.948    sdr_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.974 r  top_dds_u0_i_1/O
                         net (fo=215, routed)         0.556     1.529    sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X40Y72         FDRE                                         r  sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.102     1.772    sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X38Y72         SRL16E                                       r  sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.132     0.664    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.720 r  sdr/top_dds_u0_i_2/O
                         net (fo=1, routed)           0.300     1.020    sdr_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.049 r  top_dds_u0_i_1/O
                         net (fo=215, routed)         0.825     1.873    sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X38Y72         SRL16E                                       r  sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.331     1.542    
    SLICE_X38Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.659    sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y11     sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y11     sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y11     sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y11     sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y14     sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y14     sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y15     sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y15     sdr/top_dds_u1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y14     sdr/top_dds_u2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y14     sdr/top_dds_u2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y59     sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y59     sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y76     sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y59     sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y59     sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y76     sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_mem_we/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X38Y72     sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X38Y72     sdr/top_dds_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X50Y78     sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X50Y78     sdr/top_dds_u3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X54Y67     sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X50Y72     sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X50Y72     sdr/top_dds_u4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X78Y18     sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_mem_we/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X78Y18     sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_mem_we/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X10Y76     sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X78Y18     sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X78Y18     sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X50Y86     sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X50Y86     sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_nd_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s7_arg_BPSK_fc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 3.247ns (20.663%)  route 12.467ns (79.337%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           1.078     5.810    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.915 r  core_0/id_ex_0/nzcv_spsr[3]_i_33/O
                         net (fo=2, routed)           1.026     6.941    core_0/id_ex_0/nzcv_spsr[3]_i_33_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I1_O)        0.119     7.060 r  core_0/id_ex_0/nzcv_spsr[3]_i_21/O
                         net (fo=2, routed)           0.357     7.416    core_0/id_ex_0/nzcv_spsr[3]_i_21_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.267     7.683 r  core_0/id_ex_0/nzcv_spsr[0]_i_9/O
                         net (fo=1, routed)           0.464     8.147    core_0/id_ex_0/ex_stage_0/shift_result[31]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.126     8.273 r  core_0/id_ex_0/nzcv_spsr[0]_i_7/O
                         net (fo=2, routed)           0.583     8.856    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_op2[31]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.267     9.123 r  core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17/O
                         net (fo=1, routed)           0.000     9.123    core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.329 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[3]
                         net (fo=2, routed)           0.658     9.987    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_result[31]
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.257    10.244 r  core_0/id_ex_0/nzcv_spsr[3]_i_3/O
                         net (fo=6, routed)           0.759    11.003    core_0/id_ex_0/xpsr_reg_msr[31]
    SLICE_X52Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.108 r  core_0/id_ex_0/genblk2[14].reg_stack[14][31]_i_5/O
                         net (fo=21, routed)          0.906    12.013    core_0/id_ex_0/rd_reg_ex[24]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.105    12.118 r  core_0/id_ex_0/pc[31]_i_8/O
                         net (fo=5, routed)           0.667    12.785    core_0/registers_0/pc_next[31]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.890 r  core_0/registers_0/xbip_multadd_0_i_168/O
                         net (fo=1, routed)           0.000    12.890    core_0/registers_0/xbip_multadd_0_i_168_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.178    13.068 r  core_0/registers_0/xbip_multadd_0_i_98/O
                         net (fo=1, routed)           0.348    13.417    core_0/registers_0/xbip_multadd_0_i_98_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252    13.669 r  core_0/registers_0/xbip_multadd_0_i_65/O
                         net (fo=3, routed)           1.121    14.790    core_0/id_ex_0/re_reg_forwarded[25]
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.119    14.909 r  core_0/id_ex_0/o_wb_op[31]_i_1/O
                         net (fo=2, routed)           0.136    15.045    core_0/id_ex_0/ram_wdata[23]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.267    15.312 r  core_0/id_ex_0/bram_0_i_2/O
                         net (fo=13, routed)          1.800    17.113    bus_0/D[31]
    SLICE_X63Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_fc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.249    20.390    bus_0/clk_out3
    SLICE_X63Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_fc_reg[31]/C
                         clock pessimism              0.744    21.134    
                         clock uncertainty           -0.084    21.051    
    SLICE_X63Y75         FDCE (Setup_fdce_C_D)       -0.027    21.024    bus_0/o_s7_arg_BPSK_fc_reg[31]
  -------------------------------------------------------------------
                         required time                         21.024    
                         arrival time                         -17.113    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s7_arg_BPSK_range_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.642ns  (logic 3.247ns (20.759%)  route 12.395ns (79.241%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           1.078     5.810    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.915 r  core_0/id_ex_0/nzcv_spsr[3]_i_33/O
                         net (fo=2, routed)           1.026     6.941    core_0/id_ex_0/nzcv_spsr[3]_i_33_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I1_O)        0.119     7.060 r  core_0/id_ex_0/nzcv_spsr[3]_i_21/O
                         net (fo=2, routed)           0.357     7.416    core_0/id_ex_0/nzcv_spsr[3]_i_21_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.267     7.683 r  core_0/id_ex_0/nzcv_spsr[0]_i_9/O
                         net (fo=1, routed)           0.464     8.147    core_0/id_ex_0/ex_stage_0/shift_result[31]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.126     8.273 r  core_0/id_ex_0/nzcv_spsr[0]_i_7/O
                         net (fo=2, routed)           0.583     8.856    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_op2[31]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.267     9.123 r  core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17/O
                         net (fo=1, routed)           0.000     9.123    core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.329 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[3]
                         net (fo=2, routed)           0.658     9.987    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_result[31]
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.257    10.244 r  core_0/id_ex_0/nzcv_spsr[3]_i_3/O
                         net (fo=6, routed)           0.759    11.003    core_0/id_ex_0/xpsr_reg_msr[31]
    SLICE_X52Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.108 r  core_0/id_ex_0/genblk2[14].reg_stack[14][31]_i_5/O
                         net (fo=21, routed)          0.906    12.013    core_0/id_ex_0/rd_reg_ex[24]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.105    12.118 r  core_0/id_ex_0/pc[31]_i_8/O
                         net (fo=5, routed)           0.667    12.785    core_0/registers_0/pc_next[31]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.890 r  core_0/registers_0/xbip_multadd_0_i_168/O
                         net (fo=1, routed)           0.000    12.890    core_0/registers_0/xbip_multadd_0_i_168_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.178    13.068 r  core_0/registers_0/xbip_multadd_0_i_98/O
                         net (fo=1, routed)           0.348    13.417    core_0/registers_0/xbip_multadd_0_i_98_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252    13.669 r  core_0/registers_0/xbip_multadd_0_i_65/O
                         net (fo=3, routed)           1.121    14.790    core_0/id_ex_0/re_reg_forwarded[25]
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.119    14.909 r  core_0/id_ex_0/o_wb_op[31]_i_1/O
                         net (fo=2, routed)           0.136    15.045    core_0/id_ex_0/ram_wdata[23]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.267    15.312 r  core_0/id_ex_0/bram_0_i_2/O
                         net (fo=13, routed)          1.728    17.040    bus_0/D[31]
    SLICE_X62Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_range_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.249    20.390    bus_0/clk_out3
    SLICE_X62Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_range_reg[31]/C
                         clock pessimism              0.744    21.134    
                         clock uncertainty           -0.084    21.051    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)       -0.002    21.049    bus_0/o_s7_arg_BPSK_range_reg[31]
  -------------------------------------------------------------------
                         required time                         21.049    
                         arrival time                         -17.040    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s6_arg_BFSK_fc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 3.247ns (20.958%)  route 12.246ns (79.042%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.387ns = ( 20.387 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           1.078     5.810    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.915 r  core_0/id_ex_0/nzcv_spsr[3]_i_33/O
                         net (fo=2, routed)           1.026     6.941    core_0/id_ex_0/nzcv_spsr[3]_i_33_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I1_O)        0.119     7.060 r  core_0/id_ex_0/nzcv_spsr[3]_i_21/O
                         net (fo=2, routed)           0.357     7.416    core_0/id_ex_0/nzcv_spsr[3]_i_21_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.267     7.683 r  core_0/id_ex_0/nzcv_spsr[0]_i_9/O
                         net (fo=1, routed)           0.464     8.147    core_0/id_ex_0/ex_stage_0/shift_result[31]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.126     8.273 r  core_0/id_ex_0/nzcv_spsr[0]_i_7/O
                         net (fo=2, routed)           0.583     8.856    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_op2[31]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.267     9.123 r  core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17/O
                         net (fo=1, routed)           0.000     9.123    core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.329 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[3]
                         net (fo=2, routed)           0.658     9.987    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_result[31]
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.257    10.244 r  core_0/id_ex_0/nzcv_spsr[3]_i_3/O
                         net (fo=6, routed)           0.759    11.003    core_0/id_ex_0/xpsr_reg_msr[31]
    SLICE_X52Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.108 r  core_0/id_ex_0/genblk2[14].reg_stack[14][31]_i_5/O
                         net (fo=21, routed)          0.906    12.013    core_0/id_ex_0/rd_reg_ex[24]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.105    12.118 r  core_0/id_ex_0/pc[31]_i_8/O
                         net (fo=5, routed)           0.667    12.785    core_0/registers_0/pc_next[31]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.890 r  core_0/registers_0/xbip_multadd_0_i_168/O
                         net (fo=1, routed)           0.000    12.890    core_0/registers_0/xbip_multadd_0_i_168_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.178    13.068 r  core_0/registers_0/xbip_multadd_0_i_98/O
                         net (fo=1, routed)           0.348    13.417    core_0/registers_0/xbip_multadd_0_i_98_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252    13.669 r  core_0/registers_0/xbip_multadd_0_i_65/O
                         net (fo=3, routed)           1.121    14.790    core_0/id_ex_0/re_reg_forwarded[25]
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.119    14.909 r  core_0/id_ex_0/o_wb_op[31]_i_1/O
                         net (fo=2, routed)           0.136    15.045    core_0/id_ex_0/ram_wdata[23]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.267    15.312 r  core_0/id_ex_0/bram_0_i_2/O
                         net (fo=13, routed)          1.579    16.891    bus_0/D[31]
    SLICE_X61Y75         FDCE                                         r  bus_0/o_s6_arg_BFSK_fc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.246    20.387    bus_0/clk_out3
    SLICE_X61Y75         FDCE                                         r  bus_0/o_s6_arg_BFSK_fc_reg[31]/C
                         clock pessimism              0.744    21.131    
                         clock uncertainty           -0.084    21.048    
    SLICE_X61Y75         FDCE (Setup_fdce_C_D)       -0.042    21.006    bus_0/o_s6_arg_BFSK_fc_reg[31]
  -------------------------------------------------------------------
                         required time                         21.006    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s6_arg_BFSK_range_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 3.247ns (21.000%)  route 12.215ns (79.000%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.387ns = ( 20.387 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           1.078     5.810    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.915 r  core_0/id_ex_0/nzcv_spsr[3]_i_33/O
                         net (fo=2, routed)           1.026     6.941    core_0/id_ex_0/nzcv_spsr[3]_i_33_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I1_O)        0.119     7.060 r  core_0/id_ex_0/nzcv_spsr[3]_i_21/O
                         net (fo=2, routed)           0.357     7.416    core_0/id_ex_0/nzcv_spsr[3]_i_21_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.267     7.683 r  core_0/id_ex_0/nzcv_spsr[0]_i_9/O
                         net (fo=1, routed)           0.464     8.147    core_0/id_ex_0/ex_stage_0/shift_result[31]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.126     8.273 r  core_0/id_ex_0/nzcv_spsr[0]_i_7/O
                         net (fo=2, routed)           0.583     8.856    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_op2[31]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.267     9.123 r  core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17/O
                         net (fo=1, routed)           0.000     9.123    core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.329 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[3]
                         net (fo=2, routed)           0.658     9.987    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_result[31]
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.257    10.244 r  core_0/id_ex_0/nzcv_spsr[3]_i_3/O
                         net (fo=6, routed)           0.759    11.003    core_0/id_ex_0/xpsr_reg_msr[31]
    SLICE_X52Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.108 r  core_0/id_ex_0/genblk2[14].reg_stack[14][31]_i_5/O
                         net (fo=21, routed)          0.906    12.013    core_0/id_ex_0/rd_reg_ex[24]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.105    12.118 r  core_0/id_ex_0/pc[31]_i_8/O
                         net (fo=5, routed)           0.667    12.785    core_0/registers_0/pc_next[31]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.890 r  core_0/registers_0/xbip_multadd_0_i_168/O
                         net (fo=1, routed)           0.000    12.890    core_0/registers_0/xbip_multadd_0_i_168_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.178    13.068 r  core_0/registers_0/xbip_multadd_0_i_98/O
                         net (fo=1, routed)           0.348    13.417    core_0/registers_0/xbip_multadd_0_i_98_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252    13.669 r  core_0/registers_0/xbip_multadd_0_i_65/O
                         net (fo=3, routed)           1.121    14.790    core_0/id_ex_0/re_reg_forwarded[25]
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.119    14.909 r  core_0/id_ex_0/o_wb_op[31]_i_1/O
                         net (fo=2, routed)           0.136    15.045    core_0/id_ex_0/ram_wdata[23]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.267    15.312 r  core_0/id_ex_0/bram_0_i_2/O
                         net (fo=13, routed)          1.548    16.860    bus_0/D[31]
    SLICE_X58Y75         FDCE                                         r  bus_0/o_s6_arg_BFSK_range_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.246    20.387    bus_0/clk_out3
    SLICE_X58Y75         FDCE                                         r  bus_0/o_s6_arg_BFSK_range_reg[31]/C
                         clock pessimism              0.744    21.131    
                         clock uncertainty           -0.084    21.048    
    SLICE_X58Y75         FDCE (Setup_fdce_C_D)       -0.002    21.046    bus_0/o_s6_arg_BFSK_range_reg[31]
  -------------------------------------------------------------------
                         required time                         21.046    
                         arrival time                         -16.860    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s7_arg_BPSK_fc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 3.362ns (21.820%)  route 12.046ns (78.180%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           0.748     5.480    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.585 r  core_0/id_ex_0/irq_mask_spsr_i_26/O
                         net (fo=4, routed)           0.833     6.419    core_0/id_ex_0/irq_mask_spsr_i_26_n_0
    SLICE_X67Y44         LUT5 (Prop_lut5_I0_O)        0.126     6.545 r  core_0/id_ex_0/ram_addr_prev[23]_i_19/O
                         net (fo=1, routed)           0.509     7.053    core_0/id_ex_0/ram_addr_prev[23]_i_19_n_0
    SLICE_X67Y43         LUT6 (Prop_lut6_I5_O)        0.275     7.328 r  core_0/id_ex_0/ram_addr_prev[23]_i_6/O
                         net (fo=3, routed)           0.668     7.996    core_0/id_ex_0/ex_stage_0/shift_result[23]
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  core_0/id_ex_0/alu_0/adder32_0/ram_addr_prev[23]_i_11/O
                         net (fo=1, routed)           0.000     8.101    core_0/id_ex_0/alu_0/adder32_0/ram_addr_prev[23]_i_11_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.433 r  core_0/id_ex_0/ram_addr_prev_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.433    core_0/id_ex_0/ram_addr_prev_reg[23]_i_4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  core_0/id_ex_0/ram_addr_prev_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.531    core_0/id_ex_0/ram_addr_prev_reg[27]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.711 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[0]
                         net (fo=2, routed)           0.676     9.387    core_0/id_ex_0/nzcv_spsr_reg[3]_i_8_n_7
    SLICE_X64Y47         LUT6 (Prop_lut6_I2_O)        0.249     9.636 r  core_0/id_ex_0/nzcv_spsr[0]_i_3/O
                         net (fo=5, routed)           0.731    10.367    core_0/id_ex_0/xpsr_reg_msr[28]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.105    10.472 r  core_0/id_ex_0/genblk2[14].reg_stack[14][28]_i_4/O
                         net (fo=21, routed)          0.704    11.176    core_0/id_ex_0/rd_reg_ex[21]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.281 r  core_0/id_ex_0/pc[28]_i_2/O
                         net (fo=5, routed)           0.700    11.981    core_0/registers_0/pc_next[28]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.105    12.086 r  core_0/registers_0/xbip_multadd_0_i_180/O
                         net (fo=1, routed)           0.000    12.086    core_0/registers_0/xbip_multadd_0_i_180_n_0
    SLICE_X23Y44         MUXF7 (Prop_muxf7_I0_O)      0.178    12.264 r  core_0/registers_0/xbip_multadd_0_i_104/O
                         net (fo=1, routed)           0.348    12.612    core_0/registers_0/xbip_multadd_0_i_104_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.252    12.864 r  core_0/registers_0/xbip_multadd_0_i_68/O
                         net (fo=3, routed)           1.146    14.011    core_0/id_ex_0/re_reg_forwarded[22]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.110    14.121 r  core_0/id_ex_0/o_wb_op[28]_i_1/O
                         net (fo=2, routed)           0.378    14.499    core_0/id_ex_0/ram_wdata[20]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.268    14.767 r  core_0/id_ex_0/bram_0_i_5/O
                         net (fo=13, routed)          2.039    16.806    bus_0/D[28]
    SLICE_X63Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_fc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.249    20.390    bus_0/clk_out3
    SLICE_X63Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_fc_reg[28]/C
                         clock pessimism              0.744    21.134    
                         clock uncertainty           -0.084    21.051    
    SLICE_X63Y75         FDCE (Setup_fdce_C_D)       -0.032    21.019    bus_0/o_s7_arg_BPSK_fc_reg[28]
  -------------------------------------------------------------------
                         required time                         21.019    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s4_arg_PM_fc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 3.247ns (21.107%)  route 12.136ns (78.893%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.396ns = ( 20.396 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           1.078     5.810    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.915 r  core_0/id_ex_0/nzcv_spsr[3]_i_33/O
                         net (fo=2, routed)           1.026     6.941    core_0/id_ex_0/nzcv_spsr[3]_i_33_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I1_O)        0.119     7.060 r  core_0/id_ex_0/nzcv_spsr[3]_i_21/O
                         net (fo=2, routed)           0.357     7.416    core_0/id_ex_0/nzcv_spsr[3]_i_21_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.267     7.683 r  core_0/id_ex_0/nzcv_spsr[0]_i_9/O
                         net (fo=1, routed)           0.464     8.147    core_0/id_ex_0/ex_stage_0/shift_result[31]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.126     8.273 r  core_0/id_ex_0/nzcv_spsr[0]_i_7/O
                         net (fo=2, routed)           0.583     8.856    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_op2[31]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.267     9.123 r  core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17/O
                         net (fo=1, routed)           0.000     9.123    core_0/id_ex_0/alu_0/adder32_0/nzcv_spsr[3]_i_17_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.329 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[3]
                         net (fo=2, routed)           0.658     9.987    core_0/id_ex_0/ex_stage_0/alu_0/adc_unit_result[31]
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.257    10.244 r  core_0/id_ex_0/nzcv_spsr[3]_i_3/O
                         net (fo=6, routed)           0.759    11.003    core_0/id_ex_0/xpsr_reg_msr[31]
    SLICE_X52Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.108 r  core_0/id_ex_0/genblk2[14].reg_stack[14][31]_i_5/O
                         net (fo=21, routed)          0.906    12.013    core_0/id_ex_0/rd_reg_ex[24]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.105    12.118 r  core_0/id_ex_0/pc[31]_i_8/O
                         net (fo=5, routed)           0.667    12.785    core_0/registers_0/pc_next[31]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.890 r  core_0/registers_0/xbip_multadd_0_i_168/O
                         net (fo=1, routed)           0.000    12.890    core_0/registers_0/xbip_multadd_0_i_168_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.178    13.068 r  core_0/registers_0/xbip_multadd_0_i_98/O
                         net (fo=1, routed)           0.348    13.417    core_0/registers_0/xbip_multadd_0_i_98_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252    13.669 r  core_0/registers_0/xbip_multadd_0_i_65/O
                         net (fo=3, routed)           1.121    14.790    core_0/id_ex_0/re_reg_forwarded[25]
    SLICE_X48Y46         LUT5 (Prop_lut5_I0_O)        0.119    14.909 r  core_0/id_ex_0/o_wb_op[31]_i_1/O
                         net (fo=2, routed)           0.136    15.045    core_0/id_ex_0/ram_wdata[23]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.267    15.312 r  core_0/id_ex_0/bram_0_i_2/O
                         net (fo=13, routed)          1.469    16.782    bus_0/D[31]
    SLICE_X69Y71         FDCE                                         r  bus_0/o_s4_arg_PM_fc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.255    20.396    bus_0/clk_out3
    SLICE_X69Y71         FDCE                                         r  bus_0/o_s4_arg_PM_fc_reg[31]/C
                         clock pessimism              0.744    21.140    
                         clock uncertainty           -0.084    21.057    
    SLICE_X69Y71         FDCE (Setup_fdce_C_D)       -0.027    21.030    bus_0/o_s4_arg_PM_fc_reg[31]
  -------------------------------------------------------------------
                         required time                         21.030    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s6_arg_BFSK_range_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.331ns  (logic 3.352ns (21.864%)  route 11.979ns (78.136%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_op2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.379     1.774 r  core_0/id_ex_0/o_op2_reg[19]/Q
                         net (fo=12, routed)          1.813     3.587    core_0/id_ex_0/o_op2[19]
    SLICE_X74Y38         LUT2 (Prop_lut2_I1_O)        0.118     3.705 f  core_0/id_ex_0/ram_addr_prev[27]_i_54/O
                         net (fo=10, routed)          0.940     4.645    core_0/id_ex_0/ram_addr_prev[27]_i_54_n_0
    SLICE_X74Y44         LUT6 (Prop_lut6_I0_O)        0.264     4.909 r  core_0/id_ex_0/ram_addr_prev[14]_i_15/O
                         net (fo=3, routed)           0.705     5.613    core_0/id_ex_0/ram_addr_prev[14]_i_15_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I1_O)        0.105     5.718 r  core_0/id_ex_0/ram_addr_prev[6]_i_10/O
                         net (fo=2, routed)           0.509     6.228    core_0/id_ex_0/ram_addr_prev[6]_i_10_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.105     6.333 r  core_0/id_ex_0/ram_addr_prev[6]_i_8/O
                         net (fo=1, routed)           0.488     6.821    core_0/id_ex_0/ram_addr_prev[6]_i_8_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I4_O)        0.105     6.926 r  core_0/id_ex_0/ram_addr_prev[6]_i_4/O
                         net (fo=3, routed)           0.676     7.602    core_0/id_ex_0/ex_stage_0/shift_result[6]
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.105     7.707 r  core_0/id_ex_0/alu_0/adder32_0/irq_mask_spsr_i_17/O
                         net (fo=1, routed)           0.000     7.707    core_0/id_ex_0/alu_0/adder32_0/irq_mask_spsr_i_17_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.039 r  core_0/id_ex_0/irq_mask_spsr_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.039    core_0/id_ex_0/irq_mask_spsr_reg_i_6_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.137 r  core_0/id_ex_0/ram_addr_prev_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.137    core_0/id_ex_0/ram_addr_prev_reg[11]_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.235 r  core_0/id_ex_0/ram_addr_prev_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.235    core_0/id_ex_0/ram_addr_prev_reg[15]_i_4_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.333 r  core_0/id_ex_0/ram_addr_prev_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.333    core_0/id_ex_0/ram_addr_prev_reg[19]_i_4_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.598 r  core_0/id_ex_0/ram_addr_prev_reg[23]_i_4/O[1]
                         net (fo=2, routed)           0.664     9.262    core_0/id_ex_0/ram_addr_prev_reg[23]_i_4_n_6
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.250     9.512 r  core_0/id_ex_0/ram_addr_prev[21]_i_3/O
                         net (fo=1, routed)           0.361     9.873    core_0/id_ex_0/ram_addr_prev[21]_i_3_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.105     9.978 r  core_0/id_ex_0/ram_addr_prev[21]_i_2/O
                         net (fo=3, routed)           0.543    10.521    core_0/id_ex_0/ram_addr_prev[21]_i_2_n_0
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.105    10.626 r  core_0/id_ex_0/genblk2[14].reg_stack[14][21]_i_4/O
                         net (fo=22, routed)          0.866    11.491    core_0/ex_wb_0/rd_reg_ex[3]
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.596 f  core_0/ex_wb_0/xbip_multadd_0_i_303/O
                         net (fo=1, routed)           0.353    11.950    core_0/ex_wb_0/xbip_multadd_0_i_303_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.105    12.055 r  core_0/ex_wb_0/xbip_multadd_0_i_208/O
                         net (fo=1, routed)           0.376    12.431    core_0/registers_0/bram_0_i_79_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.105    12.536 r  core_0/registers_0/xbip_multadd_0_i_122/O
                         net (fo=2, routed)           0.351    12.886    core_0/registers_0/xbip_multadd_0_i_122_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.105    12.991 r  core_0/registers_0/xbip_multadd_0_i_76/O
                         net (fo=3, routed)           0.777    13.768    core_0/id_ex_0/re_reg_forwarded[16]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.125    13.893 r  core_0/id_ex_0/o_wb_op[21]_i_1/O
                         net (fo=2, routed)           0.473    14.366    core_0/id_ex_0/ram_wdata[13]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.275    14.641 r  core_0/id_ex_0/bram_0_i_12/O
                         net (fo=13, routed)          2.086    16.727    bus_0/D[21]
    SLICE_X67Y74         FDCE                                         r  bus_0/o_s6_arg_BFSK_range_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.249    20.390    bus_0/clk_out3
    SLICE_X67Y74         FDCE                                         r  bus_0/o_s6_arg_BFSK_range_reg[21]/C
                         clock pessimism              0.744    21.134    
                         clock uncertainty           -0.084    21.051    
    SLICE_X67Y74         FDCE (Setup_fdce_C_D)       -0.059    20.992    bus_0/o_s6_arg_BFSK_range_reg[21]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s7_arg_BPSK_range_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.313ns  (logic 3.352ns (21.890%)  route 11.961ns (78.110%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.393ns = ( 20.393 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_op2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.379     1.774 r  core_0/id_ex_0/o_op2_reg[19]/Q
                         net (fo=12, routed)          1.813     3.587    core_0/id_ex_0/o_op2[19]
    SLICE_X74Y38         LUT2 (Prop_lut2_I1_O)        0.118     3.705 f  core_0/id_ex_0/ram_addr_prev[27]_i_54/O
                         net (fo=10, routed)          0.940     4.645    core_0/id_ex_0/ram_addr_prev[27]_i_54_n_0
    SLICE_X74Y44         LUT6 (Prop_lut6_I0_O)        0.264     4.909 r  core_0/id_ex_0/ram_addr_prev[14]_i_15/O
                         net (fo=3, routed)           0.705     5.613    core_0/id_ex_0/ram_addr_prev[14]_i_15_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I1_O)        0.105     5.718 r  core_0/id_ex_0/ram_addr_prev[6]_i_10/O
                         net (fo=2, routed)           0.509     6.228    core_0/id_ex_0/ram_addr_prev[6]_i_10_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.105     6.333 r  core_0/id_ex_0/ram_addr_prev[6]_i_8/O
                         net (fo=1, routed)           0.488     6.821    core_0/id_ex_0/ram_addr_prev[6]_i_8_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I4_O)        0.105     6.926 r  core_0/id_ex_0/ram_addr_prev[6]_i_4/O
                         net (fo=3, routed)           0.676     7.602    core_0/id_ex_0/ex_stage_0/shift_result[6]
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.105     7.707 r  core_0/id_ex_0/alu_0/adder32_0/irq_mask_spsr_i_17/O
                         net (fo=1, routed)           0.000     7.707    core_0/id_ex_0/alu_0/adder32_0/irq_mask_spsr_i_17_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.039 r  core_0/id_ex_0/irq_mask_spsr_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.039    core_0/id_ex_0/irq_mask_spsr_reg_i_6_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.137 r  core_0/id_ex_0/ram_addr_prev_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.137    core_0/id_ex_0/ram_addr_prev_reg[11]_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.235 r  core_0/id_ex_0/ram_addr_prev_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.235    core_0/id_ex_0/ram_addr_prev_reg[15]_i_4_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.333 r  core_0/id_ex_0/ram_addr_prev_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.333    core_0/id_ex_0/ram_addr_prev_reg[19]_i_4_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.598 r  core_0/id_ex_0/ram_addr_prev_reg[23]_i_4/O[1]
                         net (fo=2, routed)           0.664     9.262    core_0/id_ex_0/ram_addr_prev_reg[23]_i_4_n_6
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.250     9.512 r  core_0/id_ex_0/ram_addr_prev[21]_i_3/O
                         net (fo=1, routed)           0.361     9.873    core_0/id_ex_0/ram_addr_prev[21]_i_3_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.105     9.978 r  core_0/id_ex_0/ram_addr_prev[21]_i_2/O
                         net (fo=3, routed)           0.543    10.521    core_0/id_ex_0/ram_addr_prev[21]_i_2_n_0
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.105    10.626 r  core_0/id_ex_0/genblk2[14].reg_stack[14][21]_i_4/O
                         net (fo=22, routed)          0.866    11.491    core_0/ex_wb_0/rd_reg_ex[3]
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.596 f  core_0/ex_wb_0/xbip_multadd_0_i_303/O
                         net (fo=1, routed)           0.353    11.950    core_0/ex_wb_0/xbip_multadd_0_i_303_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.105    12.055 r  core_0/ex_wb_0/xbip_multadd_0_i_208/O
                         net (fo=1, routed)           0.376    12.431    core_0/registers_0/bram_0_i_79_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.105    12.536 r  core_0/registers_0/xbip_multadd_0_i_122/O
                         net (fo=2, routed)           0.351    12.886    core_0/registers_0/xbip_multadd_0_i_122_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.105    12.991 r  core_0/registers_0/xbip_multadd_0_i_76/O
                         net (fo=3, routed)           0.777    13.768    core_0/id_ex_0/re_reg_forwarded[16]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.125    13.893 r  core_0/id_ex_0/o_wb_op[21]_i_1/O
                         net (fo=2, routed)           0.473    14.366    core_0/id_ex_0/ram_wdata[13]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.275    14.641 r  core_0/id_ex_0/bram_0_i_12/O
                         net (fo=13, routed)          2.068    16.708    bus_0/D[21]
    SLICE_X69Y74         FDCE                                         r  bus_0/o_s7_arg_BPSK_range_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.252    20.393    bus_0/clk_out3
    SLICE_X69Y74         FDCE                                         r  bus_0/o_s7_arg_BPSK_range_reg[21]/C
                         clock pessimism              0.744    21.137    
                         clock uncertainty           -0.084    21.054    
    SLICE_X69Y74         FDCE (Setup_fdce_C_D)       -0.047    21.007    bus_0/o_s7_arg_BPSK_range_reg[21]
  -------------------------------------------------------------------
                         required time                         21.007    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s7_arg_BPSK_range_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.328ns  (logic 3.362ns (21.934%)  route 11.966ns (78.066%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.519     1.398    core_0/id_ex_0/clk_out3
    SLICE_X43Y37         FDCE                                         r  core_0/id_ex_0/o_op2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.379     1.777 r  core_0/id_ex_0/o_op2_reg[12]/Q
                         net (fo=12, routed)          1.587     3.364    core_0/id_ex_0/o_op2[12]
    SLICE_X71Y36         LUT2 (Prop_lut2_I1_O)        0.115     3.479 f  core_0/id_ex_0/ram_addr_prev[27]_i_48/O
                         net (fo=12, routed)          0.978     4.457    core_0/id_ex_0/ram_addr_prev[27]_i_48_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I0_O)        0.275     4.732 r  core_0/id_ex_0/irq_mask_spsr_i_35/O
                         net (fo=6, routed)           0.748     5.480    core_0/id_ex_0/irq_mask_spsr_i_35_n_0
    SLICE_X77Y44         LUT6 (Prop_lut6_I0_O)        0.105     5.585 r  core_0/id_ex_0/irq_mask_spsr_i_26/O
                         net (fo=4, routed)           0.833     6.419    core_0/id_ex_0/irq_mask_spsr_i_26_n_0
    SLICE_X67Y44         LUT5 (Prop_lut5_I0_O)        0.126     6.545 r  core_0/id_ex_0/ram_addr_prev[23]_i_19/O
                         net (fo=1, routed)           0.509     7.053    core_0/id_ex_0/ram_addr_prev[23]_i_19_n_0
    SLICE_X67Y43         LUT6 (Prop_lut6_I5_O)        0.275     7.328 r  core_0/id_ex_0/ram_addr_prev[23]_i_6/O
                         net (fo=3, routed)           0.668     7.996    core_0/id_ex_0/ex_stage_0/shift_result[23]
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  core_0/id_ex_0/alu_0/adder32_0/ram_addr_prev[23]_i_11/O
                         net (fo=1, routed)           0.000     8.101    core_0/id_ex_0/alu_0/adder32_0/ram_addr_prev[23]_i_11_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.433 r  core_0/id_ex_0/ram_addr_prev_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.433    core_0/id_ex_0/ram_addr_prev_reg[23]_i_4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.531 r  core_0/id_ex_0/ram_addr_prev_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.531    core_0/id_ex_0/ram_addr_prev_reg[27]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.711 r  core_0/id_ex_0/nzcv_spsr_reg[3]_i_8/O[0]
                         net (fo=2, routed)           0.676     9.387    core_0/id_ex_0/nzcv_spsr_reg[3]_i_8_n_7
    SLICE_X64Y47         LUT6 (Prop_lut6_I2_O)        0.249     9.636 r  core_0/id_ex_0/nzcv_spsr[0]_i_3/O
                         net (fo=5, routed)           0.731    10.367    core_0/id_ex_0/xpsr_reg_msr[28]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.105    10.472 r  core_0/id_ex_0/genblk2[14].reg_stack[14][28]_i_4/O
                         net (fo=21, routed)          0.704    11.176    core_0/id_ex_0/rd_reg_ex[21]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.105    11.281 r  core_0/id_ex_0/pc[28]_i_2/O
                         net (fo=5, routed)           0.700    11.981    core_0/registers_0/pc_next[28]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.105    12.086 r  core_0/registers_0/xbip_multadd_0_i_180/O
                         net (fo=1, routed)           0.000    12.086    core_0/registers_0/xbip_multadd_0_i_180_n_0
    SLICE_X23Y44         MUXF7 (Prop_muxf7_I0_O)      0.178    12.264 r  core_0/registers_0/xbip_multadd_0_i_104/O
                         net (fo=1, routed)           0.348    12.612    core_0/registers_0/xbip_multadd_0_i_104_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.252    12.864 r  core_0/registers_0/xbip_multadd_0_i_68/O
                         net (fo=3, routed)           1.146    14.011    core_0/id_ex_0/re_reg_forwarded[22]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.110    14.121 r  core_0/id_ex_0/o_wb_op[28]_i_1/O
                         net (fo=2, routed)           0.378    14.499    core_0/id_ex_0/ram_wdata[20]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.268    14.767 r  core_0/id_ex_0/bram_0_i_5/O
                         net (fo=13, routed)          1.959    16.726    bus_0/D[28]
    SLICE_X62Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_range_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.249    20.390    bus_0/clk_out3
    SLICE_X62Y75         FDCE                                         r  bus_0/o_s7_arg_BPSK_range_reg[28]/C
                         clock pessimism              0.744    21.134    
                         clock uncertainty           -0.084    21.051    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)       -0.012    21.039    bus_0/o_s7_arg_BPSK_range_reg[28]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                         -16.726    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 core_0/id_ex_0/o_op2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/o_s4_arg_PM_fc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.270ns  (logic 3.352ns (21.951%)  route 11.918ns (78.049%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.396ns = ( 20.396 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_op2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.379     1.774 r  core_0/id_ex_0/o_op2_reg[19]/Q
                         net (fo=12, routed)          1.813     3.587    core_0/id_ex_0/o_op2[19]
    SLICE_X74Y38         LUT2 (Prop_lut2_I1_O)        0.118     3.705 f  core_0/id_ex_0/ram_addr_prev[27]_i_54/O
                         net (fo=10, routed)          0.940     4.645    core_0/id_ex_0/ram_addr_prev[27]_i_54_n_0
    SLICE_X74Y44         LUT6 (Prop_lut6_I0_O)        0.264     4.909 r  core_0/id_ex_0/ram_addr_prev[14]_i_15/O
                         net (fo=3, routed)           0.705     5.613    core_0/id_ex_0/ram_addr_prev[14]_i_15_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I1_O)        0.105     5.718 r  core_0/id_ex_0/ram_addr_prev[6]_i_10/O
                         net (fo=2, routed)           0.509     6.228    core_0/id_ex_0/ram_addr_prev[6]_i_10_n_0
    SLICE_X72Y39         LUT5 (Prop_lut5_I0_O)        0.105     6.333 r  core_0/id_ex_0/ram_addr_prev[6]_i_8/O
                         net (fo=1, routed)           0.488     6.821    core_0/id_ex_0/ram_addr_prev[6]_i_8_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I4_O)        0.105     6.926 r  core_0/id_ex_0/ram_addr_prev[6]_i_4/O
                         net (fo=3, routed)           0.676     7.602    core_0/id_ex_0/ex_stage_0/shift_result[6]
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.105     7.707 r  core_0/id_ex_0/alu_0/adder32_0/irq_mask_spsr_i_17/O
                         net (fo=1, routed)           0.000     7.707    core_0/id_ex_0/alu_0/adder32_0/irq_mask_spsr_i_17_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.039 r  core_0/id_ex_0/irq_mask_spsr_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.039    core_0/id_ex_0/irq_mask_spsr_reg_i_6_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.137 r  core_0/id_ex_0/ram_addr_prev_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.137    core_0/id_ex_0/ram_addr_prev_reg[11]_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.235 r  core_0/id_ex_0/ram_addr_prev_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.235    core_0/id_ex_0/ram_addr_prev_reg[15]_i_4_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.333 r  core_0/id_ex_0/ram_addr_prev_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.333    core_0/id_ex_0/ram_addr_prev_reg[19]_i_4_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.598 r  core_0/id_ex_0/ram_addr_prev_reg[23]_i_4/O[1]
                         net (fo=2, routed)           0.664     9.262    core_0/id_ex_0/ram_addr_prev_reg[23]_i_4_n_6
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.250     9.512 r  core_0/id_ex_0/ram_addr_prev[21]_i_3/O
                         net (fo=1, routed)           0.361     9.873    core_0/id_ex_0/ram_addr_prev[21]_i_3_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.105     9.978 r  core_0/id_ex_0/ram_addr_prev[21]_i_2/O
                         net (fo=3, routed)           0.543    10.521    core_0/id_ex_0/ram_addr_prev[21]_i_2_n_0
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.105    10.626 r  core_0/id_ex_0/genblk2[14].reg_stack[14][21]_i_4/O
                         net (fo=22, routed)          0.866    11.491    core_0/ex_wb_0/rd_reg_ex[3]
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.596 f  core_0/ex_wb_0/xbip_multadd_0_i_303/O
                         net (fo=1, routed)           0.353    11.950    core_0/ex_wb_0/xbip_multadd_0_i_303_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.105    12.055 r  core_0/ex_wb_0/xbip_multadd_0_i_208/O
                         net (fo=1, routed)           0.376    12.431    core_0/registers_0/bram_0_i_79_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.105    12.536 r  core_0/registers_0/xbip_multadd_0_i_122/O
                         net (fo=2, routed)           0.351    12.886    core_0/registers_0/xbip_multadd_0_i_122_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.105    12.991 r  core_0/registers_0/xbip_multadd_0_i_76/O
                         net (fo=3, routed)           0.777    13.768    core_0/id_ex_0/re_reg_forwarded[16]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.125    13.893 r  core_0/id_ex_0/o_wb_op[21]_i_1/O
                         net (fo=2, routed)           0.473    14.366    core_0/id_ex_0/ram_wdata[13]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.275    14.641 r  core_0/id_ex_0/bram_0_i_12/O
                         net (fo=13, routed)          2.025    16.666    bus_0/D[21]
    SLICE_X69Y72         FDCE                                         r  bus_0/o_s4_arg_PM_fc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.255    20.396    bus_0/clk_out3
    SLICE_X69Y72         FDCE                                         r  bus_0/o_s4_arg_PM_fc_reg[21]/C
                         clock pessimism              0.744    21.140    
                         clock uncertainty           -0.084    21.057    
    SLICE_X69Y72         FDCE (Setup_fdce_C_D)       -0.059    20.998    bus_0/o_s4_arg_PM_fc_reg[21]
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                  4.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.429ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.624     0.450    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X43Y30         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.591 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/Q
                         net (fo=4, routed)           0.067     0.658    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/DIA
    SLICE_X42Y30         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.897     0.429    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/WCLK
    SLICE_X42Y30         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.035     0.463    
    SLICE_X42Y30         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.610    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.797%)  route 0.126ns (47.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.622     0.448    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X45Y28         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]/Q
                         net (fo=4, routed)           0.126     0.716    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/DIB
    SLICE_X46Y29         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.894     0.426    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/WCLK
    SLICE_X46Y29         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.057     0.482    
    SLICE_X46Y29         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.628    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bus_0/uart_0/uart_fifo_rx/buffer_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/uart_0/uart_fifo_rx/o_fifo_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.271ns (64.220%)  route 0.151ns (35.780%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.633     0.459    bus_0/uart_0/uart_fifo_rx/clk_out3
    SLICE_X62Y49         FDRE                                         r  bus_0/uart_0/uart_fifo_rx/buffer_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     0.623 r  bus_0/uart_0/uart_fifo_rx/buffer_reg[3][2]/Q
                         net (fo=1, routed)           0.151     0.774    bus_0/uart_0/uart_fifo_rx/buffer_reg_n_0_[3][2]
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.819 r  bus_0/uart_0/uart_fifo_rx/o_fifo_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     0.819    bus_0/uart_0/uart_fifo_rx/o_fifo_rdata[2]_i_2_n_0
    SLICE_X62Y51         MUXF7 (Prop_muxf7_I0_O)      0.062     0.881 r  bus_0/uart_0/uart_fifo_rx/o_fifo_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.881    bus_0/uart_0/uart_fifo_rx/o_fifo_rdata_reg[2]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  bus_0/uart_0/uart_fifo_rx/o_fifo_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.838     0.370    bus_0/uart_0/uart_fifo_rx/clk_out3
    SLICE_X62Y51         FDRE                                         r  bus_0/uart_0/uart_fifo_rx/o_fifo_rdata_reg[2]/C
                         clock pessimism              0.289     0.659    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.134     0.793    bus_0/uart_0/uart_fifo_rx/o_fifo_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.948%)  route 0.111ns (44.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.425ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.620     0.446    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X41Y26         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.587 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]/Q
                         net (fo=4, routed)           0.111     0.698    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/DIB
    SLICE_X38Y26         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.893     0.425    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/WCLK
    SLICE_X38Y26         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.035     0.459    
    SLICE_X38Y26         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.605    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.242%)  route 0.134ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.427ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.624     0.450    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X43Y30         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.591 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/Q
                         net (fo=4, routed)           0.134     0.726    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIA
    SLICE_X46Y30         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.895     0.427    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X46Y30         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.057     0.483    
    SLICE_X46Y30         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.630    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.000%)  route 0.135ns (49.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.423ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.619     0.445    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X39Y25         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     0.586 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]/Q
                         net (fo=4, routed)           0.135     0.722    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/DIA
    SLICE_X42Y25         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.891     0.423    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/WCLK
    SLICE_X42Y25         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/CLK
                         clock pessimism              0.057     0.479    
    SLICE_X42Y25         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.626    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.333%)  route 0.139ns (49.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.622     0.448    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X45Y28         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]/Q
                         net (fo=4, routed)           0.139     0.729    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/DIA
    SLICE_X46Y29         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.894     0.426    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/WCLK
    SLICE_X46Y29         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.057     0.482    
    SLICE_X46Y29         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.629    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.691%)  route 0.137ns (49.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.622     0.448    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X45Y28         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]/Q
                         net (fo=4, routed)           0.137     0.727    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/DIA
    SLICE_X46Y27         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.892     0.424    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/WCLK
    SLICE_X46Y27         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA/CLK
                         clock pessimism              0.057     0.480    
    SLICE_X46Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.627    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.425ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.619     0.445    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X39Y25         FDRE                                         r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     0.586 r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]/Q
                         net (fo=4, routed)           0.122     0.709    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/DIA
    SLICE_X38Y26         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.893     0.425    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/WCLK
    SLICE_X38Y26         RAMD64E                                      r  bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMA/CLK
                         clock pessimism              0.035     0.459    
    SLICE_X38Y26         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.606    bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core_0/mul_ctrl_0/multiplier32_0/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48s_multadd.separate.add/two_dsps.pipelined1.addsub0_balance_reg/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/mul_ctrl_0/multiplier32_0/o_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.832%)  route 0.306ns (62.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.627     0.453    core_0/mul_ctrl_0/multiplier32_0/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48s_multadd.separate.add/two_dsps.pipelined1.addsub0_balance_reg/CLK
    SLICE_X53Y41         FDRE                                         r  core_0/mul_ctrl_0/multiplier32_0/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48s_multadd.separate.add/two_dsps.pipelined1.addsub0_balance_reg/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     0.594 r  core_0/mul_ctrl_0/multiplier32_0/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48s_multadd.separate.add/two_dsps.pipelined1.addsub0_balance_reg/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.306     0.900    core_0/mul_ctrl_0/multiplier32_0/result_s[5]
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.945 r  core_0/mul_ctrl_0/multiplier32_0/o_result[5]_i_1/O
                         net (fo=1, routed)           0.000     0.945    core_0/mul_ctrl_0/multiplier32_0/o_result[5]_i_1_n_0
    SLICE_X50Y45         FDCE                                         r  core_0/mul_ctrl_0/multiplier32_0/o_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.903     0.435    core_0/mul_ctrl_0/multiplier32_0/clk_out3
    SLICE_X50Y45         FDCE                                         r  core_0/mul_ctrl_0/multiplier32_0/o_result_reg[5]/C
                         clock pessimism              0.286     0.720    
    SLICE_X50Y45         FDCE (Hold_fdce_C_D)         0.121     0.841    core_0/mul_ctrl_0/multiplier32_0/o_result_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y7      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y7      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y8      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y8      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y9      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y9      bus_0/bram_0/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y3      bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y3      bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y25     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y25     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y25     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y25     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y24     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y24     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y24     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y24     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y31     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y33     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X46Y33     bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y15   sdr/my_SDR_v1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.850ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.990ns  (logic 0.398ns (40.219%)  route 0.592ns (59.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.592     0.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)       -0.160    19.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 18.850    

Slack (MET) :             18.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.922ns  (logic 0.398ns (43.184%)  route 0.524ns (56.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.524     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)       -0.158    19.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 18.920    

Slack (MET) :             19.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.458%)  route 0.391ns (49.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.391     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)       -0.161    19.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 19.050    

Slack (MET) :             19.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.784ns  (logic 0.398ns (50.759%)  route 0.386ns (49.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.386     0.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)       -0.158    19.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                 19.058    

Slack (MET) :             19.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.780ns  (logic 0.398ns (51.016%)  route 0.382ns (48.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.382     0.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X10Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)       -0.159    19.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 19.061    

Slack (MET) :             19.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.890ns  (logic 0.433ns (48.637%)  route 0.457ns (51.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)       -0.029    19.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 19.081    

Slack (MET) :             19.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.407%)  route 0.378ns (46.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)       -0.029    19.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 19.160    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.779ns  (logic 0.433ns (55.554%)  route 0.346ns (44.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.346     0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X10Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)       -0.033    19.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                 19.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 bus_0/o_s0_arg_AM_Depth_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.433ns (7.919%)  route 5.035ns (92.081%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.368     1.247    bus_0/clk_out3
    SLICE_X54Y56         FDCE                                         r  bus_0/o_s0_arg_AM_Depth_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.433     1.680 r  bus_0/o_s0_arg_AM_Depth_reg[4]/Q
                         net (fo=2, routed)           5.035     6.715    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/B[3]
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.340     7.875    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.667     8.542    
                         clock uncertainty           -0.204     8.338    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.374     7.964    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 bus_0/o_s0_arg_AM_Depth_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.398ns (7.645%)  route 4.808ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.368     1.247    bus_0/clk_out3
    SLICE_X54Y56         FDCE                                         r  bus_0/o_s0_arg_AM_Depth_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.398     1.645 r  bus_0/o_s0_arg_AM_Depth_reg[6]/Q
                         net (fo=2, routed)           4.808     6.453    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/B[5]
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.340     7.875    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.667     8.542    
                         clock uncertainty           -0.204     8.338    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.501     7.837    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 bus_0/o_s0_arg_AM_Depth_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.433ns (8.194%)  route 4.852ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.368     1.247    bus_0/clk_out3
    SLICE_X54Y56         FDCE                                         r  bus_0/o_s0_arg_AM_Depth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.433     1.680 r  bus_0/o_s0_arg_AM_Depth_reg[3]/Q
                         net (fo=2, routed)           4.852     6.532    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/B[2]
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.340     7.875    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.667     8.542    
                         clock uncertainty           -0.204     8.338    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.374     7.964    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 bus_0/o_s0_arg_AM_Depth_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.433ns (8.240%)  route 4.822ns (91.760%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.368     1.247    bus_0/clk_out3
    SLICE_X54Y56         FDCE                                         r  bus_0/o_s0_arg_AM_Depth_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.433     1.680 r  bus_0/o_s0_arg_AM_Depth_reg[2]/Q
                         net (fo=2, routed)           4.822     6.502    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/B[1]
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.340     7.875    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.667     8.542    
                         clock uncertainty           -0.204     8.338    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.374     7.964    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 bus_0/o_s0_arg_AM_Depth_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.379ns (7.241%)  route 4.855ns (92.759%))
  Logic Levels:           0  
  Clock Path Skew:        2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.367     1.246    bus_0/clk_out3
    SLICE_X53Y59         FDCE                                         r  bus_0/o_s0_arg_AM_Depth_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.379     1.625 r  bus_0/o_s0_arg_AM_Depth_reg[5]/Q
                         net (fo=2, routed)           4.855     6.481    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.340     7.875    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.667     8.542    
                         clock uncertainty           -0.204     8.338    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.374     7.964    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 bus_0/o_s0_arg_AM_Depth_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.379ns (7.297%)  route 4.815ns (92.703%))
  Logic Levels:           0  
  Clock Path Skew:        2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.367     1.246    bus_0/clk_out3
    SLICE_X53Y59         FDCE                                         r  bus_0/o_s0_arg_AM_Depth_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.379     1.625 r  bus_0/o_s0_arg_AM_Depth_reg[7]/Q
                         net (fo=2, routed)           4.815     6.440    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/B[6]
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.707     5.848    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.084     5.932 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.526     6.458    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.535 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         1.340     7.875    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.667     8.542    
                         clock uncertainty           -0.204     8.338    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.374     7.964    sdr/top_am_u0/AM_sfix16_mult_gen_0_u0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 bus_0/o_s6_arg_BFSK_fc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_BFSK_fc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.433ns (7.901%)  route 5.047ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        2.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 7.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.373     1.252    bus_0/clk_out3
    SLICE_X58Y54         FDCE                                         r  bus_0/o_s6_arg_BFSK_fc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDCE (Prop_fdce_C_Q)         0.433     1.685 r  bus_0/o_s6_arg_BFSK_fc_reg[1]/Q
                         net (fo=2, routed)           5.047     6.732    sdr/arg_BFSK_fc_reg[31]_0[1]
    SLICE_X59Y55         FDRE                                         r  sdr/arg_BFSK_fc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.723     5.864    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.093     5.957 r  sdr/top_dds_u3_i_2/O
                         net (fo=1, routed)           0.523     6.481    sdr_n_17
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.213     6.694 r  top_dds_u3_i_1/O
                         net (fo=269, routed)         1.261     7.954    sdr/arg_BFSK_fc_reg[0]_0
    SLICE_X59Y55         FDRE                                         r  sdr/arg_BFSK_fc_reg[1]/C
                         clock pessimism              0.667     8.621    
                         clock uncertainty           -0.204     8.418    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.073     8.345    sdr/arg_BFSK_fc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 bus_0/o_s6_arg_BFSK_range_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_BFSK_range_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.379ns (6.877%)  route 5.132ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 7.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.370     1.249    bus_0/clk_out3
    SLICE_X57Y53         FDCE                                         r  bus_0/o_s6_arg_BFSK_range_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.379     1.628 r  bus_0/o_s6_arg_BFSK_range_reg[1]/Q
                         net (fo=2, routed)           5.132     6.760    sdr/arg_BFSK_range_reg[31]_0[0]
    SLICE_X59Y55         FDRE                                         r  sdr/arg_BFSK_range_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.723     5.864    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.093     5.957 r  sdr/top_dds_u3_i_2/O
                         net (fo=1, routed)           0.523     6.481    sdr_n_17
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.213     6.694 r  top_dds_u3_i_1/O
                         net (fo=269, routed)         1.261     7.954    sdr/arg_BFSK_fc_reg[0]_0
    SLICE_X59Y55         FDRE                                         r  sdr/arg_BFSK_range_reg[1]/C
                         clock pessimism              0.667     8.621    
                         clock uncertainty           -0.204     8.418    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.032     8.386    sdr/arg_BFSK_range_reg[1]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 bus_0/o_s4_arg_PM_fc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_PM_fc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.379ns (7.099%)  route 4.959ns (92.901%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.373     1.252    bus_0/clk_out3
    SLICE_X61Y55         FDCE                                         r  bus_0/o_s4_arg_PM_fc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     1.631 r  bus_0/o_s4_arg_PM_fc_reg[1]/Q
                         net (fo=2, routed)           4.959     6.591    sdr/arg_PM_fc_reg[31]_0[1]
    SLICE_X69Y57         FDRE                                         r  sdr/arg_PM_fc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.703     5.844    sdr/clk_200MHz
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.095     5.939 r  sdr/top_mult_u1_i_2/O
                         net (fo=1, routed)           0.425     6.364    sdr_n_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.208     6.572 r  top_mult_u1_i_1/O
                         net (fo=303, routed)         1.267     7.839    sdr/arg_PM_fc_reg[0]_0
    SLICE_X69Y57         FDRE                                         r  sdr/arg_PM_fc_reg[1]/C
                         clock pessimism              0.667     8.506    
                         clock uncertainty           -0.204     8.302    
    SLICE_X69Y57         FDRE (Setup_fdre_C_D)       -0.059     8.243    sdr/arg_PM_fc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 bus_0/o_s5_arg_ASK_fc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_ASK_fc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.379ns (7.011%)  route 5.027ns (92.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 7.924 - 5.000 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.372     1.251    bus_0/clk_out3
    SLICE_X63Y63         FDCE                                         r  bus_0/o_s5_arg_ASK_fc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.379     1.630 r  bus_0/o_s5_arg_ASK_fc_reg[12]/Q
                         net (fo=2, routed)           5.027     6.657    sdr/arg_ASK_fc_reg[31]_0[12]
    SLICE_X75Y65         FDRE                                         r  sdr/arg_ASK_fc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    C19                                               0.000     5.000 r  gclk (IN)
                         net (fo=0)                   0.000     5.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368     6.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416     8.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     2.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     4.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.607     5.748    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.099     5.847 r  sdr/top_dds_u2_i_2/O
                         net (fo=1, routed)           0.537     6.384    sdr_n_16
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.208     6.592 r  top_dds_u2_i_1/O
                         net (fo=228, routed)         1.332     7.924    sdr/arg_ASK_amp_reg[1]_0
    SLICE_X75Y65         FDRE                                         r  sdr/arg_ASK_fc_reg[12]/C
                         clock pessimism              0.667     8.591    
                         clock uncertainty           -0.204     8.388    
    SLICE_X75Y65         FDRE (Setup_fdre_C_D)       -0.074     8.314    sdr/arg_ASK_fc_reg[12]
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  1.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bus_0/uart_0/uart_intf_0/o_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/digit_baseband_sd1_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.164ns (22.047%)  route 0.580ns (77.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.391ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.565     0.391    bus_0/uart_0/uart_intf_0/clk_out3
    SLICE_X46Y52         FDPE                                         r  bus_0/uart_0/uart_intf_0/o_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDPE (Prop_fdpe_C_Q)         0.164     0.555 r  bus_0/uart_0/uart_intf_0/o_tx_reg/Q
                         net (fo=1, routed)           0.580     1.135    sdr/ext_IBUF__0[0]
    SLICE_X38Y64         FDCE                                         r  sdr/digit_baseband_sd1_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.833     0.365    sdr/clk_200MHz
    SLICE_X38Y64         FDCE                                         r  sdr/digit_baseband_sd1_r1_reg/C
                         clock pessimism              0.342     0.707    
                         clock uncertainty            0.204     0.910    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.063     0.973    sdr/digit_baseband_sd1_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bus_0/o_s2_arg_SSB_fc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_SSB_fc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.141ns (6.437%)  route 2.049ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.558     0.384    bus_0/clk_out3
    SLICE_X49Y67         FDCE                                         r  bus_0/o_s2_arg_SSB_fc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     0.525 r  bus_0/o_s2_arg_SSB_fc_reg[24]/Q
                         net (fo=2, routed)           2.049     2.574    sdr/arg_SSB_fc_reg[31]_0[24]
    SLICE_X44Y66         FDRE                                         r  sdr/arg_SSB_fc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.054     0.586    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.642 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.295     0.937    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.966 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.829     1.794    sdr/arg_LU_MODE_reg_0
    SLICE_X44Y66         FDRE                                         r  sdr/arg_SSB_fc_reg[24]/C
                         clock pessimism              0.342     2.136    
                         clock uncertainty            0.204     2.340    
    SLICE_X44Y66         FDRE (Hold_fdre_C_D)         0.059     2.399    sdr/arg_SSB_fc_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bus_0/o_s0_arg_AM_fc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_AM_fc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.141ns (6.240%)  route 2.119ns (93.760%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.559     0.385    bus_0/clk_out3
    SLICE_X55Y62         FDCE                                         r  bus_0/o_s0_arg_AM_fc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     0.526 r  bus_0/o_s0_arg_AM_fc_reg[15]/Q
                         net (fo=2, routed)           2.119     2.645    sdr/arg_AM_fc_reg[31]_0[15]
    SLICE_X55Y63         FDRE                                         r  sdr/arg_AM_fc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.114     0.646    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.056     0.702 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.296     0.998    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.027 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.829     1.855    sdr/CLK
    SLICE_X55Y63         FDRE                                         r  sdr/arg_AM_fc_reg[15]/C
                         clock pessimism              0.342     2.197    
                         clock uncertainty            0.204     2.401    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.061     2.462    sdr/arg_AM_fc_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bus_0/o_MOD_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/MOD_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.185ns (22.793%)  route 0.627ns (77.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.563     0.389    bus_0/clk_out3
    SLICE_X53Y51         FDCE                                         r  bus_0/o_MOD_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     0.530 r  bus_0/o_MOD_STATE_reg[1]/Q
                         net (fo=2, routed)           0.627     1.156    sdr/MOD_STATE_reg[3]_4[1]
    SLICE_X52Y56         LUT3 (Prop_lut3_I2_O)        0.044     1.200 r  sdr/MOD_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.200    sdr/MOD_STATE[1]
    SLICE_X52Y56         FDCE                                         r  sdr/MOD_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.832     0.364    sdr/clk_200MHz
    SLICE_X52Y56         FDCE                                         r  sdr/MOD_STATE_reg[1]/C
                         clock pessimism              0.342     0.706    
                         clock uncertainty            0.204     0.909    
    SLICE_X52Y56         FDCE (Hold_fdce_C_D)         0.107     1.016    sdr/MOD_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bus_0/o_s2_arg_SSB_fc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_SSB_fc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.141ns (6.406%)  route 2.060ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.564     0.390    bus_0/clk_out3
    SLICE_X49Y56         FDCE                                         r  bus_0/o_s2_arg_SSB_fc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141     0.531 r  bus_0/o_s2_arg_SSB_fc_reg[6]/Q
                         net (fo=2, routed)           2.060     2.591    sdr/arg_SSB_fc_reg[31]_0[6]
    SLICE_X43Y57         FDRE                                         r  sdr/arg_SSB_fc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.054     0.586    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.642 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.295     0.937    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.966 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.835     1.800    sdr/arg_LU_MODE_reg_0
    SLICE_X43Y57         FDRE                                         r  sdr/arg_SSB_fc_reg[6]/C
                         clock pessimism              0.342     2.142    
                         clock uncertainty            0.204     2.346    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.061     2.407    sdr/arg_SSB_fc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bus_0/o_MOD_STATE_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/MOD_STATE_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.287%)  route 0.630ns (81.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.563     0.389    bus_0/clk_out3
    SLICE_X53Y51         FDPE                                         r  bus_0/o_MOD_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.530 r  bus_0/o_MOD_STATE_reg[2]/Q
                         net (fo=4, routed)           0.630     1.160    sdr/MOD_STATE_reg[3]_4[2]
    SLICE_X52Y56         FDPE                                         r  sdr/MOD_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.832     0.364    sdr/clk_200MHz
    SLICE_X52Y56         FDPE                                         r  sdr/MOD_STATE_reg[2]/C
                         clock pessimism              0.342     0.706    
                         clock uncertainty            0.204     0.909    
    SLICE_X52Y56         FDPE (Hold_fdpe_C_D)         0.066     0.975    sdr/MOD_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bus_0/o_s0_arg_AM_fc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_AM_fc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.141ns (6.228%)  route 2.123ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.561     0.387    bus_0/clk_out3
    SLICE_X53Y58         FDCE                                         r  bus_0/o_s0_arg_AM_fc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.141     0.528 r  bus_0/o_s0_arg_AM_fc_reg[6]/Q
                         net (fo=2, routed)           2.123     2.651    sdr/arg_AM_fc_reg[31]_0[6]
    SLICE_X55Y61         FDRE                                         r  sdr/arg_AM_fc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.114     0.646    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.056     0.702 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.296     0.998    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.027 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.832     1.858    sdr/CLK
    SLICE_X55Y61         FDRE                                         r  sdr/arg_AM_fc_reg[6]/C
                         clock pessimism              0.342     2.200    
                         clock uncertainty            0.204     2.404    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.061     2.465    sdr/arg_AM_fc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bus_0/o_s0_arg_AM_fc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_AM_fc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.141ns (6.221%)  route 2.126ns (93.779%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.562     0.388    bus_0/clk_out3
    SLICE_X55Y56         FDCE                                         r  bus_0/o_s0_arg_AM_fc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.141     0.529 r  bus_0/o_s0_arg_AM_fc_reg[4]/Q
                         net (fo=2, routed)           2.126     2.654    sdr/arg_AM_fc_reg[31]_0[4]
    SLICE_X55Y55         FDRE                                         r  sdr/arg_AM_fc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.114     0.646    sdr/clk_200MHz
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.056     0.702 r  sdr/AM_sfix16_dds_sfix16_u0_i_2/O
                         net (fo=1, routed)           0.296     0.998    sdr_n_11
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.027 r  AM_sfix16_dds_sfix16_u0_i_1/O
                         net (fo=216, routed)         0.834     1.860    sdr/CLK
    SLICE_X55Y55         FDRE                                         r  sdr/arg_AM_fc_reg[4]/C
                         clock pessimism              0.342     2.202    
                         clock uncertainty            0.204     2.406    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.057     2.463    sdr/arg_AM_fc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bus_0/o_s2_arg_SSB_fc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_SSB_fc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.141ns (6.392%)  route 2.065ns (93.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.559     0.385    bus_0/clk_out3
    SLICE_X48Y66         FDCE                                         r  bus_0/o_s2_arg_SSB_fc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.141     0.526 r  bus_0/o_s2_arg_SSB_fc_reg[28]/Q
                         net (fo=2, routed)           2.065     2.591    sdr/arg_SSB_fc_reg[31]_0[28]
    SLICE_X44Y66         FDRE                                         r  sdr/arg_SSB_fc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.054     0.586    sdr/clk_200MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.642 r  sdr/dds_fix16_u3_i_2/O
                         net (fo=1, routed)           0.295     0.937    sdr_n_13
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.966 r  dds_fix16_u3_i_1/O
                         net (fo=295, routed)         0.829     1.794    sdr/arg_LU_MODE_reg_0
    SLICE_X44Y66         FDRE                                         r  sdr/arg_SSB_fc_reg[28]/C
                         clock pessimism              0.342     2.136    
                         clock uncertainty            0.204     2.340    
    SLICE_X44Y66         FDRE (Hold_fdre_C_D)         0.059     2.399    sdr/arg_SSB_fc_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bus_0/o_s3_arg_FM_fc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/arg_FM_fc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.148ns (6.718%)  route 2.055ns (93.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.562     0.388    bus_0/clk_out3
    SLICE_X54Y53         FDCE                                         r  bus_0/o_s3_arg_FM_fc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.148     0.536 r  bus_0/o_s3_arg_FM_fc_reg[4]/Q
                         net (fo=2, routed)           2.055     2.591    sdr/arg_FM_fc_reg[31]_0[4]
    SLICE_X55Y57         FDRE                                         r  sdr/arg_FM_fc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.106     0.638    sdr/clk_200MHz
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.694 r  sdr/FM_fix16_xbip_multadd_0_u0_i_2/O
                         net (fo=1, routed)           0.285     0.980    sdr_n_14
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.009 r  FM_fix16_xbip_multadd_0_u0_i_1/O
                         net (fo=271, routed)         0.831     1.839    sdr/FM_in_reg[0]_0
    SLICE_X55Y57         FDRE                                         r  sdr/arg_FM_fc_reg[4]/C
                         clock pessimism              0.342     2.181    
                         clock uncertainty            0.204     2.385    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.010     2.395    sdr/arg_FM_fc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.995ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.930ns  (logic 0.433ns (46.561%)  route 0.497ns (53.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.497     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X13Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             32.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.970%)  route 0.483ns (56.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.483     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y28         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 32.105    

Slack (MET) :             32.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.052%)  route 0.376ns (51.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y29         FDCE (Setup_fdce_C_D)       -0.167    32.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.833    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 32.109    

Slack (MET) :             32.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.818ns  (logic 0.433ns (52.963%)  route 0.385ns (47.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.385     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y21          FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 32.151    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.178%)  route 0.381ns (46.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.381     0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y22          FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.776ns  (logic 0.433ns (55.769%)  route 0.343ns (44.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.343     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y21          FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 32.195    

Slack (MET) :             32.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.742%)  route 0.368ns (49.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.368     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y22          FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.220    

Slack (MET) :             32.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.604%)  route 0.370ns (49.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.370     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y28         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 32.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        5.688ns  (logic 0.379ns (6.663%)  route 5.309ns (93.337%))
  Logic Levels:           0  
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 16.388 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.509    16.388    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X69Y29         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDRE (Prop_fdre_C_Q)         0.379    16.767 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[1]/Q
                         net (fo=6, routed)           5.309    22.077    sdr/cic_baseband_i_sfix16[1]
    SLICE_X64Y29         FDRE                                         r  sdr/PDM_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.391    22.806    sdr/dout_reg_0
    SLICE_X64Y29         FDRE                                         r  sdr/PDM_in_reg[1]/C
                         clock pessimism              0.667    23.473    
                         clock uncertainty           -0.204    23.269    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)       -0.047    23.222    sdr/PDM_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.222    
                         arrival time                         -22.077    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.775ns  (logic 0.348ns (7.287%)  route 4.427ns (92.713%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 16.428 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.549    16.428    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.348    16.776 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[5]/Q
                         net (fo=7, routed)           4.427    21.204    sdr/cic_baseband_i_sfix16[5]
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.391    22.806    sdr/dout_reg_0
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[5]/C
                         clock pessimism              0.667    23.473    
                         clock uncertainty           -0.204    23.269    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)       -0.193    23.076    sdr/PDM_in_reg[5]
  -------------------------------------------------------------------
                         required time                         23.076    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.949ns  (logic 0.379ns (7.659%)  route 4.570ns (92.341%))
  Logic Levels:           0  
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 16.388 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.509    16.388    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X69Y29         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDRE (Prop_fdre_C_Q)         0.379    16.767 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[2]/Q
                         net (fo=6, routed)           4.570    21.337    sdr/cic_baseband_i_sfix16[2]
    SLICE_X64Y29         FDRE                                         r  sdr/PDM_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.391    22.806    sdr/dout_reg_0
    SLICE_X64Y29         FDRE                                         r  sdr/PDM_in_reg[2]/C
                         clock pessimism              0.667    23.473    
                         clock uncertainty           -0.204    23.269    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)       -0.059    23.210    sdr/PDM_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.210    
                         arrival time                         -21.337    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.912ns  (logic 0.379ns (7.716%)  route 4.533ns (92.284%))
  Logic Levels:           0  
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 22.811 - 20.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 16.428 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.549    16.428    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.379    16.807 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[13]/Q
                         net (fo=7, routed)           4.533    21.340    sdr/cic_baseband_i_sfix16[13]
    SLICE_X68Y31         FDRE                                         r  sdr/PDM_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.396    22.811    sdr/dout_reg_0
    SLICE_X68Y31         FDRE                                         r  sdr/PDM_in_reg[13]/C
                         clock pessimism              0.667    23.478    
                         clock uncertainty           -0.204    23.274    
    SLICE_X68Y31         FDRE (Setup_fdre_C_D)       -0.047    23.227    sdr/PDM_in_reg[13]
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -21.340    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.822ns  (logic 0.379ns (7.860%)  route 4.443ns (92.140%))
  Logic Levels:           0  
  Clock Path Skew:        2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 22.804 - 20.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 16.428 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.549    16.428    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.379    16.807 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[0]/Q
                         net (fo=5, routed)           4.443    21.251    sdr/cic_baseband_i_sfix16[0]
    SLICE_X65Y28         FDRE                                         r  sdr/PDM_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.389    22.804    sdr/dout_reg_0
    SLICE_X65Y28         FDRE                                         r  sdr/PDM_in_reg[0]/C
                         clock pessimism              0.667    23.471    
                         clock uncertainty           -0.204    23.267    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)       -0.074    23.193    sdr/PDM_in_reg[0]
  -------------------------------------------------------------------
                         required time                         23.193    
                         arrival time                         -21.251    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.810ns  (logic 0.379ns (7.880%)  route 4.431ns (92.120%))
  Logic Levels:           0  
  Clock Path Skew:        2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 16.388 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.509    16.388    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X69Y29         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDRE (Prop_fdre_C_Q)         0.379    16.767 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[3]/Q
                         net (fo=6, routed)           4.431    21.198    sdr/cic_baseband_i_sfix16[3]
    SLICE_X64Y29         FDRE                                         r  sdr/PDM_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.391    22.806    sdr/dout_reg_0
    SLICE_X64Y29         FDRE                                         r  sdr/PDM_in_reg[3]/C
                         clock pessimism              0.667    23.473    
                         clock uncertainty           -0.204    23.269    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)       -0.042    23.227    sdr/PDM_in_reg[3]
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -21.198    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.749ns  (logic 0.379ns (7.981%)  route 4.370ns (92.019%))
  Logic Levels:           0  
  Clock Path Skew:        2.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 22.808 - 20.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 16.428 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.549    16.428    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.379    16.807 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[10]/Q
                         net (fo=7, routed)           4.370    21.177    sdr/cic_baseband_i_sfix16[10]
    SLICE_X65Y31         FDRE                                         r  sdr/PDM_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.393    22.808    sdr/dout_reg_0
    SLICE_X65Y31         FDRE                                         r  sdr/PDM_in_reg[10]/C
                         clock pessimism              0.667    23.475    
                         clock uncertainty           -0.204    23.271    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)       -0.047    23.224    sdr/PDM_in_reg[10]
  -------------------------------------------------------------------
                         required time                         23.224    
                         arrival time                         -21.177    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.742ns  (logic 0.379ns (7.993%)  route 4.363ns (92.007%))
  Logic Levels:           0  
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 22.810 - 20.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 16.428 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.549    16.428    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.379    16.807 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[11]/Q
                         net (fo=7, routed)           4.363    21.170    sdr/cic_baseband_i_sfix16[11]
    SLICE_X68Y30         FDRE                                         r  sdr/PDM_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.395    22.810    sdr/dout_reg_0
    SLICE_X68Y30         FDRE                                         r  sdr/PDM_in_reg[11]/C
                         clock pessimism              0.667    23.477    
                         clock uncertainty           -0.204    23.273    
    SLICE_X68Y30         FDRE (Setup_fdre_C_D)       -0.047    23.226    sdr/PDM_in_reg[11]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.601ns  (logic 0.348ns (7.563%)  route 4.253ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 16.428 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.549    16.428    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.348    16.776 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[7]/Q
                         net (fo=7, routed)           4.253    21.030    sdr/cic_baseband_i_sfix16[7]
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.391    22.806    sdr/dout_reg_0
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[7]/C
                         clock pessimism              0.667    23.473    
                         clock uncertainty           -0.204    23.269    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)       -0.176    23.093    sdr/PDM_in_reg[7]
  -------------------------------------------------------------------
                         required time                         23.093    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@15.000ns)
  Data Path Delay:        4.718ns  (logic 0.379ns (8.033%)  route 4.339ns (91.967%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 22.809 - 20.000 ) 
    Source Clock Delay      (SCD):    1.431ns = ( 16.431 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     15.000    15.000 r  
    C19                                               0.000    15.000 r  gclk (IN)
                         net (fo=0)                   0.000    15.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434    16.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881    19.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    13.358 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    14.798    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.879 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         1.552    16.431    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y30         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.379    16.810 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[12]/Q
                         net (fo=7, routed)           4.339    21.150    sdr/cic_baseband_i_sfix16[12]
    SLICE_X65Y32         FDRE                                         r  sdr/PDM_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.579    20.720    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.084    20.804 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.534    21.338    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    21.415 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          1.394    22.809    sdr/dout_reg_0
    SLICE_X65Y32         FDRE                                         r  sdr/PDM_in_reg[12]/C
                         clock pessimism              0.667    23.476    
                         clock uncertainty           -0.204    23.272    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)       -0.047    23.225    sdr/PDM_in_reg[12]
  -------------------------------------------------------------------
                         required time                         23.225    
                         arrival time                         -21.150    
  -------------------------------------------------------------------
                         slack                                  2.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.141ns (6.270%)  route 2.108ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.645     0.471    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y30         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.141     0.612 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[8]/Q
                         net (fo=7, routed)           2.108     2.720    sdr/cic_baseband_i_sfix16[8]
    SLICE_X65Y31         FDRE                                         r  sdr/PDM_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.899     1.843    sdr/dout_reg_0
    SLICE_X65Y31         FDRE                                         r  sdr/PDM_in_reg[8]/C
                         clock pessimism              0.342     2.184    
                         clock uncertainty            0.204     2.388    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.066     2.454    sdr/PDM_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.128ns (5.702%)  route 2.117ns (94.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.643     0.469    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.128     0.597 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[4]/Q
                         net (fo=7, routed)           2.117     2.714    sdr/cic_baseband_i_sfix16[4]
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.897     1.841    sdr/dout_reg_0
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[4]/C
                         clock pessimism              0.342     2.182    
                         clock uncertainty            0.204     2.386    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.016     2.402    sdr/PDM_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.128ns (5.680%)  route 2.125ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.643     0.469    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.128     0.597 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[6]/Q
                         net (fo=7, routed)           2.125     2.723    sdr/cic_baseband_i_sfix16[6]
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.897     1.841    sdr/dout_reg_0
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[6]/C
                         clock pessimism              0.342     2.182    
                         clock uncertainty            0.204     2.386    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.017     2.403    sdr/PDM_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.074%)  route 2.181ns (93.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.643     0.469    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.141     0.610 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[10]/Q
                         net (fo=7, routed)           2.181     2.791    sdr/cic_baseband_i_sfix16[10]
    SLICE_X65Y31         FDRE                                         r  sdr/PDM_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.899     1.843    sdr/dout_reg_0
    SLICE_X65Y31         FDRE                                         r  sdr/PDM_in_reg[10]/C
                         clock pessimism              0.342     2.184    
                         clock uncertainty            0.204     2.388    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.070     2.458    sdr/PDM_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.141ns (6.088%)  route 2.175ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.645     0.471    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y30         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.141     0.612 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[14]/Q
                         net (fo=7, routed)           2.175     2.787    sdr/cic_baseband_i_sfix16[14]
    SLICE_X68Y31         FDRE                                         r  sdr/PDM_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.899     1.843    sdr/dout_reg_0
    SLICE_X68Y31         FDRE                                         r  sdr/PDM_in_reg[14]/C
                         clock pessimism              0.342     2.184    
                         clock uncertainty            0.204     2.388    
    SLICE_X68Y31         FDRE (Hold_fdre_C_D)         0.066     2.454    sdr/PDM_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.141ns (6.030%)  route 2.197ns (93.970%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.645     0.471    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y30         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.141     0.612 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[12]/Q
                         net (fo=7, routed)           2.197     2.810    sdr/cic_baseband_i_sfix16[12]
    SLICE_X65Y32         FDRE                                         r  sdr/PDM_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.900     1.844    sdr/dout_reg_0
    SLICE_X65Y32         FDRE                                         r  sdr/PDM_in_reg[12]/C
                         clock pessimism              0.342     2.185    
                         clock uncertainty            0.204     2.389    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.070     2.459    sdr/PDM_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.128ns (5.598%)  route 2.158ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.643     0.469    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.128     0.597 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[7]/Q
                         net (fo=7, routed)           2.158     2.756    sdr/cic_baseband_i_sfix16[7]
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.897     1.841    sdr/dout_reg_0
    SLICE_X65Y29         FDRE                                         r  sdr/PDM_in_reg[7]/C
                         clock pessimism              0.342     2.182    
                         clock uncertainty            0.204     2.386    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.019     2.405    sdr/PDM_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.141ns (6.008%)  route 2.206ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.643     0.469    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.141     0.610 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[13]/Q
                         net (fo=7, routed)           2.206     2.816    sdr/cic_baseband_i_sfix16[13]
    SLICE_X68Y31         FDRE                                         r  sdr/PDM_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.899     1.843    sdr/dout_reg_0
    SLICE_X68Y31         FDRE                                         r  sdr/PDM_in_reg[13]/C
                         clock pessimism              0.342     2.184    
                         clock uncertainty            0.204     2.388    
    SLICE_X68Y31         FDRE (Hold_fdre_C_D)         0.070     2.458    sdr/PDM_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.128ns (5.568%)  route 2.171ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.645     0.471    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y30         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.128     0.599 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[9]/Q
                         net (fo=7, routed)           2.171     2.770    sdr/cic_baseband_i_sfix16[9]
    SLICE_X68Y30         FDRE                                         r  sdr/PDM_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.898     1.842    sdr/dout_reg_0
    SLICE_X68Y30         FDRE                                         r  sdr/PDM_in_reg[9]/C
                         clock pessimism              0.342     2.183    
                         clock uncertainty            0.204     2.387    
    SLICE_X68Y30         FDRE (Hold_fdre_C_D)         0.012     2.399    sdr/PDM_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sdr/PDM_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.141ns (5.977%)  route 2.218ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=457, routed)         0.643     0.469    sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X75Y28         FDRE                                         r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.141     0.610 r  sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/DOUT_reg[0]/Q
                         net (fo=5, routed)           2.218     2.829    sdr/cic_baseband_i_sfix16[0]
    SLICE_X65Y28         FDRE                                         r  sdr/PDM_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.027     0.559    sdr/clk_out3
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.615 r  sdr/PDM_in[15]_i_2/O
                         net (fo=1, routed)           0.300     0.915    sdr_n_10
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     0.944 r  PDM_in_reg[15]_i_1/O
                         net (fo=82, routed)          0.896     1.840    sdr/dout_reg_0
    SLICE_X65Y28         FDRE                                         r  sdr/PDM_in_reg[0]/C
                         clock pessimism              0.342     2.181    
                         clock uncertainty            0.204     2.385    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.061     2.446    sdr/PDM_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_op2_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 0.484ns (6.373%)  route 7.110ns (93.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.541ns = ( 20.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.926     8.990    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X44Y35         FDCE                                         f  core_0/id_ex_0/o_op2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.400    20.541    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_op2_reg[19]/C
                         clock pessimism              0.811    21.352    
                         clock uncertainty           -0.084    21.269    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    20.938    core_0/id_ex_0/o_op2_reg[19]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_rd_code_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 0.484ns (6.373%)  route 7.110ns (93.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.541ns = ( 20.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.926     8.990    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X44Y35         FDCE                                         f  core_0/id_ex_0/o_rd_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.400    20.541    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_rd_code_reg[1]/C
                         clock pessimism              0.811    21.352    
                         clock uncertainty           -0.084    21.269    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    20.938    core_0/id_ex_0/o_rd_code_reg[1]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_rd_code_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 0.484ns (6.373%)  route 7.110ns (93.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.541ns = ( 20.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.926     8.990    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X44Y35         FDCE                                         f  core_0/id_ex_0/o_rd_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.400    20.541    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_rd_code_reg[2]/C
                         clock pessimism              0.811    21.352    
                         clock uncertainty           -0.084    21.269    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    20.938    core_0/id_ex_0/o_rd_code_reg[2]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_rd_code_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 0.484ns (6.373%)  route 7.110ns (93.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.541ns = ( 20.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.926     8.990    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X44Y35         FDCE                                         f  core_0/id_ex_0/o_rd_code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.400    20.541    core_0/id_ex_0/clk_out3
    SLICE_X44Y35         FDCE                                         r  core_0/id_ex_0/o_rd_code_reg[3]/C
                         clock pessimism              0.811    21.352    
                         clock uncertainty           -0.084    21.269    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.331    20.938    core_0/id_ex_0/o_rd_code_reg[3]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.952ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_rd_code_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.484ns (6.376%)  route 7.107ns (93.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.541ns = ( 20.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.922     8.986    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X45Y35         FDCE                                         f  core_0/id_ex_0/o_rd_code_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.400    20.541    core_0/id_ex_0/clk_out3
    SLICE_X45Y35         FDCE                                         r  core_0/id_ex_0/o_rd_code_reg[0]/C
                         clock pessimism              0.811    21.352    
                         clock uncertainty           -0.084    21.269    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.331    20.938    core_0/id_ex_0/o_rd_code_reg[0]
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 11.952    

Slack (MET) :             12.064ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_op2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 0.484ns (6.471%)  route 6.995ns (93.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 20.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.811     8.875    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X44Y36         FDCE                                         f  core_0/id_ex_0/o_op2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.401    20.542    core_0/id_ex_0/clk_out3
    SLICE_X44Y36         FDCE                                         r  core_0/id_ex_0/o_op2_reg[2]/C
                         clock pessimism              0.811    21.353    
                         clock uncertainty           -0.084    21.270    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.331    20.939    core_0/id_ex_0/o_op2_reg[2]
  -------------------------------------------------------------------
                         required time                         20.939    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 12.064    

Slack (MET) :             12.064ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_op3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 0.484ns (6.471%)  route 6.995ns (93.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 20.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.811     8.875    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X44Y36         FDCE                                         f  core_0/id_ex_0/o_op3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.401    20.542    core_0/id_ex_0/clk_out3
    SLICE_X44Y36         FDCE                                         r  core_0/id_ex_0/o_op3_reg[2]/C
                         clock pessimism              0.811    21.353    
                         clock uncertainty           -0.084    21.270    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.331    20.939    core_0/id_ex_0/o_op3_reg[2]
  -------------------------------------------------------------------
                         required time                         20.939    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 12.064    

Slack (MET) :             12.108ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/registers_0/genblk2[5].reg_stack_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 0.484ns (6.510%)  route 6.951ns (93.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 20.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.766     8.830    core_0/registers_0/genblk2[0].reg_stack_reg[0][0]_0
    SLICE_X37Y32         FDCE                                         f  core_0/registers_0/genblk2[5].reg_stack_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.401    20.542    core_0/registers_0/clk_out3
    SLICE_X37Y32         FDCE                                         r  core_0/registers_0/genblk2[5].reg_stack_reg[5][3]/C
                         clock pessimism              0.811    21.353    
                         clock uncertainty           -0.084    21.270    
    SLICE_X37Y32         FDCE (Recov_fdce_C_CLR)     -0.331    20.939    core_0/registers_0/genblk2[5].reg_stack_reg[5][3]
  -------------------------------------------------------------------
                         required time                         20.939    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 12.108    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/ex_wb_0/o_wb_rd_code_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.484ns (6.562%)  route 6.892ns (93.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 20.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.708     8.772    core_0/ex_wb_0/o_wb_rd_vld_reg_2
    SLICE_X47Y38         FDCE                                         f  core_0/ex_wb_0/o_wb_rd_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.401    20.542    core_0/ex_wb_0/clk_out3
    SLICE_X47Y38         FDCE                                         r  core_0/ex_wb_0/o_wb_rd_code_reg[1]/C
                         clock pessimism              0.811    21.353    
                         clock uncertainty           -0.084    21.270    
    SLICE_X47Y38         FDCE (Recov_fdce_C_CLR)     -0.331    20.939    core_0/ex_wb_0/o_wb_rd_code_reg[1]
  -------------------------------------------------------------------
                         required time                         20.939    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/memctrl_0/memctrl_sign_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_1 rise@20.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.484ns (6.562%)  route 6.892ns (93.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 20.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.881     4.315    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -1.642 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -0.202    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.121 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.516     1.395    bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X20Y27         FDRE                                         r  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.379     1.774 f  bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=54, routed)          2.185     3.959    bus_0/dl
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.105     4.064 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        4.708     8.772    core_0/memctrl_0/memctrl_size_reg[0]_2
    SLICE_X47Y38         FDCE                                         f  core_0/memctrl_0/memctrl_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    C19                                               0.000    20.000 r  gclk (IN)
                         net (fo=0)                   0.000    20.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         1.368    21.368 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           2.416    23.784    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    17.691 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    19.064    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.141 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        1.401    20.542    core_0/memctrl_0/clk_out3
    SLICE_X47Y38         FDCE                                         r  core_0/memctrl_0/memctrl_sign_reg/C
                         clock pessimism              0.811    21.353    
                         clock uncertainty           -0.084    21.270    
    SLICE_X47Y38         FDCE (Recov_fdce_C_CLR)     -0.331    20.939    core_0/memctrl_0/memctrl_sign_reg
  -------------------------------------------------------------------
                         required time                         20.939    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 12.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dl1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_0/id_ex_0/o_wb_rd_code_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.750%)  route 0.334ns (64.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.430ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.624     0.450    clk_50m
    SLICE_X53Y35         FDRE                                         r  dl1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     0.591 f  dl1_reg/Q
                         net (fo=2, routed)           0.135     0.726    bus_0/dl1
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.771 f  bus_0/pc[31]_i_3/O
                         net (fo=1287, routed)        0.200     0.971    core_0/id_ex_0/o_shift_reg[0]_rep__0_0
    SLICE_X51Y35         FDCE                                         f  core_0/id_ex_0/o_wb_rd_code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.898     0.430    core_0/id_ex_0/clk_out3
    SLICE_X51Y35         FDCE                                         r  core_0/id_ex_0/o_wb_rd_code_reg[3]/C
                         clock pessimism              0.286     0.715    
    SLICE_X51Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.623    core_0/id_ex_0/o_wb_rd_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X12Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.902     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.057     0.490    
    SLICE_X12Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.251%)  route 0.218ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.218     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X14Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.903     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.057     0.491    
    SLICE_X14Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.251%)  route 0.218ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.410     1.681    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -0.695 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.200    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.174 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.629     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDPE (Prop_fdpe_C_Q)         0.141     0.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.218     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X14Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C19                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1
    C19                  IBUF (Prop_ibuf_I_O)         0.459     0.459 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.666     2.125    sdr/my_SDR_v1_clk_wiz_0/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -1.036 r  sdr/my_SDR_v1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.497    sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.468 r  sdr/my_SDR_v1_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4681, routed)        0.903     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.057     0.491    
    SLICE_X14Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.694ns (23.829%)  route 2.218ns (76.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X16Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.694ns (23.829%)  route 2.218ns (76.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X16Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.694ns (23.829%)  route 2.218ns (76.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X16Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.694ns (23.829%)  route 2.218ns (76.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X16Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.694ns (23.829%)  route 2.218ns (76.171%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X16Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.694ns (23.853%)  route 2.215ns (76.147%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 29.679    

Slack (MET) :             29.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.694ns (23.853%)  route 2.215ns (76.147%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 29.679    

Slack (MET) :             29.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.694ns (23.853%)  route 2.215ns (76.147%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 29.679    

Slack (MET) :             29.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.694ns (23.853%)  route 2.215ns (76.147%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 29.679    

Slack (MET) :             29.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.694ns (23.853%)  route 2.215ns (76.147%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.527     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.379     3.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.936     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.105     4.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y15         LUT4 (Prop_lut4_I3_O)        0.105     5.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.129     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X18Y15         LUT1 (Prop_lut1_I0_O)        0.105     5.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     6.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.409    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.306    36.163    
                         clock uncertainty           -0.035    36.128    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.331    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 29.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.170%)  route 0.129ns (47.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y26          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X8Y26          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.382     1.421    
    SLICE_X8Y26          FDPE (Remov_fdpe_C_PRE)     -0.071     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.170%)  route 0.129ns (47.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.382     1.421    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.170%)  route 0.129ns (47.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.382     1.421    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.170%)  route 0.129ns (47.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y26          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X9Y26          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.382     1.421    
    SLICE_X9Y26          FDPE (Remov_fdpe_C_PRE)     -0.095     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.170%)  route 0.129ns (47.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y26          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X9Y26          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.382     1.421    
    SLICE_X9Y26          FDPE (Remov_fdpe_C_PRE)     -0.095     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.898%)  route 0.212ns (60.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.212     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.361     1.442    
    SLICE_X8Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.898%)  route 0.212ns (60.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.212     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.361     1.442    
    SLICE_X8Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.898%)  route 0.212ns (60.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.212     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.899     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.361     1.442    
    SLICE_X8Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.292%)  route 0.192ns (57.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.192     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.382     1.424    
    SLICE_X10Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.292%)  route 0.192ns (57.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.192     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.382     1.424    
    SLICE_X10Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.386    





