

================================================================
== Vitis HLS Report for 'backward_1_Pipeline_VITIS_LOOP_78_212'
================================================================
* Date:           Mon Dec 26 02:54:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.585 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      334|      334|  1.670 us|  1.670 us|  334|  334|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_2  |      332|      332|        81|          4|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    465|    -|
|Register         |        -|    -|    1363|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1363|    752|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_276_p2         |         +|   0|  0|   7|           7|           1|
    |add_ln81_fu_270_p2         |         +|   0|  0|   9|           9|           9|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln78_fu_225_p2        |      icmp|   0|  0|   4|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln81_fu_236_p2         |       xor|   0|  0|   8|           7|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  31|          32|          29|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                 |  21|          5|    1|          5|
    |ap_done_int                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20                                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                                        |   9|          2|    7|         14|
    |grp_fu_200_p0                                             |  21|          5|   32|        160|
    |grp_fu_200_p1                                             |  21|          5|   32|        160|
    |grp_fu_205_p0                                             |  21|          5|   32|        160|
    |grp_fu_205_p1                                             |  21|          5|   32|        160|
    |grp_fu_209_p0                                             |  21|          5|   32|        160|
    |grp_fu_209_p1                                             |  21|          5|   32|        160|
    |grp_fu_213_p0                                             |  21|          5|   32|        160|
    |grp_fu_213_p1                                             |  21|          5|   32|        160|
    |j_7_fu_68                                                 |   9|          2|    7|         14|
    |net_next_next_next_next_first_node2_first_param_address0  |  21|          5|   10|         50|
    |net_next_next_next_next_first_node2_first_param_address1  |  21|          5|   10|         50|
    |out_grad_x2_blk_n                                         |   9|          2|    1|          2|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     | 465|        107|  315|       1461|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln81_reg_422                                                |   9|   0|    9|          0|
    |ap_CS_fsm                                                       |   4|   0|    4|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                |   1|   0|    1|          0|
    |grad_x_j_4_1_reg_522                                            |  32|   0|   32|          0|
    |grad_x_j_4_2_reg_527                                            |  32|   0|   32|          0|
    |grad_x_j_4_3_reg_532                                            |  32|   0|   32|          0|
    |grad_x_j_4_4_reg_537                                            |  32|   0|   32|          0|
    |grad_x_j_4_5_reg_542                                            |  32|   0|   32|          0|
    |grad_x_j_4_6_reg_547                                            |  32|   0|   32|          0|
    |grad_x_j_4_7_reg_552                                            |  32|   0|   32|          0|
    |grad_x_j_4_reg_517                                              |  32|   0|   32|          0|
    |icmp_ln78_reg_377                                               |   1|   0|    1|          0|
    |j_7_fu_68                                                       |   7|   0|    7|          0|
    |j_reg_369                                                       |   7|   0|    7|          0|
    |mul18_i_i_1_reg_482                                             |  32|   0|   32|          0|
    |mul18_i_i_2_reg_487                                             |  32|   0|   32|          0|
    |mul18_i_i_3_reg_492                                             |  32|   0|   32|          0|
    |mul18_i_i_4_reg_497                                             |  32|   0|   32|          0|
    |mul18_i_i_5_reg_502                                             |  32|   0|   32|          0|
    |mul18_i_i_6_reg_507                                             |  32|   0|   32|          0|
    |mul18_i_i_7_reg_512                                             |  32|   0|   32|          0|
    |mul18_i_i_reg_477                                               |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_1_reg_402  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_2_reg_427  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_3_reg_432  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_4_reg_447  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_5_reg_452  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_6_reg_467  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_7_reg_472  |  32|   0|   32|          0|
    |net_next_next_next_next_first_node2_first_param_load_reg_397    |  32|   0|   32|          0|
    |xor_ln81_reg_386                                                |   7|   0|    7|          0|
    |zext_ln81_8_cast_reg_407                                        |   7|   0|    8|          1|
    |icmp_ln78_reg_377                                               |  64|  32|    1|          0|
    |mul18_i_i_1_reg_482                                             |  64|  32|   32|          0|
    |mul18_i_i_2_reg_487                                             |  64|  32|   32|          0|
    |mul18_i_i_3_reg_492                                             |  64|  32|   32|          0|
    |mul18_i_i_4_reg_497                                             |  64|  32|   32|          0|
    |mul18_i_i_5_reg_502                                             |  64|  32|   32|          0|
    |mul18_i_i_6_reg_507                                             |  64|  32|   32|          0|
    |mul18_i_i_7_reg_512                                             |  64|  32|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |1363| 256| 1077|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                         RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                                    |   in|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|ap_rst                                                    |   in|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|ap_start                                                  |   in|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|ap_done                                                   |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|ap_idle                                                   |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|ap_ready                                                  |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_598_p_din0                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_598_p_din1                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_598_p_opcode                                       |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_598_p_dout0                                        |   in|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_598_p_ce                                           |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_602_p_din0                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_602_p_din1                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_602_p_opcode                                       |  out|    2|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_602_p_dout0                                        |   in|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_602_p_ce                                           |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_606_p_din0                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_606_p_din1                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_606_p_dout0                                        |   in|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_606_p_ce                                           |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_610_p_din0                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_610_p_din1                                         |  out|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_610_p_dout0                                        |   in|   32|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grp_fu_610_p_ce                                           |  out|    1|  ap_ctrl_hs|            backward.1_Pipeline_VITIS_LOOP_78_212|  return value|
|grad_y_load                                               |   in|   32|     ap_none|                                      grad_y_load|        scalar|
|grad_y_load_1                                             |   in|   32|     ap_none|                                    grad_y_load_1|        scalar|
|grad_y_load_2                                             |   in|   32|     ap_none|                                    grad_y_load_2|        scalar|
|grad_y_load_3                                             |   in|   32|     ap_none|                                    grad_y_load_3|        scalar|
|grad_y_load_5                                             |   in|   32|     ap_none|                                    grad_y_load_5|        scalar|
|grad_y_load_8                                             |   in|   32|     ap_none|                                    grad_y_load_8|        scalar|
|grad_y_load_6                                             |   in|   32|     ap_none|                                    grad_y_load_6|        scalar|
|grad_y_load_7                                             |   in|   32|     ap_none|                                    grad_y_load_7|        scalar|
|out_grad_x2_din                                           |  out|   32|     ap_fifo|                                      out_grad_x2|       pointer|
|out_grad_x2_full_n                                        |   in|    1|     ap_fifo|                                      out_grad_x2|       pointer|
|out_grad_x2_write                                         |  out|    1|     ap_fifo|                                      out_grad_x2|       pointer|
|net_next_next_next_next_first_node2_first_param_address0  |  out|   10|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce0       |  out|    1|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q0        |   in|   32|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_address1  |  out|   10|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_ce1       |  out|    1|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
|net_next_next_next_next_first_node2_first_param_q1        |   in|   32|   ap_memory|  net_next_next_next_next_first_node2_first_param|         array|
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

