# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do clk_generator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/dsd assignment/clk_generator/clk_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work D:/dsd assignment/clk_generator/clk_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_generator
# -- Compiling architecture behavioral of clk_generator
# End time: 15:17:52 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/dsd assignment/clk_generator/simulation/modelsim/clk_generator.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Nov 07,2019
# vcom -reportprogress 300 -93 -work work D:/dsd assignment/clk_generator/simulation/modelsim/clk_generator.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_generator_vhd_tst
# -- Compiling architecture clk_generator_arch of clk_generator_vhd_tst
# End time: 15:17:52 on Nov 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  clk_generatorTB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" clk_generatorTB 
# Start time: 15:17:52 on Nov 07,2019
# ** Error: (vsim-3170) Could not find 'clk_generatorTB'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/fiftyfivenm
#             D:/dsd assignment/clk_generator/simulation/modelsim/rtl_work
#             D:/dsd assignment/clk_generator/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./clk_generator_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.clk_generator_vhd_tst
# vsim work.clk_generator_vhd_tst 
# Start time: 15:17:52 on Nov 07,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clk_generator_vhd_tst(clk_generator_arch)
# Loading work.clk_generator(behavioral)
add wave -position end  sim:/clk_generator_vhd_tst/clk1
add wave -position end  sim:/clk_generator_vhd_tst/newclock
add wave -position end  sim:/clk_generator_vhd_tst/pause
force -freeze sim:/clk_generator_vhd_tst/clk1 1 0, 0 {50 ps} -r 100
force -freeze sim:/clk_generator_vhd_tst/pause 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:21:28 on Nov 07,2019, Elapsed time: 0:03:36
# Errors: 1, Warnings: 0
