// Seed: 471786298
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  final begin
    id_3 <= 1;
  end
  task id_6;
    id_7(1);
  endtask
  module_0(
      id_4, id_6, id_7
  );
  wire id_8;
  and (id_1, id_4, id_2);
endmodule
