

================================================================
== Vivado HLS Report for 'L_drain_IO_L3_out'
================================================================
* Date:           Mon Jun 14 19:29:26 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      221| 0.370 us | 0.737 us |  111|  221|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |      110|      220|  10 ~ 20 |          -|          -|      11|    no    |
        | + Loop 1.1  |        7|       17|         8|          1|          1| 1 ~ 11 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %L, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%L_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %L_offset)" [src/kernel_kernel.cpp:548]   --->   Operation 15 'read' 'L_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %L_offset_read, i32 2, i32 63)" [src/kernel_kernel.cpp:548]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln548_cast_i = zext i62 %tmp to i63" [src/kernel_kernel.cpp:548]   --->   Operation 17 'zext' 'zext_ln548_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %L, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %.loopexit" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_094_0_i = phi i4 [ 0, %entry ], [ %c0_V, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'p_094_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln555 = icmp eq i4 %p_094_0_i, -5" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 22 'icmp' 'icmp_ln555' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.33ns)   --->   "%c0_V = add i4 %p_094_0_i, 1" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 24 'add' 'c0_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln555, label %.exit, label %.preheader.preheader.i" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i4 %p_094_0_i to i5" [src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777]   --->   Operation 26 'zext' 'zext_ln555' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_094_0_i, i4 0)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 27 'bitconcatenate' 'shl_ln_i' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i8 %shl_ln_i to i9" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 28 'zext' 'zext_ln1352' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1352_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %p_094_0_i, i2 0)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 29 'bitconcatenate' 'shl_ln1352_1_i' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i6 %shl_ln1352_1_i to i9" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 30 'zext' 'zext_ln1352_1' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%ret_V = sub i9 %zext_ln1352, %zext_ln1352_1" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 31 'sub' 'ret_V' <Predicate = (!icmp_ln555)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i9 %ret_V to i37" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 32 'sext' 'sext_ln1352' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V = zext i37 %sext_ln1352 to i38" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 33 'zext' 'lhs_V' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 34 'br' <Predicate = (!icmp_ln555)> <Delay = 0.60>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:777]   --->   Operation 35 'ret' <Predicate = (icmp_ln555)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_065_0_in_i = phi i5 [ %c1_V, %hls_label_1 ], [ %zext_ln555, %.preheader.preheader.i ]"   --->   Operation 36 'phi' 'p_065_0_in_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.63ns)   --->   "%icmp_ln557 = icmp eq i5 %p_065_0_in_i, 11" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 37 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 11, i64 0)"   --->   Operation 38 'speclooptripcount' 'empty_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln557, label %.loopexit.loopexit, label %hls_label_1" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.34ns)   --->   "%c1_V = add i5 %p_065_0_in_i, 1" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 40 'add' 'c1_V' <Predicate = (!icmp_ln557)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = zext i5 %c1_V to i38" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 41 'zext' 'rhs_V' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.66ns)   --->   "%ret_V_1 = add nsw i38 %rhs_V, %lhs_V" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 42 'add' 'ret_V_1' <Predicate = (!icmp_ln557)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln565 = zext i38 %ret_V_1 to i63" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 43 'zext' 'zext_ln565' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.82ns)   --->   "%add_ln565 = add i63 %zext_ln548_cast_i, %zext_ln565" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 44 'add' 'add_ln565' <Predicate = (!icmp_ln557)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln565_1 = zext i63 %add_ln565 to i64" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 45 'zext' 'zext_ln565_1' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%L_addr = getelementptr float* %L, i64 %zext_ln565_1" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 46 'getelementptr' 'L_addr' <Predicate = (!icmp_ln557)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 47 [1/1] (1.21ns)   --->   "%tmp_1063 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_L_drain_local_in_V)" [src/kernel_kernel.cpp:564->src/kernel_kernel.cpp:777]   --->   Operation 47 'read' 'tmp_1063' <Predicate = (!icmp_ln557)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 48 [1/1] (2.43ns)   --->   "%L_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %L_addr, i32 1)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 48 'writereq' 'L_addr_i_req' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 49 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %L_addr, float %tmp_1063, i4 -1)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 49 'write' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 50 [5/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 50 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 51 [4/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 51 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 52 [3/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 52 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 53 [2/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 53 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 54 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:558->src/kernel_kernel.cpp:777]   --->   Operation 55 'specpipeline' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_10 : Operation 56 [1/5] (2.43ns)   --->   "%L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)" [src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777]   --->   Operation 56 'writeresp' 'L_addr_i_resp' <Predicate = (!icmp_ln557)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty_527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i)" [src/kernel_kernel.cpp:567->src/kernel_kernel.cpp:777]   --->   Operation 57 'specregionend' 'empty_527' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777]   --->   Operation 58 'br' <Predicate = (!icmp_ln557)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read on port 'L_offset' (src/kernel_kernel.cpp:548) [7]  (1.22 ns)

 <State 2>: 0.884ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln555', src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777) [15]  (0.656 ns)
	blocking operation 0.228 ns on control path)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('zext_ln555', src/kernel_kernel.cpp:555->src/kernel_kernel.cpp:777) ('c1.V', src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777) [30]  (0 ns)
	'add' operation ('c1.V', src/kernel_kernel.cpp:557->src/kernel_kernel.cpp:777) [35]  (0.341 ns)
	'add' operation ('ret.V', src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [40]  (0.665 ns)
	'add' operation ('add_ln565', src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [42]  (0.825 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [45]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus write on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [46]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus access on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [47]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus access on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [47]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus access on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [47]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus access on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [47]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus access on port 'L' (src/kernel_kernel.cpp:565->src/kernel_kernel.cpp:777) [47]  (2.43 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
