{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 12 23:11:48 2018 " "Info: Processing started: Fri Jan 12 23:11:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_memory -c my_memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off my_memory -c my_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mega_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mega_memory " "Info: Found entity 1: mega_memory" {  } { { "mega_memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/mega_memory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Info: Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"scfifo:scfifo_component\"" {  } { { "memory.v" "scfifo_component" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"scfifo:scfifo_component\"" {  } { { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:scfifo_component " "Info: Instantiated megafunction \"scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mg31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_mg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mg31 " "Info: Found entity 1: scfifo_mg31" {  } { { "db/scfifo_mg31.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/scfifo_mg31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mg31 scfifo:scfifo_component\|scfifo_mg31:auto_generated " "Info: Elaborating entity \"scfifo_mg31\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/90sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tm31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_tm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tm31 " "Info: Found entity 1: a_dpfifo_tm31" {  } { { "db/a_dpfifo_tm31.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_dpfifo_tm31.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tm31 scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo " "Info: Elaborating entity \"a_dpfifo_tm31\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\"" {  } { { "db/scfifo_mg31.tdf" "dpfifo" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/scfifo_mg31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Info: Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_fefifo_s7f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state " "Info: Elaborating entity \"a_fefifo_s7f\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_tm31.tdf" "fifo_state" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_dpfifo_tm31.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0l7 " "Info: Found entity 1: cntr_0l7" {  } { { "db/cntr_0l7.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/cntr_0l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0l7 scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_0l7:count_usedw " "Info: Elaborating entity \"cntr_0l7\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_0l7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_fefifo_s7f.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_i111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_i111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_i111 " "Info: Found entity 1: dpram_i111" {  } { { "db/dpram_i111.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/dpram_i111.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_i111 scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram " "Info: Elaborating entity \"dpram_i111\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\"" {  } { { "db/a_dpfifo_tm31.tdf" "FIFOram" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_dpfifo_tm31.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0k1 " "Info: Found entity 1: altsyncram_c0k1" {  } { { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c0k1 scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2 " "Info: Elaborating entity \"altsyncram_c0k1\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\"" {  } { { "db/dpram_i111.tdf" "altsyncram2" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/dpram_i111.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Info: Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/cntr_kkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_kkb:rd_ptr_count " "Info: Elaborating entity \"cntr_kkb\" for hierarchy \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_kkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tm31.tdf" "rd_ptr_count" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_dpfifo_tm31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info: Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 12 23:11:50 2018 " "Info: Processing ended: Fri Jan 12 23:11:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
