
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 92300 103020 )
trackPts:    12
defvias:     4
#components: 993
#terminals:  55
#snets:      2
#nets:       391

reading guide ...

#guides:     2234
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 150

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 11957
mcon shape region query size = 10453
met1 shape region query size = 2636
via shape region query size = 300
met2 shape region query size = 176
via2 shape region query size = 300
met3 shape region query size = 169
via3 shape region query size = 300
met4 shape region query size = 98
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 488 pins
  complete 100 unique inst patterns
  complete 144 unique inst patterns
  complete 251 groups
Expt1 runtime (pin-level access point gen): 2.2757
Expt2 runtime (design-level access pattern gen): 0.395477
#scanned instances     = 993
#unique  instances     = 150
#stdCellGenAp          = 3373
#stdCellValidPlanarAp  = 130
#stdCellValidViaAp     = 2170
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 15.68 (MB), peak = 15.77 (MB)

post process guides ...
GCELLGRID X 0 DO 14 STEP 6900 ;
GCELLGRID Y 0 DO 13 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 858
mcon guide region query size = 0
met1 guide region query size = 595
via guide region query size = 0
met2 guide region query size = 304
via2 guide region query size = 0
met3 guide region query size = 19
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1162 vertical wires in 1 frboxes and 614 horizontal wires in 1 frboxes.
Done with 111 vertical wires in 1 frboxes and 168 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19.48 (MB), peak = 22.32 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19.49 (MB), peak = 22.32 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 31.71 (MB)
    completing 20% with 31 violations
    elapsed time = 00:00:02, memory = 39.12 (MB)
    completing 30% with 51 violations
    elapsed time = 00:00:03, memory = 36.91 (MB)
    completing 40% with 67 violations
    elapsed time = 00:00:04, memory = 44.28 (MB)
  number of violations = 112
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 383.97 (MB), peak = 384.04 (MB)
total wire length = 7464 um
total wire length on LAYER li1 = 15 um
total wire length on LAYER met1 = 3860 um
total wire length on LAYER met2 = 3489 um
total wire length on LAYER met3 = 98 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2234
up-via summary (total 2234):

-----------------------
 FR_MASTERSLICE       0
            li1    1182
           met1    1031
           met2      21
           met3       0
           met4       0
-----------------------
                   2234


start 1st optimization iteration ...
    completing 10% with 112 violations
    elapsed time = 00:00:00, memory = 388.68 (MB)
    completing 20% with 112 violations
    elapsed time = 00:00:00, memory = 388.88 (MB)
    completing 30% with 112 violations
    elapsed time = 00:00:00, memory = 392.20 (MB)
    completing 40% with 112 violations
    elapsed time = 00:00:00, memory = 394.26 (MB)
    completing 50% with 110 violations
    elapsed time = 00:00:00, memory = 396.40 (MB)
    completing 60% with 110 violations
    elapsed time = 00:00:01, memory = 410.92 (MB)
    completing 70% with 99 violations
    elapsed time = 00:00:02, memory = 404.34 (MB)
    completing 80% with 99 violations
    elapsed time = 00:00:02, memory = 405.75 (MB)
    completing 90% with 90 violations
    elapsed time = 00:00:05, memory = 420.02 (MB)
    completing 100% with 57 violations
    elapsed time = 00:00:05, memory = 391.77 (MB)
  number of violations = 57
cpu time = 00:00:06, elapsed time = 00:00:05, memory = 391.77 (MB), peak = 427.99 (MB)
total wire length = 7410 um
total wire length on LAYER li1 = 10 um
total wire length on LAYER met1 = 3843 um
total wire length on LAYER met2 = 3453 um
total wire length on LAYER met3 = 102 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2242
up-via summary (total 2242):

-----------------------
 FR_MASTERSLICE       0
            li1    1177
           met1    1044
           met2      21
           met3       0
           met4       0
-----------------------
                   2242


start 2nd optimization iteration ...
    completing 10% with 57 violations
    elapsed time = 00:00:00, memory = 391.77 (MB)
    completing 20% with 57 violations
    elapsed time = 00:00:00, memory = 391.77 (MB)
    completing 30% with 57 violations
    elapsed time = 00:00:00, memory = 391.77 (MB)
    completing 40% with 57 violations
    elapsed time = 00:00:00, memory = 395.90 (MB)
    completing 50% with 51 violations
    elapsed time = 00:00:00, memory = 403.06 (MB)
    completing 60% with 51 violations
    elapsed time = 00:00:00, memory = 408.99 (MB)
    completing 70% with 45 violations
    elapsed time = 00:00:00, memory = 417.16 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:02, memory = 432.37 (MB)
    completing 90% with 36 violations
    elapsed time = 00:00:04, memory = 442.50 (MB)
    completing 100% with 40 violations
    elapsed time = 00:00:04, memory = 409.13 (MB)
  number of violations = 40
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 409.13 (MB), peak = 442.73 (MB)
total wire length = 7377 um
total wire length on LAYER li1 = 11 um
total wire length on LAYER met1 = 3813 um
total wire length on LAYER met2 = 3452 um
total wire length on LAYER met3 = 99 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2240
up-via summary (total 2240):

-----------------------
 FR_MASTERSLICE       0
            li1    1183
           met1    1036
           met2      21
           met3       0
           met4       0
-----------------------
                   2240


start 3rd optimization iteration ...
    completing 10% with 40 violations
    elapsed time = 00:00:00, memory = 409.13 (MB)
    completing 20% with 27 violations
    elapsed time = 00:00:02, memory = 447.20 (MB)
    completing 30% with 16 violations
    elapsed time = 00:00:02, memory = 425.29 (MB)
    completing 40% with 11 violations
    elapsed time = 00:00:03, memory = 438.19 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 410.77 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 411.54 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 411.80 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 411.80 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 412.32 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.70 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.47 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.67 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.67 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.67 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.67 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.67 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.67 (MB), peak = 456.30 (MB)
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260


complete detail routing
total wire length = 7342 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3677 um
total wire length on LAYER met2 = 3527 um
total wire length on LAYER met3 = 128 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2260
up-via summary (total 2260):

-----------------------
 FR_MASTERSLICE       0
            li1    1179
           met1    1048
           met2      33
           met3       0
           met4       0
-----------------------
                   2260

cpu time = 00:00:25, elapsed time = 00:00:21, memory = 414.67 (MB), peak = 456.30 (MB)

post processing ...

Runtime taken (hrt): 25.4789
