

================================================================
== Vivado HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Tue May 21 08:04:37 2019

* Version:        2019.2.0 (Build 2547110 on Sun May 19 23:20:49 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     7.061|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  2070609|    5|  2070609|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name | min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Border_L  |    0|  2070604|         5|          1|          1| 0 ~ 2070601 |    yes   |
        +------------+-----+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_edge_pix = alloca i32"   --->   Operation 11 'alloca' 'r_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_out = alloca i32"   --->   Operation 12 'alloca' 'pix_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_out_1 = alloca i32"   --->   Operation 13 'alloca' 'pix_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%borderbuf = alloca [1910 x i32], align 16" [convolution.cpp:158->convolution.cpp:271]   --->   Operation 14 'alloca' 'borderbuf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_1 : Operation 15 [1/1] (2.91ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 15 'read' 'width_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 16 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 17 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 21 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln218 = add nsw i32 %width_read, -11" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 27 'add' 'add_ln218' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %width_read, -6" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 28 'add' 'add_ln225' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (2.55ns)   --->   "%add_ln208 = add nsw i32 %height_read, -5" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 29 'add' 'add_ln208' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 30 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln204, %hls_label_0_end ]" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i6_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln204_2, %hls_label_0_end ]" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 33 'phi' 'i6_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i11 [ 0, %entry ], [ %j, %hls_label_0_end ]"   --->   Operation 34 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i11 %i6_0_i_i_i to i32" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 35 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.88ns)   --->   "%icmp_ln208 = icmp eq i11 %i6_0_i_i_i, 0" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 36 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln208_1 = icmp ugt i11 %i6_0_i_i_i, 5" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 37 'icmp' 'icmp_ln208_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln208_2 = icmp slt i32 %zext_ln204_1, %add_ln208" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 38 'icmp' 'icmp_ln208_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln208 = and i1 %icmp_ln208_2, %icmp_ln208_1" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 39 'and' 'and_ln208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %icmp_ln208, %and_ln208" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 40 'or' 'or_ln208' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i11 %j_0_i_i_i to i32" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 41 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln205 = icmp slt i32 %zext_ln205, %width_read" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 42 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.77ns)   --->   "%icmp_ln204 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 43 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln204 = add i64 %indvar_flatten, 1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 44 'add' 'add_ln204' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln204, label %.exit, label %hls_label_0_begin" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln204_1 = add i11 %i6_0_i_i_i, 1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 46 'add' 'add_ln204_1' <Predicate = (!icmp_ln204)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i11 %add_ln204_1 to i32" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 47 'zext' 'zext_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln204 = select i1 %icmp_ln205, i11 %j_0_i_i_i, i11 0" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 48 'select' 'select_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln208_3 = icmp eq i11 %add_ln204_1, 0" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 49 'icmp' 'icmp_ln208_3' <Predicate = (!icmp_ln204)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln208_4 = icmp ugt i11 %add_ln204_1, 5" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 50 'icmp' 'icmp_ln208_4' <Predicate = (!icmp_ln204)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln208_5 = icmp slt i32 %zext_ln204, %add_ln208" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 51 'icmp' 'icmp_ln208_5' <Predicate = (!icmp_ln204)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%and_ln208_1 = and i1 %icmp_ln208_5, %icmp_ln208_4" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 52 'and' 'and_ln208_1' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%or_ln208_1 = or i1 %icmp_ln208_3, %and_ln208_1" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 53 'or' 'or_ln208_1' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln204_1 = select i1 %icmp_ln205, i1 %or_ln208, i1 %or_ln208_1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 54 'select' 'select_ln204_1' <Predicate = (!icmp_ln204)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i11 %select_ln204 to i32" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 55 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln204_2 = select i1 %icmp_ln205, i11 %i6_0_i_i_i, i11 %add_ln204_1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 56 'select' 'select_ln204_2' <Predicate = (!icmp_ln204)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %select_ln204_1, label %._crit_edge6.i.i.i, label %hls_label_0_end" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 57 'br' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln211 = icmp slt i32 %zext_ln204_2, %vconv_xlim_loc_read" [convolution.cpp:211->convolution.cpp:271]   --->   Operation 58 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln204 & select_ln204_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %1, label %._crit_edge9.i.i.i" [convolution.cpp:211->convolution.cpp:271]   --->   Operation 59 'br' <Predicate = (!icmp_ln204 & select_ln204_1)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln218 = icmp eq i32 %zext_ln204_2, %add_ln218" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 60 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln204 & select_ln204_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln225 = icmp slt i32 %zext_ln204_2, %add_ln225" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 61 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln204)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.63ns)   --->   "%j = add i11 %select_ln204, 1" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 62 'add' 'j' <Predicate = (!icmp_ln204)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 63 [1/1] (2.91ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vconv_V)" [convolution.cpp:212->convolution.cpp:271]   --->   Operation 63 'read' 'tmp' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %tmp, i32* %r_edge_pix" [convolution.cpp:214->convolution.cpp:271]   --->   Operation 64 'store' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i11 %select_ln204 to i64" [convolution.cpp:213->convolution.cpp:271]   --->   Operation 65 'zext' 'zext_ln213' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%borderbuf_addr = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln213" [convolution.cpp:213->convolution.cpp:271]   --->   Operation 66 'getelementptr' 'borderbuf_addr' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %tmp, i32* %borderbuf_addr, align 4" [convolution.cpp:213->convolution.cpp:271]   --->   Operation 67 'store' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%l_edge_pix_2 = load i32* %r_edge_pix" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 68 'load' 'l_edge_pix_2' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%pix_out_load = load i32* %pix_out" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 69 'load' 'pix_out_load' <Predicate = (select_ln204_1 & !icmp_ln218)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%pix_out_1_load = load i32* %pix_out_1" [convolution.cpp:215->convolution.cpp:271]   --->   Operation 70 'load' 'pix_out_1_load' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln215 = icmp eq i11 %select_ln204, 0" [convolution.cpp:215->convolution.cpp:271]   --->   Operation 71 'icmp' 'icmp_ln215' <Predicate = (select_ln204_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln215 = select i1 %icmp_ln215, i32 %l_edge_pix_2, i32 %pix_out_1_load" [convolution.cpp:215->convolution.cpp:271]   --->   Operation 72 'select' 'select_ln215' <Predicate = (select_ln204_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.69ns)   --->   "%l_edge_pix = select i1 %icmp_ln218, i32 %l_edge_pix_2, i32 %pix_out_load" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 73 'select' 'l_edge_pix' <Predicate = (select_ln204_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %select_ln215, i32* %pix_out_1" [convolution.cpp:221->convolution.cpp:271]   --->   Operation 74 'store' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %l_edge_pix, i32* %pix_out" [convolution.cpp:221->convolution.cpp:271]   --->   Operation 75 'store' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln228 = add i11 %select_ln204, -5" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 76 'add' 'add_ln228' <Predicate = (!icmp_ln204)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i11 %add_ln228 to i64" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 77 'zext' 'zext_ln228' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%borderbuf_addr_1 = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln228" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 78 'getelementptr' 'borderbuf_addr_1' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 79 'load' 'pix_out_7' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>

State 8 <SV = 7> <Delay = 4.23>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%pix_out_4 = load i32* %pix_out" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 80 'load' 'pix_out_4' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%pix_out_6 = load i32* %pix_out_1" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 81 'load' 'pix_out_6' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.88ns)   --->   "%icmp_ln223 = icmp ult i11 %select_ln204, 6" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 82 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln204)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 83 'load' 'pix_out_7' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%xor_ln223 = xor i1 %icmp_ln223, true" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 84 'xor' 'xor_ln223' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%and_ln225 = and i1 %icmp_ln225, %xor_ln223" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 85 'and' 'and_ln225' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%pix_out_8 = select i1 %and_ln225, i32 %pix_out_7, i32 %pix_out_4" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 86 'select' 'pix_out_8' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%pix_out_10 = select i1 %icmp_ln223, i32 %pix_out_6, i32 %pix_out_8" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 87 'select' 'pix_out_10' <Predicate = (!icmp_ln204)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [convolution.cpp:230->convolution.cpp:271]   --->   Operation 88 'write' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Border_L_str)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2070601, i64 0)"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_17_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 91 'specregionbegin' 'tmp_17_i_i' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:207->convolution.cpp:271]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i.i.i" [convolution.cpp:214->convolution.cpp:271]   --->   Operation 93 'br' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [convolution.cpp:221->convolution.cpp:271]   --->   Operation 94 'br' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_9 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [convolution.cpp:230->convolution.cpp:271]   --->   Operation 95 'write' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_17_i_i)" [convolution.cpp:231->convolution.cpp:271]   --->   Operation 96 'specregionend' 'empty_16' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 97 'br' <Predicate = (!icmp_ln204)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 2.91ns
The critical path consists of the following:
	fifo read on port 'width' (convolution.cpp:225->convolution.cpp:271) [15]  (2.91 ns)

 <State 2>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', convolution.cpp:225->convolution.cpp:271) [23]  (5.75 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', convolution.cpp:225->convolution.cpp:271) [23]  (5.75 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', convolution.cpp:225->convolution.cpp:271) [23]  (5.75 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', convolution.cpp:205->convolution.cpp:271) [28]  (0 ns)
	'icmp' operation ('icmp_ln205', convolution.cpp:205->convolution.cpp:271) [36]  (2.47 ns)
	'select' operation ('select_ln204', convolution.cpp:204->convolution.cpp:271) [45]  (0.692 ns)
	'icmp' operation ('icmp_ln211', convolution.cpp:211->convolution.cpp:271) [58]  (2.47 ns)
	blocking operation 1.42 ns on control path)

 <State 6>: 2.91ns
The critical path consists of the following:
	fifo read on port 'vconv_V' (convolution.cpp:212->convolution.cpp:271) [61]  (2.91 ns)

 <State 7>: 4.89ns
The critical path consists of the following:
	'add' operation ('add_ln228', convolution.cpp:228->convolution.cpp:271) [83]  (1.64 ns)
	'getelementptr' operation ('borderbuf_addr_1', convolution.cpp:228->convolution.cpp:271) [85]  (0 ns)
	'load' operation ('pix_out', convolution.cpp:228->convolution.cpp:271) on array 'borderbuf', convolution.cpp:158->convolution.cpp:271 [86]  (3.25 ns)

 <State 8>: 4.23ns
The critical path consists of the following:
	'load' operation ('pix_out', convolution.cpp:228->convolution.cpp:271) on array 'borderbuf', convolution.cpp:158->convolution.cpp:271 [86]  (3.25 ns)
	'select' operation ('pix_out', convolution.cpp:225->convolution.cpp:271) [89]  (0 ns)
	'select' operation ('pix_out', convolution.cpp:223->convolution.cpp:271) [90]  (0.978 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
