
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980440 heartbeat IPC: 3.35521 cumulative IPC: 3.35521 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362391 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 48 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126971 (Simulation time: 0 hr 2 min 29 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26613653 heartbeat IPC: 0.493796 cumulative IPC: 0.270465 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 66549828 heartbeat IPC: 0.2504 cumulative IPC: 0.256749 (Simulation time: 0 hr 4 min 39 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 105091994 heartbeat IPC: 0.259456 cumulative IPC: 0.257825 (Simulation time: 0 hr 6 min 3 sec) 
Finished CPU 0 instructions: 25000000 cycles: 96965041 cumulative IPC: 0.257825 (Simulation time: 0 hr 6 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.257825 instructions: 25000000 cycles: 96965041
cpu0_DTLB TOTAL     ACCESS:    6314400  HIT:    5876817  MISS:     437583
cpu0_DTLB LOAD      ACCESS:    5889543  HIT:    5609357  MISS:     280186
cpu0_DTLB RFO       ACCESS:     424857  HIT:     267460  MISS:     157397
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2991 cycles
cpu0_ITLB TOTAL     ACCESS:    2383426  HIT:    2383426  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383426  HIT:    2383426  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I LOAD      ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437583  HIT:     432153  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280186  HIT:     275500  MISS:       4686
cpu0_STLB RFO       ACCESS:     157397  HIT:     156653  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.107 cycles
cpu0_L1D TOTAL     ACCESS:    6194798  HIT:    4952609  MISS:    1242189
cpu0_L1D LOAD      ACCESS:    5559230  HIT:    4433438  MISS:    1125792
cpu0_L1D RFO       ACCESS:     630165  HIT:     515718  MISS:     114447
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 142.795 cycles
cpu0_L2C TOTAL     ACCESS:    3030292  HIT:    1829305  MISS:    1200987
cpu0_L2C LOAD      ACCESS:    1125786  HIT:     176847  MISS:     948939
cpu0_L2C RFO       ACCESS:     114439  HIT:      77123  MISS:      37316
cpu0_L2C PREFETCH  ACCESS:    1440038  HIT:    1227528  MISS:     212510
cpu0_L2C WRITEBACK ACCESS:     348079  HIT:     346362  MISS:       1717
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1445  MISS:        505
cpu0_L2C PREFETCH  REQUESTED:    1563907  ISSUED:    1486631  USEFUL:      85546  USELESS:     127019
cpu0_L2C AVERAGE MISS LATENCY: 187.883 cycles
LLC TOTAL     ACCESS:    1440243  HIT:     617878  MISS:     822365
LLC LOAD      ACCESS:     948938  HIT:     335659  MISS:     613279
LLC RFO       ACCESS:      37316  HIT:      11063  MISS:      26253
LLC PREFETCH  ACCESS:     215919  HIT:      35544  MISS:     180375
LLC WRITEBACK ACCESS:     237565  HIT:     235350  MISS:       2215
LLC TRANSLATION ACCESS:        505  HIT:        262  MISS:        243
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 246.81 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      88770  ROW_BUFFER_MISS:     730968
 DBUS AVG_CONGESTED_CYCLE:    3.96336
 WQ ROW_BUFFER_HIT:      28944  ROW_BUFFER_MISS:     182639  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1808
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

