verilog xil_defaultlib  \
"../../../ipstatic/hdl/verilog/convolve_fpga_Block_split1_proc9.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_compute_dataflow_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_compute_dataflow_1_window_mem_0.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_fifo_w32_d2_S.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_fifo_w64_d2_S.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_fifo_w64_d3_S.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_fifo_w64_d4_S.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_fpext_32ns_64_3_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_gmem1_m_axi.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_gmem2_m_axi.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_gmem3_m_axi.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_mac_muladd_8ns_16s_16s_16_4_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_mac_muladd_16s_8ns_16s_16_4_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_mul_32s_32s_32_7_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_mul_mul_8ns_16s_16_4_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_mul_mul_16s_8ns_16_4_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_mux_32_32_1_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_read_dataflow_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_start_for_write_dataflow_1_U0.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga_write_dataflow_1.v" \
"../../../ipstatic/hdl/verilog/convolve_fpga.v" \

verilog xil_defaultlib "glbl.v"

nosort
