<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>athnreg.h source code [netbsd/sys/dev/ic/athnreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/athnreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='athnreg.h.html'>athnreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: athnreg.h,v 1.1 2013/03/30 02:53:02 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: athnreg.h,v 1.18 2012/06/10 21:23:36 kettenis Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2009 Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2008-2009 Atheros Communications Inc.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/_ATHNREG_H_">_ATHNREG_H_</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/_ATHNREG_H_" data-ref="_M/_ATHNREG_H_">_ATHNREG_H_</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * MAC registers.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/AR_CR" data-ref="_M/AR_CR">AR_CR</dfn>				0x0008</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/AR_RXDP" data-ref="_M/AR_RXDP">AR_RXDP</dfn>				0x000c</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AR_CFG" data-ref="_M/AR_CFG">AR_CFG</dfn>				0x0014</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AR_RXBP_THRESH" data-ref="_M/AR_RXBP_THRESH">AR_RXBP_THRESH</dfn>			0x0018</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AR_MIRT" data-ref="_M/AR_MIRT">AR_MIRT</dfn>				0x0020</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AR_IER" data-ref="_M/AR_IER">AR_IER</dfn>				0x0024</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/AR_TIMT" data-ref="_M/AR_TIMT">AR_TIMT</dfn>				0x0028</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AR_RIMT" data-ref="_M/AR_RIMT">AR_RIMT</dfn>				0x002c</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG" data-ref="_M/AR_TXCFG">AR_TXCFG</dfn>			0x0030</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AR_RXCFG" data-ref="_M/AR_RXCFG">AR_RXCFG</dfn>			0x0034</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AR_MIBC" data-ref="_M/AR_MIBC">AR_MIBC</dfn>				0x0040</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AR_TOPS" data-ref="_M/AR_TOPS">AR_TOPS</dfn>				0x0044</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AR_RXNPTO" data-ref="_M/AR_RXNPTO">AR_RXNPTO</dfn>			0x0048</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AR_TXNPTO" data-ref="_M/AR_TXNPTO">AR_TXNPTO</dfn>			0x004c</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AR_RPGTO" data-ref="_M/AR_RPGTO">AR_RPGTO</dfn>			0x0050</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AR_RPCNT" data-ref="_M/AR_RPCNT">AR_RPCNT</dfn>			0x0054</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC" data-ref="_M/AR_MACMISC">AR_MACMISC</dfn>			0x0058</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AR_DATABUF_SIZE" data-ref="_M/AR_DATABUF_SIZE">AR_DATABUF_SIZE</dfn>			0x0060</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/AR_GTXTO" data-ref="_M/AR_GTXTO">AR_GTXTO</dfn>			0x0064</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/AR_GTTM" data-ref="_M/AR_GTTM">AR_GTTM</dfn>				0x0068</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AR_CST" data-ref="_M/AR_CST">AR_CST</dfn>				0x006c</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AR_HP_RXDP" data-ref="_M/AR_HP_RXDP">AR_HP_RXDP</dfn>			0x0074</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AR_LP_RXDP" data-ref="_M/AR_LP_RXDP">AR_LP_RXDP</dfn>			0x0078</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/AR_ISR" data-ref="_M/AR_ISR">AR_ISR</dfn>				0x0080</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0" data-ref="_M/AR_ISR_S0">AR_ISR_S0</dfn>			0x0084</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1" data-ref="_M/AR_ISR_S1">AR_ISR_S1</dfn>			0x0088</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2" data-ref="_M/AR_ISR_S2">AR_ISR_S2</dfn>			0x008c</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3" data-ref="_M/AR_ISR_S3">AR_ISR_S3</dfn>			0x0090</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S4" data-ref="_M/AR_ISR_S4">AR_ISR_S4</dfn>			0x0094</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5" data-ref="_M/AR_ISR_S5">AR_ISR_S5</dfn>			0x0098</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AR_IMR" data-ref="_M/AR_IMR">AR_IMR</dfn>				0x00a0</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S0" data-ref="_M/AR_IMR_S0">AR_IMR_S0</dfn>			0x00a4</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S1" data-ref="_M/AR_IMR_S1">AR_IMR_S1</dfn>			0x00a8</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2" data-ref="_M/AR_IMR_S2">AR_IMR_S2</dfn>			0x00ac</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S3" data-ref="_M/AR_IMR_S3">AR_IMR_S3</dfn>			0x00b0</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S4" data-ref="_M/AR_IMR_S4">AR_IMR_S4</dfn>			0x00b4</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5" data-ref="_M/AR_IMR_S5">AR_IMR_S5</dfn>			0x00b8</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RAC" data-ref="_M/AR_ISR_RAC">AR_ISR_RAC</dfn>			0x00c0</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_S" data-ref="_M/AR_ISR_S0_S">AR_ISR_S0_S</dfn>			0x00c4</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_S" data-ref="_M/AR_ISR_S1_S">AR_ISR_S1_S</dfn>			0x00c8</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AR_DMADBG" data-ref="_M/AR_DMADBG">AR_DMADBG</dfn>(i)			(0x00e0 + (i) * 4)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AR_QTXDP" data-ref="_M/AR_QTXDP">AR_QTXDP</dfn>(i)			(0x0800 + (i) * 4)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AR_Q_STATUS_RING_START" data-ref="_M/AR_Q_STATUS_RING_START">AR_Q_STATUS_RING_START</dfn>		0x0830</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AR_Q_STATUS_RING_END" data-ref="_M/AR_Q_STATUS_RING_END">AR_Q_STATUS_RING_END</dfn>		0x0834</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AR_Q_TXE" data-ref="_M/AR_Q_TXE">AR_Q_TXE</dfn>			0x0840</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AR_Q_TXD" data-ref="_M/AR_Q_TXD">AR_Q_TXD</dfn>			0x0880</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AR_QCBRCFG" data-ref="_M/AR_QCBRCFG">AR_QCBRCFG</dfn>(i)			(0x08c0 + (i) * 4)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AR_QRDYTIMECFG" data-ref="_M/AR_QRDYTIMECFG">AR_QRDYTIMECFG</dfn>(i)		(0x0900 + (i) * 4)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AR_Q_ONESHOTARM_SC" data-ref="_M/AR_Q_ONESHOTARM_SC">AR_Q_ONESHOTARM_SC</dfn>		0x0940</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AR_Q_ONESHOTARM_CC" data-ref="_M/AR_Q_ONESHOTARM_CC">AR_Q_ONESHOTARM_CC</dfn>		0x0980</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR_QMISC" data-ref="_M/AR_QMISC">AR_QMISC</dfn>(i)			(0x09c0 + (i) * 4)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AR_QSTS" data-ref="_M/AR_QSTS">AR_QSTS</dfn>(i)			(0x0a00 + (i) * 4)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AR_Q_RDYTIMESHDN" data-ref="_M/AR_Q_RDYTIMESHDN">AR_Q_RDYTIMESHDN</dfn>		0x0a40</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AR_Q_DESC_CRCCHK" data-ref="_M/AR_Q_DESC_CRCCHK">AR_Q_DESC_CRCCHK</dfn>		0x0a44</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AR_DQCUMASK" data-ref="_M/AR_DQCUMASK">AR_DQCUMASK</dfn>(i)			(0x1000 + (i) * 4)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_SIFS" data-ref="_M/AR_D_GBL_IFS_SIFS">AR_D_GBL_IFS_SIFS</dfn>		0x1030</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_CMD" data-ref="_M/AR_D_TXBLK_CMD">AR_D_TXBLK_CMD</dfn>			0x1038</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AR_DLCL_IFS" data-ref="_M/AR_DLCL_IFS">AR_DLCL_IFS</dfn>(i)			(0x1040 + (i) * 4)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_SLOT" data-ref="_M/AR_D_GBL_IFS_SLOT">AR_D_GBL_IFS_SLOT</dfn>		0x1070</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AR_DRETRY_LIMIT" data-ref="_M/AR_DRETRY_LIMIT">AR_DRETRY_LIMIT</dfn>(i)		(0x1080 + (i) * 4)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_EIFS" data-ref="_M/AR_D_GBL_IFS_EIFS">AR_D_GBL_IFS_EIFS</dfn>		0x10b0</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AR_DCHNTIME" data-ref="_M/AR_DCHNTIME">AR_DCHNTIME</dfn>(i)			(0x10c0 + (i) * 4)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC" data-ref="_M/AR_D_GBL_IFS_MISC">AR_D_GBL_IFS_MISC</dfn>		0x10f0</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AR_DMISC" data-ref="_M/AR_DMISC">AR_DMISC</dfn>(i)			(0x1100 + (i) * 4)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AR_D_SEQNUM" data-ref="_M/AR_D_SEQNUM">AR_D_SEQNUM</dfn>			0x1140</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/AR_D_FPCTL" data-ref="_M/AR_D_FPCTL">AR_D_FPCTL</dfn>			0x1230</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXPSE" data-ref="_M/AR_D_TXPSE">AR_D_TXPSE</dfn>			0x1270</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXSLOTMASK" data-ref="_M/AR_D_TXSLOTMASK">AR_D_TXSLOTMASK</dfn>			0x12f0</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_SLEEP" data-ref="_M/AR_MAC_SLEEP">AR_MAC_SLEEP</dfn>			0x1f00</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED" data-ref="_M/AR_CFG_LED">AR_CFG_LED</dfn>			0x1f04</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_OFFSET" data-ref="_M/AR_EEPROM_OFFSET">AR_EEPROM_OFFSET</dfn>(i)		(0x2000 + (i) * 4)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AR_RC" data-ref="_M/AR_RC">AR_RC</dfn>				0x4000</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AR_WA" data-ref="_M/AR_WA">AR_WA</dfn>				0x4004</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AR_PM_STATE" data-ref="_M/AR_PM_STATE">AR_PM_STATE</dfn>			0x4008</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_PM_CTRL" data-ref="_M/AR_PCIE_PM_CTRL">AR_PCIE_PM_CTRL</dfn>			0x4014</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AR_HOST_TIMEOUT" data-ref="_M/AR_HOST_TIMEOUT">AR_HOST_TIMEOUT</dfn>			0x4018</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM" data-ref="_M/AR_EEPROM">AR_EEPROM</dfn>			0x401c</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AR_SREV" data-ref="_M/AR_SREV">AR_SREV</dfn>				0x4020</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_MODE" data-ref="_M/AR_AHB_MODE">AR_AHB_MODE</dfn>			0x4024</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_CAUSE" data-ref="_M/AR_INTR_SYNC_CAUSE">AR_INTR_SYNC_CAUSE</dfn>		0x4028</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_ENABLE" data-ref="_M/AR_INTR_SYNC_ENABLE">AR_INTR_SYNC_ENABLE</dfn>		0x402c</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_ASYNC_MASK" data-ref="_M/AR_INTR_ASYNC_MASK">AR_INTR_ASYNC_MASK</dfn>		0x4030</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_MASK" data-ref="_M/AR_INTR_SYNC_MASK">AR_INTR_SYNC_MASK</dfn>		0x4034</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_ASYNC_CAUSE" data-ref="_M/AR_INTR_ASYNC_CAUSE">AR_INTR_ASYNC_CAUSE</dfn>		0x4038</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_ASYNC_ENABLE" data-ref="_M/AR_INTR_ASYNC_ENABLE">AR_INTR_ASYNC_ENABLE</dfn>		0x403c</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_SERDES" data-ref="_M/AR_PCIE_SERDES">AR_PCIE_SERDES</dfn>			0x4040</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_SERDES2" data-ref="_M/AR_PCIE_SERDES2">AR_PCIE_SERDES2</dfn>			0x4044</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_PRIO_SYNC_ENABLE" data-ref="_M/AR_INTR_PRIO_SYNC_ENABLE">AR_INTR_PRIO_SYNC_ENABLE</dfn>	0x40c4</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_PRIO_ASYNC_MASK" data-ref="_M/AR_INTR_PRIO_ASYNC_MASK">AR_INTR_PRIO_ASYNC_MASK</dfn>		0x40c8</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_PRIO_SYNC_MASK" data-ref="_M/AR_INTR_PRIO_SYNC_MASK">AR_INTR_PRIO_SYNC_MASK</dfn>		0x40cc</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_PRIO_ASYNC_ENABLE" data-ref="_M/AR_INTR_PRIO_ASYNC_ENABLE">AR_INTR_PRIO_ASYNC_ENABLE</dfn>	0x40d4</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RC" data-ref="_M/AR_RTC_RC">AR_RTC_RC</dfn>			0x7000</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_XTAL_CONTROL" data-ref="_M/AR_RTC_XTAL_CONTROL">AR_RTC_XTAL_CONTROL</dfn>		0x7004</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_REG_CONTROL0" data-ref="_M/AR_RTC_REG_CONTROL0">AR_RTC_REG_CONTROL0</dfn>		0x7008</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_REG_CONTROL1" data-ref="_M/AR_RTC_REG_CONTROL1">AR_RTC_REG_CONTROL1</dfn>		0x700c</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_CONTROL" data-ref="_M/AR_RTC_PLL_CONTROL">AR_RTC_PLL_CONTROL</dfn>		0x7014</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_CONTROL2" data-ref="_M/AR_RTC_PLL_CONTROL2">AR_RTC_PLL_CONTROL2</dfn>		0x703c</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RESET" data-ref="_M/AR_RTC_RESET">AR_RTC_RESET</dfn>			0x7040</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS" data-ref="_M/AR_RTC_STATUS">AR_RTC_STATUS</dfn> 			0x7044</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_SLEEP_CLK" data-ref="_M/AR_RTC_SLEEP_CLK">AR_RTC_SLEEP_CLK</dfn>		0x7048</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_FORCE_WAKE" data-ref="_M/AR_RTC_FORCE_WAKE">AR_RTC_FORCE_WAKE</dfn>		0x704c</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_INTR_CAUSE" data-ref="_M/AR_RTC_INTR_CAUSE">AR_RTC_INTR_CAUSE</dfn>		0x7050</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_INTR_ENABLE" data-ref="_M/AR_RTC_INTR_ENABLE">AR_RTC_INTR_ENABLE</dfn>		0x7054</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_INTR_MASK" data-ref="_M/AR_RTC_INTR_MASK">AR_RTC_INTR_MASK</dfn>		0x7058</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID0" data-ref="_M/AR_STA_ID0">AR_STA_ID0</dfn>			0x8000</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1" data-ref="_M/AR_STA_ID1">AR_STA_ID1</dfn>			0x8004</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AR_BSS_ID0" data-ref="_M/AR_BSS_ID0">AR_BSS_ID0</dfn>			0x8008</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AR_BSS_ID1" data-ref="_M/AR_BSS_ID1">AR_BSS_ID1</dfn>			0x800c</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AR_BCN_RSSI_AVE" data-ref="_M/AR_BCN_RSSI_AVE">AR_BCN_RSSI_AVE</dfn>			0x8010</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AR_TIME_OUT" data-ref="_M/AR_TIME_OUT">AR_TIME_OUT</dfn>			0x8014</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_THR" data-ref="_M/AR_RSSI_THR">AR_RSSI_THR</dfn>			0x8018</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AR_USEC" data-ref="_M/AR_USEC">AR_USEC</dfn>				0x801c</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AR_RESET_TSF" data-ref="_M/AR_RESET_TSF">AR_RESET_TSF</dfn>			0x8020</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AR_MAX_CFP_DUR" data-ref="_M/AR_MAX_CFP_DUR">AR_MAX_CFP_DUR</dfn>			0x8038</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER" data-ref="_M/AR_RX_FILTER">AR_RX_FILTER</dfn>			0x803c</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AR_MCAST_FIL0" data-ref="_M/AR_MCAST_FIL0">AR_MCAST_FIL0</dfn>			0x8040</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AR_MCAST_FIL1" data-ref="_M/AR_MCAST_FIL1">AR_MCAST_FIL1</dfn>			0x8044</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_SW" data-ref="_M/AR_DIAG_SW">AR_DIAG_SW</dfn>			0x8048</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AR_TSF_L32" data-ref="_M/AR_TSF_L32">AR_TSF_L32</dfn>			0x804c</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AR_TSF_U32" data-ref="_M/AR_TSF_U32">AR_TSF_U32</dfn>			0x8050</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AR_TST_ADDAC" data-ref="_M/AR_TST_ADDAC">AR_TST_ADDAC</dfn>			0x8054</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AR_DEF_ANTENNA" data-ref="_M/AR_DEF_ANTENNA">AR_DEF_ANTENNA</dfn>			0x8058</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK0" data-ref="_M/AR_AES_MUTE_MASK0">AR_AES_MUTE_MASK0</dfn>		0x805c</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1" data-ref="_M/AR_AES_MUTE_MASK1">AR_AES_MUTE_MASK1</dfn>		0x8060</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AR_GATED_CLKS" data-ref="_M/AR_GATED_CLKS">AR_GATED_CLKS</dfn>			0x8064</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_CTRL" data-ref="_M/AR_OBS_BUS_CTRL">AR_OBS_BUS_CTRL</dfn>			0x8068</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1" data-ref="_M/AR_OBS_BUS_1">AR_OBS_BUS_1</dfn>			0x806c</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AR_LAST_TSTP" data-ref="_M/AR_LAST_TSTP">AR_LAST_TSTP</dfn>			0x8080</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AR_NAV" data-ref="_M/AR_NAV">AR_NAV</dfn>				0x8084</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AR_RTS_OK" data-ref="_M/AR_RTS_OK">AR_RTS_OK</dfn>			0x8088</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AR_RTS_FAIL" data-ref="_M/AR_RTS_FAIL">AR_RTS_FAIL</dfn>			0x808c</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AR_ACK_FAIL" data-ref="_M/AR_ACK_FAIL">AR_ACK_FAIL</dfn>			0x8090</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AR_FCS_FAIL" data-ref="_M/AR_FCS_FAIL">AR_FCS_FAIL</dfn>			0x8094</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AR_BEACON_CNT" data-ref="_M/AR_BEACON_CNT">AR_BEACON_CNT</dfn>			0x8098</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP1" data-ref="_M/AR_SLEEP1">AR_SLEEP1</dfn>			0x80d4</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP2" data-ref="_M/AR_SLEEP2">AR_SLEEP2</dfn>			0x80d8</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AR_BSSMSKL" data-ref="_M/AR_BSSMSKL">AR_BSSMSKL</dfn>			0x80e0</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AR_BSSMSKU" data-ref="_M/AR_BSSMSKU">AR_BSSMSKU</dfn>			0x80e4</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/AR_TPC" data-ref="_M/AR_TPC">AR_TPC</dfn>				0x80e8</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/AR_TFCNT" data-ref="_M/AR_TFCNT">AR_TFCNT</dfn>			0x80ec</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/AR_RFCNT" data-ref="_M/AR_RFCNT">AR_RFCNT</dfn>			0x80f0</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AR_RCCNT" data-ref="_M/AR_RCCNT">AR_RCCNT</dfn>			0x80f4</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/AR_CCCNT" data-ref="_M/AR_CCCNT">AR_CCCNT</dfn>			0x80f8</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1" data-ref="_M/AR_QUIET1">AR_QUIET1</dfn>			0x80fc</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2" data-ref="_M/AR_QUIET2">AR_QUIET2</dfn>			0x8100</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/AR_TSF_PARM" data-ref="_M/AR_TSF_PARM">AR_TSF_PARM</dfn>			0x8104</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK" data-ref="_M/AR_QOS_NO_ACK">AR_QOS_NO_ACK</dfn>			0x8108</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR" data-ref="_M/AR_PHY_ERR">AR_PHY_ERR</dfn>			0x810c</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AR_RXFIFO_CFG" data-ref="_M/AR_RXFIFO_CFG">AR_RXFIFO_CFG</dfn>			0x8114</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/AR_MIC_QOS_CONTROL" data-ref="_M/AR_MIC_QOS_CONTROL">AR_MIC_QOS_CONTROL</dfn>		0x8118</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AR_MIC_QOS_SELECT" data-ref="_M/AR_MIC_QOS_SELECT">AR_MIC_QOS_SELECT</dfn>		0x811c</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC" data-ref="_M/AR_PCU_MISC">AR_PCU_MISC</dfn>			0x8120</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AR_FILT_OFDM" data-ref="_M/AR_FILT_OFDM">AR_FILT_OFDM</dfn>			0x8124</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AR_FILT_CCK" data-ref="_M/AR_FILT_CCK">AR_FILT_CCK</dfn>			0x8128</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_1" data-ref="_M/AR_PHY_ERR_1">AR_PHY_ERR_1</dfn>			0x812c</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_MASK_1" data-ref="_M/AR_PHY_ERR_MASK_1">AR_PHY_ERR_MASK_1</dfn>		0x8130</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_2" data-ref="_M/AR_PHY_ERR_2">AR_PHY_ERR_2</dfn>			0x8134</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_MASK_2" data-ref="_M/AR_PHY_ERR_MASK_2">AR_PHY_ERR_MASK_2</dfn>		0x8138</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AR_TSFOOR_THRESHOLD" data-ref="_M/AR_TSFOOR_THRESHOLD">AR_TSFOOR_THRESHOLD</dfn>		0x813c</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_EIFS_MASK" data-ref="_M/AR_PHY_ERR_EIFS_MASK">AR_PHY_ERR_EIFS_MASK</dfn>		0x8144</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_3" data-ref="_M/AR_PHY_ERR_3">AR_PHY_ERR_3</dfn>			0x8168</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_MASK_3" data-ref="_M/AR_PHY_ERR_MASK_3">AR_PHY_ERR_MASK_3</dfn>		0x816c</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/AR_BT_COEX_MODE" data-ref="_M/AR_BT_COEX_MODE">AR_BT_COEX_MODE</dfn>			0x8170</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AR_BT_COEX_WEIGHT" data-ref="_M/AR_BT_COEX_WEIGHT">AR_BT_COEX_WEIGHT</dfn>		0x8174</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AR_BT_COEX_MODE2" data-ref="_M/AR_BT_COEX_MODE2">AR_BT_COEX_MODE2</dfn>		0x817c</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_NDP2_TIMER" data-ref="_M/AR_NEXT_NDP2_TIMER">AR_NEXT_NDP2_TIMER</dfn>(i)		(0x8180 + (i) * 4)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AR_NDP2_PERIOD" data-ref="_M/AR_NDP2_PERIOD">AR_NDP2_PERIOD</dfn>(i)		(0x81a0 + (i) * 4)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AR_NDP2_TIMER_MODE" data-ref="_M/AR_NDP2_TIMER_MODE">AR_NDP2_TIMER_MODE</dfn>		0x81c0</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS" data-ref="_M/AR_TXSIFS">AR_TXSIFS</dfn>			0x81d0</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AR_TXOP_X" data-ref="_M/AR_TXOP_X">AR_TXOP_X</dfn>			0x81ec</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AR_TXOP_0_3" data-ref="_M/AR_TXOP_0_3">AR_TXOP_0_3</dfn>			0x81f0</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AR_TXOP_4_7" data-ref="_M/AR_TXOP_4_7">AR_TXOP_4_7</dfn>			0x81f4</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AR_TXOP_8_11" data-ref="_M/AR_TXOP_8_11">AR_TXOP_8_11</dfn>			0x81f8</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AR_TXOP_12_15" data-ref="_M/AR_TXOP_12_15">AR_TXOP_12_15</dfn>			0x81fc</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AR_GEN_TIMER" data-ref="_M/AR_GEN_TIMER">AR_GEN_TIMER</dfn>(i)			(0x8200 + (i) * 4)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_TBTT_TIMER" data-ref="_M/AR_NEXT_TBTT_TIMER">AR_NEXT_TBTT_TIMER</dfn>		AR_GEN_TIMER(0)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_DMA_BEACON_ALERT" data-ref="_M/AR_NEXT_DMA_BEACON_ALERT">AR_NEXT_DMA_BEACON_ALERT</dfn>	AR_GEN_TIMER(1)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_CFP" data-ref="_M/AR_NEXT_CFP">AR_NEXT_CFP</dfn>			AR_GEN_TIMER(2)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_HCF" data-ref="_M/AR_NEXT_HCF">AR_NEXT_HCF</dfn>			AR_GEN_TIMER(3)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_TIM" data-ref="_M/AR_NEXT_TIM">AR_NEXT_TIM</dfn>			AR_GEN_TIMER(4)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_DTIM" data-ref="_M/AR_NEXT_DTIM">AR_NEXT_DTIM</dfn>			AR_GEN_TIMER(5)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_QUIET_TIMER" data-ref="_M/AR_NEXT_QUIET_TIMER">AR_NEXT_QUIET_TIMER</dfn>		AR_GEN_TIMER(6)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/AR_NEXT_NDP_TIMER" data-ref="_M/AR_NEXT_NDP_TIMER">AR_NEXT_NDP_TIMER</dfn>		AR_GEN_TIMER(7)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/AR_BEACON_PERIOD" data-ref="_M/AR_BEACON_PERIOD">AR_BEACON_PERIOD</dfn>		AR_GEN_TIMER(8)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/AR_DMA_BEACON_PERIOD" data-ref="_M/AR_DMA_BEACON_PERIOD">AR_DMA_BEACON_PERIOD</dfn>		AR_GEN_TIMER(9)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/AR_SWBA_PERIOD" data-ref="_M/AR_SWBA_PERIOD">AR_SWBA_PERIOD</dfn>			AR_GEN_TIMER(10)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AR_HCF_PERIOD" data-ref="_M/AR_HCF_PERIOD">AR_HCF_PERIOD</dfn>			AR_GEN_TIMER(11)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AR_TIM_PERIOD" data-ref="_M/AR_TIM_PERIOD">AR_TIM_PERIOD</dfn>			AR_GEN_TIMER(12)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AR_DTIM_PERIOD" data-ref="_M/AR_DTIM_PERIOD">AR_DTIM_PERIOD</dfn>			AR_GEN_TIMER(13)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET_PERIOD" data-ref="_M/AR_QUIET_PERIOD">AR_QUIET_PERIOD</dfn>			AR_GEN_TIMER(14)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AR_NDP_PERIOD" data-ref="_M/AR_NDP_PERIOD">AR_NDP_PERIOD</dfn>			AR_GEN_TIMER(15)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AR_TIMER_MODE" data-ref="_M/AR_TIMER_MODE">AR_TIMER_MODE</dfn>			0x8240</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_MODE" data-ref="_M/AR_SLP32_MODE">AR_SLP32_MODE</dfn>			0x8244</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_WAKE" data-ref="_M/AR_SLP32_WAKE">AR_SLP32_WAKE</dfn>			0x8248</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_INC" data-ref="_M/AR_SLP32_INC">AR_SLP32_INC</dfn>			0x824c</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AR_SLP_CNT" data-ref="_M/AR_SLP_CNT">AR_SLP_CNT</dfn>			0x8250</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AR_SLP_CYCLE_CNT" data-ref="_M/AR_SLP_CYCLE_CNT">AR_SLP_CYCLE_CNT</dfn>		0x8254</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/AR_SLP_MIB_CTRL" data-ref="_M/AR_SLP_MIB_CTRL">AR_SLP_MIB_CTRL</dfn>			0x8258</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_PATTERN_REG" data-ref="_M/AR_WOW_PATTERN_REG">AR_WOW_PATTERN_REG</dfn>		0x825c</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_COUNT_REG" data-ref="_M/AR_WOW_COUNT_REG">AR_WOW_COUNT_REG</dfn>		0x8260</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_PCU_LOGIC_ANALYZER" data-ref="_M/AR_MAC_PCU_LOGIC_ANALYZER">AR_MAC_PCU_LOGIC_ANALYZER</dfn>	0x8264</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_BCN_EN_REG" data-ref="_M/AR_WOW_BCN_EN_REG">AR_WOW_BCN_EN_REG</dfn>		0x8270</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_BCN_TIMO_REG" data-ref="_M/AR_WOW_BCN_TIMO_REG">AR_WOW_BCN_TIMO_REG</dfn>		0x8274</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_KEEP_ALIVE_TIMO_REG" data-ref="_M/AR_WOW_KEEP_ALIVE_TIMO_REG">AR_WOW_KEEP_ALIVE_TIMO_REG</dfn>	0x8278</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_KEEP_ALIVE_REG" data-ref="_M/AR_WOW_KEEP_ALIVE_REG">AR_WOW_KEEP_ALIVE_REG</dfn>		0x827c</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_US_SCALAR_REG" data-ref="_M/AR_WOW_US_SCALAR_REG">AR_WOW_US_SCALAR_REG</dfn>		0x8284</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_KEEP_ALIVE_DELAY_REG" data-ref="_M/AR_WOW_KEEP_ALIVE_DELAY_REG">AR_WOW_KEEP_ALIVE_DELAY_REG</dfn>	0x8288</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_PATTERN_MATCH_REG" data-ref="_M/AR_WOW_PATTERN_MATCH_REG">AR_WOW_PATTERN_MATCH_REG</dfn>	0x828c</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_PATTERN_OFF1_REG" data-ref="_M/AR_WOW_PATTERN_OFF1_REG">AR_WOW_PATTERN_OFF1_REG</dfn>		0x8290</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_PATTERN_OFF2_REG" data-ref="_M/AR_WOW_PATTERN_OFF2_REG">AR_WOW_PATTERN_OFF2_REG</dfn>		0x8294</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_EXACT_REG" data-ref="_M/AR_WOW_EXACT_REG">AR_WOW_EXACT_REG</dfn>		0x829c</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AR_2040_MODE" data-ref="_M/AR_2040_MODE">AR_2040_MODE</dfn>			0x8318</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AR_EXTRCCNT" data-ref="_M/AR_EXTRCCNT">AR_EXTRCCNT</dfn>			0x8328</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AR_SELFGEN_MASK" data-ref="_M/AR_SELFGEN_MASK">AR_SELFGEN_MASK</dfn>			0x832c</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL" data-ref="_M/AR_PCU_TXBUF_CTRL">AR_PCU_TXBUF_CTRL</dfn>		0x8340</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2" data-ref="_M/AR_PCU_MISC_MODE2">AR_PCU_MISC_MODE2</dfn>		0x8344</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_PCU_ASYNC_FIFO_REG3" data-ref="_M/AR_MAC_PCU_ASYNC_FIFO_REG3">AR_MAC_PCU_ASYNC_FIFO_REG3</dfn>	0x8358</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_LENGTH1_REG" data-ref="_M/AR_WOW_LENGTH1_REG">AR_WOW_LENGTH1_REG</dfn>		0x8360</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_LENGTH2_REG" data-ref="_M/AR_WOW_LENGTH2_REG">AR_WOW_LENGTH2_REG</dfn>		0x8364</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AR_WOW_PATTERN_MATCH_LT_256B" data-ref="_M/AR_WOW_PATTERN_MATCH_LT_256B">AR_WOW_PATTERN_MATCH_LT_256B</dfn>	0x8368</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AR_RATE_DURATION" data-ref="_M/AR_RATE_DURATION">AR_RATE_DURATION</dfn>(i)		(0x8700 + (i) * 4)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE" data-ref="_M/AR_KEYTABLE">AR_KEYTABLE</dfn>(i)			(0x8800 + (i) * 32)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_KEY0" data-ref="_M/AR_KEYTABLE_KEY0">AR_KEYTABLE_KEY0</dfn>(i)		(AR_KEYTABLE(i) +  0)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_KEY1" data-ref="_M/AR_KEYTABLE_KEY1">AR_KEYTABLE_KEY1</dfn>(i)		(AR_KEYTABLE(i) +  4)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_KEY2" data-ref="_M/AR_KEYTABLE_KEY2">AR_KEYTABLE_KEY2</dfn>(i)		(AR_KEYTABLE(i) +  8)</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_KEY3" data-ref="_M/AR_KEYTABLE_KEY3">AR_KEYTABLE_KEY3</dfn>(i)		(AR_KEYTABLE(i) + 12)</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_KEY4" data-ref="_M/AR_KEYTABLE_KEY4">AR_KEYTABLE_KEY4</dfn>(i)		(AR_KEYTABLE(i) + 16)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE" data-ref="_M/AR_KEYTABLE_TYPE">AR_KEYTABLE_TYPE</dfn>(i)		(AR_KEYTABLE(i) + 20)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_MAC0" data-ref="_M/AR_KEYTABLE_MAC0">AR_KEYTABLE_MAC0</dfn>(i)		(AR_KEYTABLE(i) + 24)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_MAC1" data-ref="_M/AR_KEYTABLE_MAC1">AR_KEYTABLE_MAC1</dfn>(i)		(AR_KEYTABLE(i) + 28)</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i>/* Bits for AR_CR. */</i></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AR_CR_RXE" data-ref="_M/AR_CR_RXE">AR_CR_RXE</dfn>	0x00000004</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/AR_CR_RXD" data-ref="_M/AR_CR_RXD">AR_CR_RXD</dfn>	0x00000020</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/AR_CR_SWI" data-ref="_M/AR_CR_SWI">AR_CR_SWI</dfn>	0x00000040</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* Bits for AR_CFG. */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SWTD" data-ref="_M/AR_CFG_SWTD">AR_CFG_SWTD</dfn>				0x00000001</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SWTB" data-ref="_M/AR_CFG_SWTB">AR_CFG_SWTB</dfn>				0x00000002</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SWRD" data-ref="_M/AR_CFG_SWRD">AR_CFG_SWRD</dfn>				0x00000004</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SWRB" data-ref="_M/AR_CFG_SWRB">AR_CFG_SWRB</dfn>				0x00000008</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SWRG" data-ref="_M/AR_CFG_SWRG">AR_CFG_SWRG</dfn>				0x00000010</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_AP_ADHOC_INDICATION" data-ref="_M/AR_CFG_AP_ADHOC_INDICATION">AR_CFG_AP_ADHOC_INDICATION</dfn>		0x00000020</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_PHOK" data-ref="_M/AR_CFG_PHOK">AR_CFG_PHOK</dfn>				0x00000100</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_EEBS" data-ref="_M/AR_CFG_EEBS">AR_CFG_EEBS</dfn>				0x00000200</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_CLK_GATE_DIS" data-ref="_M/AR_CFG_CLK_GATE_DIS">AR_CFG_CLK_GATE_DIS</dfn>			0x00000400</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_M" data-ref="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_M">AR_CFG_PCI_MASTER_REQ_Q_THRESH_M</dfn>	0x00060000</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_S" data-ref="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_S">AR_CFG_PCI_MASTER_REQ_Q_THRESH_S</dfn>	17</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>/* Bits for AR_RXBP_THRESH. */</i></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/AR_RXBP_THRESH_HP_M" data-ref="_M/AR_RXBP_THRESH_HP_M">AR_RXBP_THRESH_HP_M</dfn>	0x0000000f</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AR_RXBP_THRESH_HP_S" data-ref="_M/AR_RXBP_THRESH_HP_S">AR_RXBP_THRESH_HP_S</dfn>	0</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AR_RXBP_THRESH_LP_M" data-ref="_M/AR_RXBP_THRESH_LP_M">AR_RXBP_THRESH_LP_M</dfn>	0x00003f00</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AR_RXBP_THRESH_LP_S" data-ref="_M/AR_RXBP_THRESH_LP_S">AR_RXBP_THRESH_LP_S</dfn>	8</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>/* Bits for AR_IER. */</i></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AR_IER_ENABLE" data-ref="_M/AR_IER_ENABLE">AR_IER_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/* Bits for AR_TIMT. */</i></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/AR_TIMT_LAST_M" data-ref="_M/AR_TIMT_LAST_M">AR_TIMT_LAST_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AR_TIMT_LAST_S" data-ref="_M/AR_TIMT_LAST_S">AR_TIMT_LAST_S</dfn>	0</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/AR_TIMT_FIRST_M" data-ref="_M/AR_TIMT_FIRST_M">AR_TIMT_FIRST_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AR_TIMT_FIRST_S" data-ref="_M/AR_TIMT_FIRST_S">AR_TIMT_FIRST_S</dfn>	16</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* Bits for AR_RIMT. */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AR_RIMT_LAST_M" data-ref="_M/AR_RIMT_LAST_M">AR_RIMT_LAST_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AR_RIMT_LAST_S" data-ref="_M/AR_RIMT_LAST_S">AR_RIMT_LAST_S</dfn>	0</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AR_RIMT_FIRST_M" data-ref="_M/AR_RIMT_FIRST_M">AR_RIMT_FIRST_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/AR_RIMT_FIRST_S" data-ref="_M/AR_RIMT_FIRST_S">AR_RIMT_FIRST_S</dfn>	16</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/* Bits for AR_[TR]XCFG_DMASZ fields. */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_4B" data-ref="_M/AR_DMASZ_4B">AR_DMASZ_4B</dfn>	0</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_8B" data-ref="_M/AR_DMASZ_8B">AR_DMASZ_8B</dfn>	1</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_16B" data-ref="_M/AR_DMASZ_16B">AR_DMASZ_16B</dfn>	2</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_32B" data-ref="_M/AR_DMASZ_32B">AR_DMASZ_32B</dfn>	3</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_64B" data-ref="_M/AR_DMASZ_64B">AR_DMASZ_64B</dfn>	4</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_128B" data-ref="_M/AR_DMASZ_128B">AR_DMASZ_128B</dfn>	5</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_256B" data-ref="_M/AR_DMASZ_256B">AR_DMASZ_256B</dfn>	6</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AR_DMASZ_512B" data-ref="_M/AR_DMASZ_512B">AR_DMASZ_512B</dfn>	7</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* Bits for AR_TXCFG. */</i></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_DMASZ_M" data-ref="_M/AR_TXCFG_DMASZ_M">AR_TXCFG_DMASZ_M</dfn>			0x00000007</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_DMASZ_S" data-ref="_M/AR_TXCFG_DMASZ_S">AR_TXCFG_DMASZ_S</dfn>			0</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_M" data-ref="_M/AR_TXCFG_FTRIG_M">AR_TXCFG_FTRIG_M</dfn>			0x000003f0</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_S" data-ref="_M/AR_TXCFG_FTRIG_S">AR_TXCFG_FTRIG_S</dfn>			4</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_IMMED" data-ref="_M/AR_TXCFG_FTRIG_IMMED">AR_TXCFG_FTRIG_IMMED</dfn>			(  0 / 64)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_64B" data-ref="_M/AR_TXCFG_FTRIG_64B">AR_TXCFG_FTRIG_64B</dfn>			( 64 / 64)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_128B" data-ref="_M/AR_TXCFG_FTRIG_128B">AR_TXCFG_FTRIG_128B</dfn>			(128 / 64)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_192B" data-ref="_M/AR_TXCFG_FTRIG_192B">AR_TXCFG_FTRIG_192B</dfn>			(192 / 64)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_256B" data-ref="_M/AR_TXCFG_FTRIG_256B">AR_TXCFG_FTRIG_256B</dfn>			(256 / 64)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_FTRIG_512B" data-ref="_M/AR_TXCFG_FTRIG_512B">AR_TXCFG_FTRIG_512B</dfn>			(512 / 64)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AR_TXCFG_ADHOC_BEACON_ATIM_TX_POLICY" data-ref="_M/AR_TXCFG_ADHOC_BEACON_ATIM_TX_POLICY">AR_TXCFG_ADHOC_BEACON_ATIM_TX_POLICY</dfn>	0x00000800</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* Bits for AR_RXCFG. */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/AR_RXCFG_DMASZ_M" data-ref="_M/AR_RXCFG_DMASZ_M">AR_RXCFG_DMASZ_M</dfn>	0x00000007</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AR_RXCFG_DMASZ_S" data-ref="_M/AR_RXCFG_DMASZ_S">AR_RXCFG_DMASZ_S</dfn>	0</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/AR_RXCFG_CHIRP" data-ref="_M/AR_RXCFG_CHIRP">AR_RXCFG_CHIRP</dfn>		0x00000008</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/AR_RXCFG_ZLFDMA" data-ref="_M/AR_RXCFG_ZLFDMA">AR_RXCFG_ZLFDMA</dfn>		0x00000010</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i>/* Bits for AR_MIBC. */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AR_MIBC_COW" data-ref="_M/AR_MIBC_COW">AR_MIBC_COW</dfn>	0x00000001</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AR_MIBC_FMC" data-ref="_M/AR_MIBC_FMC">AR_MIBC_FMC</dfn>	0x00000002</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AR_MIBC_CMC" data-ref="_M/AR_MIBC_CMC">AR_MIBC_CMC</dfn>	0x00000004</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AR_MIBC_MCS" data-ref="_M/AR_MIBC_MCS">AR_MIBC_MCS</dfn>	0x00000008</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/* Bits for AR_TOPS. */</i></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/AR_TOPS_MASK" data-ref="_M/AR_TOPS_MASK">AR_TOPS_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i>/* Bits for AR_RXNPTO. */</i></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AR_RXNPTO_MASK" data-ref="_M/AR_RXNPTO_MASK">AR_RXNPTO_MASK</dfn>	0x000003ff</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/* Bits for AR_TXNPTO. */</i></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AR_TXNPTO_MASK" data-ref="_M/AR_TXNPTO_MASK">AR_TXNPTO_MASK</dfn>		0x000003ff</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AR_TXNPTO_QCU_MASK" data-ref="_M/AR_TXNPTO_QCU_MASK">AR_TXNPTO_QCU_MASK</dfn>	0x000ffc00</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Bits for AR_RPGTO. */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AR_RPGTO_MASK" data-ref="_M/AR_RPGTO_MASK">AR_RPGTO_MASK</dfn>	0x000003ff</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* Bits for AR_RPCNT. */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/AR_RPCNT_MASK" data-ref="_M/AR_RPCNT_MASK">AR_RPCNT_MASK</dfn>	0x0000001f</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* Bits for AR_MACMISC. */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_PCI_EXT_FORCE" data-ref="_M/AR_MACMISC_PCI_EXT_FORCE">AR_MACMISC_PCI_EXT_FORCE</dfn>	0x00000010</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_DMA_OBS_M" data-ref="_M/AR_MACMISC_DMA_OBS_M">AR_MACMISC_DMA_OBS_M</dfn>		0x000001e0</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_DMA_OBS_S" data-ref="_M/AR_MACMISC_DMA_OBS_S">AR_MACMISC_DMA_OBS_S</dfn>		5</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_M" data-ref="_M/AR_MACMISC_MISC_OBS_M">AR_MACMISC_MISC_OBS_M</dfn>		0x00000e00</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_S" data-ref="_M/AR_MACMISC_MISC_OBS_S">AR_MACMISC_MISC_OBS_S</dfn>		9</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_BUS_LSB_M" data-ref="_M/AR_MACMISC_MISC_OBS_BUS_LSB_M">AR_MACMISC_MISC_OBS_BUS_LSB_M</dfn>	0x00007000</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_BUS_LSB_S" data-ref="_M/AR_MACMISC_MISC_OBS_BUS_LSB_S">AR_MACMISC_MISC_OBS_BUS_LSB_S</dfn>	12</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_BUS_MSB_M" data-ref="_M/AR_MACMISC_MISC_OBS_BUS_MSB_M">AR_MACMISC_MISC_OBS_BUS_MSB_M</dfn>	0x00038000</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_BUS_MSB_S" data-ref="_M/AR_MACMISC_MISC_OBS_BUS_MSB_S">AR_MACMISC_MISC_OBS_BUS_MSB_S</dfn>	15</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><i>/* Bits for AR_GTXTO. */</i></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_COUNTER_M" data-ref="_M/AR_GTXTO_TIMEOUT_COUNTER_M">AR_GTXTO_TIMEOUT_COUNTER_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_COUNTER_S" data-ref="_M/AR_GTXTO_TIMEOUT_COUNTER_S">AR_GTXTO_TIMEOUT_COUNTER_S</dfn>	0</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_LIMIT_M" data-ref="_M/AR_GTXTO_TIMEOUT_LIMIT_M">AR_GTXTO_TIMEOUT_LIMIT_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_LIMIT_S" data-ref="_M/AR_GTXTO_TIMEOUT_LIMIT_S">AR_GTXTO_TIMEOUT_LIMIT_S</dfn>	16</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* Bits for AR_GTTM. */</i></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/AR_GTTM_USEC" data-ref="_M/AR_GTTM_USEC">AR_GTTM_USEC</dfn>		0x00000001</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/AR_GTTM_IGNORE_IDLE" data-ref="_M/AR_GTTM_IGNORE_IDLE">AR_GTTM_IGNORE_IDLE</dfn>	0x00000002</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/AR_GTTM_RESET_IDLE" data-ref="_M/AR_GTTM_RESET_IDLE">AR_GTTM_RESET_IDLE</dfn>	0x00000004</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/AR_GTTM_CST_USEC" data-ref="_M/AR_GTTM_CST_USEC">AR_GTTM_CST_USEC</dfn>	0x00000008</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* Bits for AR_CST. */</i></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/AR_CST_TIMEOUT_COUNTER_M" data-ref="_M/AR_CST_TIMEOUT_COUNTER_M">AR_CST_TIMEOUT_COUNTER_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/AR_CST_TIMEOUT_COUNTER_S" data-ref="_M/AR_CST_TIMEOUT_COUNTER_S">AR_CST_TIMEOUT_COUNTER_S</dfn>	0</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AR_CST_TIMEOUT_LIMIT_M" data-ref="_M/AR_CST_TIMEOUT_LIMIT_M">AR_CST_TIMEOUT_LIMIT_M</dfn>		0xffff0000</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/AR_CST_TIMEOUT_LIMIT_S" data-ref="_M/AR_CST_TIMEOUT_LIMIT_S">AR_CST_TIMEOUT_LIMIT_S</dfn>		16</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/* Bits for AR_ISR. */</i></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXOK" data-ref="_M/AR_ISR_RXOK">AR_ISR_RXOK</dfn>	0x00000001</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_HP_RXOK" data-ref="_M/AR_ISR_HP_RXOK">AR_ISR_HP_RXOK</dfn>	0x00000001</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXDESC" data-ref="_M/AR_ISR_RXDESC">AR_ISR_RXDESC</dfn>	0x00000002</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_LP_RXOK" data-ref="_M/AR_ISR_LP_RXOK">AR_ISR_LP_RXOK</dfn>	0x00000002</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXERR" data-ref="_M/AR_ISR_RXERR">AR_ISR_RXERR</dfn>	0x00000004</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXNOPKT" data-ref="_M/AR_ISR_RXNOPKT">AR_ISR_RXNOPKT</dfn>	0x00000008</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXEOL" data-ref="_M/AR_ISR_RXEOL">AR_ISR_RXEOL</dfn>	0x00000010</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXORN" data-ref="_M/AR_ISR_RXORN">AR_ISR_RXORN</dfn>	0x00000020</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXOK" data-ref="_M/AR_ISR_TXOK">AR_ISR_TXOK</dfn>	0x00000040</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXDESC" data-ref="_M/AR_ISR_TXDESC">AR_ISR_TXDESC</dfn>	0x00000080</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXERR" data-ref="_M/AR_ISR_TXERR">AR_ISR_TXERR</dfn>	0x00000100</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXNOPKT" data-ref="_M/AR_ISR_TXNOPKT">AR_ISR_TXNOPKT</dfn>	0x00000200</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXEOL" data-ref="_M/AR_ISR_TXEOL">AR_ISR_TXEOL</dfn>	0x00000400</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXURN" data-ref="_M/AR_ISR_TXURN">AR_ISR_TXURN</dfn>	0x00000800</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_MIB" data-ref="_M/AR_ISR_MIB">AR_ISR_MIB</dfn>	0x00001000</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_SWI" data-ref="_M/AR_ISR_SWI">AR_ISR_SWI</dfn>	0x00002000</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXPHY" data-ref="_M/AR_ISR_RXPHY">AR_ISR_RXPHY</dfn>	0x00004000</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXKCM" data-ref="_M/AR_ISR_RXKCM">AR_ISR_RXKCM</dfn>	0x00008000</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_SWBA" data-ref="_M/AR_ISR_SWBA">AR_ISR_SWBA</dfn>	0x00010000</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_BRSSI" data-ref="_M/AR_ISR_BRSSI">AR_ISR_BRSSI</dfn>	0x00020000</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_BMISS" data-ref="_M/AR_ISR_BMISS">AR_ISR_BMISS</dfn>	0x00040000</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXMINTR" data-ref="_M/AR_ISR_TXMINTR">AR_ISR_TXMINTR</dfn>	0x00080000</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_BNR" data-ref="_M/AR_ISR_BNR">AR_ISR_BNR</dfn>	0x00100000</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXCHIRP" data-ref="_M/AR_ISR_RXCHIRP">AR_ISR_RXCHIRP</dfn>	0x00200000</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_BCNMISC" data-ref="_M/AR_ISR_BCNMISC">AR_ISR_BCNMISC</dfn>	0x00800000</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TIM" data-ref="_M/AR_ISR_TIM">AR_ISR_TIM</dfn>	0x00800000</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXMINTR" data-ref="_M/AR_ISR_RXMINTR">AR_ISR_RXMINTR</dfn>	0x01000000</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_QCBROVF" data-ref="_M/AR_ISR_QCBROVF">AR_ISR_QCBROVF</dfn>	0x02000000</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_QCBRURN" data-ref="_M/AR_ISR_QCBRURN">AR_ISR_QCBRURN</dfn>	0x04000000</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_QTRIG" data-ref="_M/AR_ISR_QTRIG">AR_ISR_QTRIG</dfn>	0x08000000</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_GENTMR" data-ref="_M/AR_ISR_GENTMR">AR_ISR_GENTMR</dfn>	0x10000000</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_TXINTM" data-ref="_M/AR_ISR_TXINTM">AR_ISR_TXINTM</dfn>	0x40000000</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_RXINTM" data-ref="_M/AR_ISR_RXINTM">AR_ISR_RXINTM</dfn>	0x80000000</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i>/* Bits for AR_ISR_S0. */</i></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_QCU_TXOK_M" data-ref="_M/AR_ISR_S0_QCU_TXOK_M">AR_ISR_S0_QCU_TXOK_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_QCU_TXOK_S" data-ref="_M/AR_ISR_S0_QCU_TXOK_S">AR_ISR_S0_QCU_TXOK_S</dfn>	0</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_QCU_TXDESC_M" data-ref="_M/AR_ISR_S0_QCU_TXDESC_M">AR_ISR_S0_QCU_TXDESC_M</dfn>	0x03ff0000</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S0_QCU_TXDESC_S" data-ref="_M/AR_ISR_S0_QCU_TXDESC_S">AR_ISR_S0_QCU_TXDESC_S</dfn>	16</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* Bits for AR_ISR_S1. */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_QCU_TXERR_M" data-ref="_M/AR_ISR_S1_QCU_TXERR_M">AR_ISR_S1_QCU_TXERR_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_QCU_TXERR_S" data-ref="_M/AR_ISR_S1_QCU_TXERR_S">AR_ISR_S1_QCU_TXERR_S</dfn>	0</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_QCU_TXEOL_M" data-ref="_M/AR_ISR_S1_QCU_TXEOL_M">AR_ISR_S1_QCU_TXEOL_M</dfn>	0x03ff0000</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S1_QCU_TXEOL_S" data-ref="_M/AR_ISR_S1_QCU_TXEOL_S">AR_ISR_S1_QCU_TXEOL_S</dfn>	16</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i>/* Bits for AR_ISR_S2. */</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_QCU_TXURN_M" data-ref="_M/AR_ISR_S2_QCU_TXURN_M">AR_ISR_S2_QCU_TXURN_M</dfn>		0x000003ff</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_QCU_TXURN_S" data-ref="_M/AR_ISR_S2_QCU_TXURN_S">AR_ISR_S2_QCU_TXURN_S</dfn>		0</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_BB_WATCHDOG" data-ref="_M/AR_ISR_S2_BB_WATCHDOG">AR_ISR_S2_BB_WATCHDOG</dfn>		0x00010000</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_CST" data-ref="_M/AR_ISR_S2_CST">AR_ISR_S2_CST</dfn>			0x00400000</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_GTT" data-ref="_M/AR_ISR_S2_GTT">AR_ISR_S2_GTT</dfn>			0x00800000</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_TIM" data-ref="_M/AR_ISR_S2_TIM">AR_ISR_S2_TIM</dfn>			0x01000000</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_CABEND" data-ref="_M/AR_ISR_S2_CABEND">AR_ISR_S2_CABEND</dfn>		0x02000000</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_DTIMSYNC" data-ref="_M/AR_ISR_S2_DTIMSYNC">AR_ISR_S2_DTIMSYNC</dfn>		0x04000000</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_BCNTO" data-ref="_M/AR_ISR_S2_BCNTO">AR_ISR_S2_BCNTO</dfn>			0x08000000</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_CABTO" data-ref="_M/AR_ISR_S2_CABTO">AR_ISR_S2_CABTO</dfn>			0x10000000</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_DTIM" data-ref="_M/AR_ISR_S2_DTIM">AR_ISR_S2_DTIM</dfn>			0x20000000</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_TSFOOR" data-ref="_M/AR_ISR_S2_TSFOOR">AR_ISR_S2_TSFOOR</dfn>		0x40000000</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_TBTT_TIME" data-ref="_M/AR_ISR_S2_TBTT_TIME">AR_ISR_S2_TBTT_TIME</dfn>		0x80000000</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i>/* Bits for AR_ISR_S3. */</i></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBROVF_M" data-ref="_M/AR_ISR_S3_QCU_QCBROVF_M">AR_ISR_S3_QCU_QCBROVF_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBROVF_S" data-ref="_M/AR_ISR_S3_QCU_QCBROVF_S">AR_ISR_S3_QCU_QCBROVF_S</dfn>	0</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBRURN_M" data-ref="_M/AR_ISR_S3_QCU_QCBRURN_M">AR_ISR_S3_QCU_QCBRURN_M</dfn>	0x03ff0000</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBRURN_S" data-ref="_M/AR_ISR_S3_QCU_QCBRURN_S">AR_ISR_S3_QCU_QCBRURN_S</dfn>	0</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/* Bits for  AR_ISR_S4. */</i></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S4_QCU_QTRIG_M" data-ref="_M/AR_ISR_S4_QCU_QTRIG_M">AR_ISR_S4_QCU_QTRIG_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S4_QCU_QTRIG_S" data-ref="_M/AR_ISR_S4_QCU_QTRIG_S">AR_ISR_S4_QCU_QTRIG_S</dfn>	0</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><i>/* Bits for AR_ISR_S5. */</i></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_TIMER_TRIG_M" data-ref="_M/AR_ISR_S5_TIMER_TRIG_M">AR_ISR_S5_TIMER_TRIG_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_TIMER_TRIG_S" data-ref="_M/AR_ISR_S5_TIMER_TRIG_S">AR_ISR_S5_TIMER_TRIG_S</dfn>		0</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_TIMER_THRESH_M" data-ref="_M/AR_ISR_S5_TIMER_THRESH_M">AR_ISR_S5_TIMER_THRESH_M</dfn>	0x0007fe00</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_TIMER_THRESH_S" data-ref="_M/AR_ISR_S5_TIMER_THRESH_S">AR_ISR_S5_TIMER_THRESH_S</dfn>	9</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_TIM_TIMER" data-ref="_M/AR_ISR_S5_TIM_TIMER">AR_ISR_S5_TIM_TIMER</dfn>		0x00000010</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_DTIM_TIMER" data-ref="_M/AR_ISR_S5_DTIM_TIMER">AR_ISR_S5_DTIM_TIMER</dfn>		0x00000020</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_GENTIMER_TRIG_M" data-ref="_M/AR_ISR_S5_GENTIMER_TRIG_M">AR_ISR_S5_GENTIMER_TRIG_M</dfn>	0x0000ff80</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_GENTIMER_TRIG_S" data-ref="_M/AR_ISR_S5_GENTIMER_TRIG_S">AR_ISR_S5_GENTIMER_TRIG_S</dfn>	0</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_GENTIMER_THRESH_M" data-ref="_M/AR_ISR_S5_GENTIMER_THRESH_M">AR_ISR_S5_GENTIMER_THRESH_M</dfn>	0xff800000</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_GENTIMER_THRESH_S" data-ref="_M/AR_ISR_S5_GENTIMER_THRESH_S">AR_ISR_S5_GENTIMER_THRESH_S</dfn>	16</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><i>/* Bits for AR_IMR. */</i></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXOK" data-ref="_M/AR_IMR_RXOK">AR_IMR_RXOK</dfn>	0x00000001</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_HP_RXOK" data-ref="_M/AR_IMR_HP_RXOK">AR_IMR_HP_RXOK</dfn>	0x00000001</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXDESC" data-ref="_M/AR_IMR_RXDESC">AR_IMR_RXDESC</dfn>	0x00000002</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_LP_RXOK" data-ref="_M/AR_IMR_LP_RXOK">AR_IMR_LP_RXOK</dfn>	0x00000002</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXERR" data-ref="_M/AR_IMR_RXERR">AR_IMR_RXERR</dfn>	0x00000004</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXNOPKT" data-ref="_M/AR_IMR_RXNOPKT">AR_IMR_RXNOPKT</dfn>	0x00000008</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXEOL" data-ref="_M/AR_IMR_RXEOL">AR_IMR_RXEOL</dfn>	0x00000010</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXORN" data-ref="_M/AR_IMR_RXORN">AR_IMR_RXORN</dfn>	0x00000020</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXOK" data-ref="_M/AR_IMR_TXOK">AR_IMR_TXOK</dfn>	0x00000040</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXDESC" data-ref="_M/AR_IMR_TXDESC">AR_IMR_TXDESC</dfn>	0x00000080</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXERR" data-ref="_M/AR_IMR_TXERR">AR_IMR_TXERR</dfn>	0x00000100</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXNOPKT" data-ref="_M/AR_IMR_TXNOPKT">AR_IMR_TXNOPKT</dfn>	0x00000200</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXEOL" data-ref="_M/AR_IMR_TXEOL">AR_IMR_TXEOL</dfn>	0x00000400</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXURN" data-ref="_M/AR_IMR_TXURN">AR_IMR_TXURN</dfn>	0x00000800</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_MIB" data-ref="_M/AR_IMR_MIB">AR_IMR_MIB</dfn>	0x00001000</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_SWI" data-ref="_M/AR_IMR_SWI">AR_IMR_SWI</dfn>	0x00002000</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXPHY" data-ref="_M/AR_IMR_RXPHY">AR_IMR_RXPHY</dfn>	0x00004000</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXKCM" data-ref="_M/AR_IMR_RXKCM">AR_IMR_RXKCM</dfn>	0x00008000</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_SWBA" data-ref="_M/AR_IMR_SWBA">AR_IMR_SWBA</dfn>	0x00010000</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_BRSSI" data-ref="_M/AR_IMR_BRSSI">AR_IMR_BRSSI</dfn>	0x00020000</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_BMISS" data-ref="_M/AR_IMR_BMISS">AR_IMR_BMISS</dfn>	0x00040000</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXMINTR" data-ref="_M/AR_IMR_TXMINTR">AR_IMR_TXMINTR</dfn>	0x00080000</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_BNR" data-ref="_M/AR_IMR_BNR">AR_IMR_BNR</dfn>	0x00100000</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXCHIRP" data-ref="_M/AR_IMR_RXCHIRP">AR_IMR_RXCHIRP</dfn>	0x00200000</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_BCNMISC" data-ref="_M/AR_IMR_BCNMISC">AR_IMR_BCNMISC</dfn>	0x00800000</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TIM" data-ref="_M/AR_IMR_TIM">AR_IMR_TIM</dfn>	0x00800000</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXMINTR" data-ref="_M/AR_IMR_RXMINTR">AR_IMR_RXMINTR</dfn>	0x01000000</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_QCBROVF" data-ref="_M/AR_IMR_QCBROVF">AR_IMR_QCBROVF</dfn>	0x02000000</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_QCBRURN" data-ref="_M/AR_IMR_QCBRURN">AR_IMR_QCBRURN</dfn>	0x04000000</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_QTRIG" data-ref="_M/AR_IMR_QTRIG">AR_IMR_QTRIG</dfn>	0x08000000</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_GENTMR" data-ref="_M/AR_IMR_GENTMR">AR_IMR_GENTMR</dfn>	0x10000000</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_TXINTM" data-ref="_M/AR_IMR_TXINTM">AR_IMR_TXINTM</dfn>	0x40000000</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_RXINTM" data-ref="_M/AR_IMR_RXINTM">AR_IMR_RXINTM</dfn>	0x80000000</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_DEFAULT" data-ref="_M/AR_IMR_DEFAULT">AR_IMR_DEFAULT</dfn>	\</u></td></tr>
<tr><th id="498">498</th><td><u>	(AR_IMR_TXERR | AR_IMR_TXURN | AR_IMR_RXERR |	\</u></td></tr>
<tr><th id="499">499</th><td><u>	 AR_IMR_RXORN | AR_IMR_BCNMISC | AR_IMR_RXINTM |	\</u></td></tr>
<tr><th id="500">500</th><td><u>	 AR_IMR_RXMINTR | AR_IMR_TXOK)</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_HOSTAP" data-ref="_M/AR_IMR_HOSTAP">AR_IMR_HOSTAP</dfn>	(AR_IMR_DEFAULT | AR_IMR_MIB)</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><i>/* Bits for AR_IMR_S0. */</i></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S0_QCU_TXOK" data-ref="_M/AR_IMR_S0_QCU_TXOK">AR_IMR_S0_QCU_TXOK</dfn>(qid)		(1 &lt;&lt; (qid))</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S0_QCU_TXDESC" data-ref="_M/AR_IMR_S0_QCU_TXDESC">AR_IMR_S0_QCU_TXDESC</dfn>(qid)	(1 &lt;&lt; (16 + (qid)))</u></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>/* Bits for AR_IMR_S1. */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S1_QCU_TXERR" data-ref="_M/AR_IMR_S1_QCU_TXERR">AR_IMR_S1_QCU_TXERR</dfn>(qid)	(1 &lt;&lt; (qid))</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S1_QCU_TXEOL" data-ref="_M/AR_IMR_S1_QCU_TXEOL">AR_IMR_S1_QCU_TXEOL</dfn>(qid)	(1 &lt;&lt; (16 + (qid)))</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><i>/* Bits for AR_IMR_S2. */</i></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_QCU_TXURN" data-ref="_M/AR_IMR_S2_QCU_TXURN">AR_IMR_S2_QCU_TXURN</dfn>(qid)	(1 &lt;&lt; (qid))</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_CST" data-ref="_M/AR_IMR_S2_CST">AR_IMR_S2_CST</dfn>			0x00400000</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_GTT" data-ref="_M/AR_IMR_S2_GTT">AR_IMR_S2_GTT</dfn>			0x00800000</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_TIM" data-ref="_M/AR_IMR_S2_TIM">AR_IMR_S2_TIM</dfn>			0x01000000</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_CABEND" data-ref="_M/AR_IMR_S2_CABEND">AR_IMR_S2_CABEND</dfn>		0x02000000</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_DTIMSYNC" data-ref="_M/AR_IMR_S2_DTIMSYNC">AR_IMR_S2_DTIMSYNC</dfn>		0x04000000</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_BCNTO" data-ref="_M/AR_IMR_S2_BCNTO">AR_IMR_S2_BCNTO</dfn>			0x08000000</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_CABTO" data-ref="_M/AR_IMR_S2_CABTO">AR_IMR_S2_CABTO</dfn>			0x10000000</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_DTIM" data-ref="_M/AR_IMR_S2_DTIM">AR_IMR_S2_DTIM</dfn>			0x20000000</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S2_TSFOOR" data-ref="_M/AR_IMR_S2_TSFOOR">AR_IMR_S2_TSFOOR</dfn>		0x40000000</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* Bits for AR_IMR_S3. */</i></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBROVF" data-ref="_M/AR_IMR_S3_QCU_QCBROVF">AR_IMR_S3_QCU_QCBROVF</dfn>(qid)	(1 &lt;&lt; (qid))</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBRURN" data-ref="_M/AR_IMR_S3_QCU_QCBRURN">AR_IMR_S3_QCU_QCBRURN</dfn>(qid)	(1 &lt;&lt; (16 + (qid)))</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i>/* Bits for AR_IMR_S4. */</i></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S4_QCU_QTRIG" data-ref="_M/AR_IMR_S4_QCU_QTRIG">AR_IMR_S4_QCU_QTRIG</dfn>(qid)	(1 &lt;&lt; (qid))</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i>/* Bits for AR_IMR_S5. */</i></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5_TIM_TIMER" data-ref="_M/AR_IMR_S5_TIM_TIMER">AR_IMR_S5_TIM_TIMER</dfn>		0x00000010</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5_DTIM_TIMER" data-ref="_M/AR_IMR_S5_DTIM_TIMER">AR_IMR_S5_DTIM_TIMER</dfn>		0x00000020</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5_TIMER_TRIG_M" data-ref="_M/AR_IMR_S5_TIMER_TRIG_M">AR_IMR_S5_TIMER_TRIG_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5_TIMER_TRIG_S" data-ref="_M/AR_IMR_S5_TIMER_TRIG_S">AR_IMR_S5_TIMER_TRIG_S</dfn>		0</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5_TIMER_THRESH_M" data-ref="_M/AR_IMR_S5_TIMER_THRESH_M">AR_IMR_S5_TIMER_THRESH_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/AR_IMR_S5_TIMER_THRESH_S" data-ref="_M/AR_IMR_S5_TIMER_THRESH_S">AR_IMR_S5_TIMER_THRESH_S</dfn>	0</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/AR_NUM_QCU" data-ref="_M/AR_NUM_QCU">AR_NUM_QCU</dfn>	10</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/AR_QCU" data-ref="_M/AR_QCU">AR_QCU</dfn>(x)	(1 &lt;&lt; (x))</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i>/* Bits for AR_Q_TXE. */</i></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/AR_Q_TXE_M" data-ref="_M/AR_Q_TXE_M">AR_Q_TXE_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/AR_Q_TXE_S" data-ref="_M/AR_Q_TXE_S">AR_Q_TXE_S</dfn>	0</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i>/* Bits for AR_Q_TXD. */</i></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/AR_Q_TXD_M" data-ref="_M/AR_Q_TXD_M">AR_Q_TXD_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/AR_Q_TXD_S" data-ref="_M/AR_Q_TXD_S">AR_Q_TXD_S</dfn>	0</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i>/* Bits for AR_QCBRCFG_*. */</i></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/AR_Q_CBRCFG_INTERVAL_M" data-ref="_M/AR_Q_CBRCFG_INTERVAL_M">AR_Q_CBRCFG_INTERVAL_M</dfn>		0x00ffffff</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/AR_Q_CBRCFG_INTERVAL_S" data-ref="_M/AR_Q_CBRCFG_INTERVAL_S">AR_Q_CBRCFG_INTERVAL_S</dfn>		0</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/AR_Q_CBRCFG_OVF_THRESH_M" data-ref="_M/AR_Q_CBRCFG_OVF_THRESH_M">AR_Q_CBRCFG_OVF_THRESH_M</dfn>	0xff000000</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/AR_Q_CBRCFG_OVF_THRESH_S" data-ref="_M/AR_Q_CBRCFG_OVF_THRESH_S">AR_Q_CBRCFG_OVF_THRESH_S</dfn>	24</u></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><i>/* Bits for AR_QRDYTIMECFG_*. */</i></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/AR_Q_RDYTIMECFG_DURATION_M" data-ref="_M/AR_Q_RDYTIMECFG_DURATION_M">AR_Q_RDYTIMECFG_DURATION_M</dfn>	0x00ffffff</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/AR_Q_RDYTIMECFG_DURATION_S" data-ref="_M/AR_Q_RDYTIMECFG_DURATION_S">AR_Q_RDYTIMECFG_DURATION_S</dfn>	0</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/AR_Q_RDYTIMECFG_EN" data-ref="_M/AR_Q_RDYTIMECFG_EN">AR_Q_RDYTIMECFG_EN</dfn>		0x01000000</u></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><i>/* Bits for AR_QMISC_*. */</i></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_M" data-ref="_M/AR_Q_MISC_FSP_M">AR_Q_MISC_FSP_M</dfn>			0x0000000f</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_S" data-ref="_M/AR_Q_MISC_FSP_S">AR_Q_MISC_FSP_S</dfn>			0</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_ASAP" data-ref="_M/AR_Q_MISC_FSP_ASAP">AR_Q_MISC_FSP_ASAP</dfn>		0</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_CBR" data-ref="_M/AR_Q_MISC_FSP_CBR">AR_Q_MISC_FSP_CBR</dfn>		1</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_DBA_GATED" data-ref="_M/AR_Q_MISC_FSP_DBA_GATED">AR_Q_MISC_FSP_DBA_GATED</dfn>		2</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_TIM_GATED" data-ref="_M/AR_Q_MISC_FSP_TIM_GATED">AR_Q_MISC_FSP_TIM_GATED</dfn>		3</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_BEACON_SENT_GATED" data-ref="_M/AR_Q_MISC_FSP_BEACON_SENT_GATED">AR_Q_MISC_FSP_BEACON_SENT_GATED</dfn>	4</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_FSP_BEACON_RCVD_GATED" data-ref="_M/AR_Q_MISC_FSP_BEACON_RCVD_GATED">AR_Q_MISC_FSP_BEACON_RCVD_GATED</dfn>	5</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_ONE_SHOT_EN" data-ref="_M/AR_Q_MISC_ONE_SHOT_EN">AR_Q_MISC_ONE_SHOT_EN</dfn>		0x00000010</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_CBR_INCR_DIS1" data-ref="_M/AR_Q_MISC_CBR_INCR_DIS1">AR_Q_MISC_CBR_INCR_DIS1</dfn>		0x00000020</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_CBR_INCR_DIS0" data-ref="_M/AR_Q_MISC_CBR_INCR_DIS0">AR_Q_MISC_CBR_INCR_DIS0</dfn>		0x00000040</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_BEACON_USE" data-ref="_M/AR_Q_MISC_BEACON_USE">AR_Q_MISC_BEACON_USE</dfn>		0x00000080</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_CBR_EXP_CNTR_LIMIT_EN" data-ref="_M/AR_Q_MISC_CBR_EXP_CNTR_LIMIT_EN">AR_Q_MISC_CBR_EXP_CNTR_LIMIT_EN</dfn>	0x00000100</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_RDYTIME_EXP_POLICY" data-ref="_M/AR_Q_MISC_RDYTIME_EXP_POLICY">AR_Q_MISC_RDYTIME_EXP_POLICY</dfn>	0x00000200</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_RESET_CBR_EXP_CTR" data-ref="_M/AR_Q_MISC_RESET_CBR_EXP_CTR">AR_Q_MISC_RESET_CBR_EXP_CTR</dfn>	0x00000400</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/AR_Q_MISC_DCU_EARLY_TERM_REQ" data-ref="_M/AR_Q_MISC_DCU_EARLY_TERM_REQ">AR_Q_MISC_DCU_EARLY_TERM_REQ</dfn>	0x00000800</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><i>/* Bits for AR_QSTS_*. */</i></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/AR_Q_STS_PEND_FR_CNT_M" data-ref="_M/AR_Q_STS_PEND_FR_CNT_M">AR_Q_STS_PEND_FR_CNT_M</dfn>	0x00000003</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/AR_Q_STS_PEND_FR_CNT_S" data-ref="_M/AR_Q_STS_PEND_FR_CNT_S">AR_Q_STS_PEND_FR_CNT_S</dfn>	0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/AR_Q_STS_CBR_EXP_CNT_M" data-ref="_M/AR_Q_STS_CBR_EXP_CNT_M">AR_Q_STS_CBR_EXP_CNT_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/AR_Q_STS_CBR_EXP_CNT_S" data-ref="_M/AR_Q_STS_CBR_EXP_CNT_S">AR_Q_STS_CBR_EXP_CNT_S</dfn>	8</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* Bits for AR_Q_DESC_CRCCHK. */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/AR_Q_DESC_CRCCHK_EN" data-ref="_M/AR_Q_DESC_CRCCHK_EN">AR_Q_DESC_CRCCHK_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/AR_NUM_DCU" data-ref="_M/AR_NUM_DCU">AR_NUM_DCU</dfn>	10</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/AR_DCU" data-ref="_M/AR_DCU">AR_DCU</dfn>(x)	(1 &lt;&lt; (x))</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><i>/* Bits for AR_D_QCUMASK_*. */</i></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/AR_D_QCUMASK_M" data-ref="_M/AR_D_QCUMASK_M">AR_D_QCUMASK_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/AR_D_QCUMASK_S" data-ref="_M/AR_D_QCUMASK_S">AR_D_QCUMASK_S</dfn>	0</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i>/* Bits for AR_D_GBL_IFS_SIFS. */</i></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_SIFS_ASYNC_FIFO_DUR" data-ref="_M/AR_D_GBL_IFS_SIFS_ASYNC_FIFO_DUR">AR_D_GBL_IFS_SIFS_ASYNC_FIFO_DUR</dfn>	0x000003ab</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><i>/* Bits for AR_D_TXBLK_CMD. */</i></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_BITMASK_M" data-ref="_M/AR_D_TXBLK_WRITE_BITMASK_M">AR_D_TXBLK_WRITE_BITMASK_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_BITMASK_S" data-ref="_M/AR_D_TXBLK_WRITE_BITMASK_S">AR_D_TXBLK_WRITE_BITMASK_S</dfn>	0</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_SLICE_M" data-ref="_M/AR_D_TXBLK_WRITE_SLICE_M">AR_D_TXBLK_WRITE_SLICE_M</dfn>	0x000f0000</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_SLICE_S" data-ref="_M/AR_D_TXBLK_WRITE_SLICE_S">AR_D_TXBLK_WRITE_SLICE_S</dfn>	16</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_DCU_M" data-ref="_M/AR_D_TXBLK_WRITE_DCU_M">AR_D_TXBLK_WRITE_DCU_M</dfn>		0x00f00000</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_DCU_S" data-ref="_M/AR_D_TXBLK_WRITE_DCU_S">AR_D_TXBLK_WRITE_DCU_S</dfn>		20</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_COMMAND_M" data-ref="_M/AR_D_TXBLK_WRITE_COMMAND_M">AR_D_TXBLK_WRITE_COMMAND_M</dfn>	0x0f000000</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXBLK_WRITE_COMMAND_S" data-ref="_M/AR_D_TXBLK_WRITE_COMMAND_S">AR_D_TXBLK_WRITE_COMMAND_S</dfn>	24</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i>/* Bits for AR_DLCL_IFS. */</i></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/AR_D_LCL_IFS_CWMIN_M" data-ref="_M/AR_D_LCL_IFS_CWMIN_M">AR_D_LCL_IFS_CWMIN_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/AR_D_LCL_IFS_CWMIN_S" data-ref="_M/AR_D_LCL_IFS_CWMIN_S">AR_D_LCL_IFS_CWMIN_S</dfn>	0</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/AR_D_LCL_IFS_CWMAX_M" data-ref="_M/AR_D_LCL_IFS_CWMAX_M">AR_D_LCL_IFS_CWMAX_M</dfn>	0x000ffc00</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/AR_D_LCL_IFS_CWMAX_S" data-ref="_M/AR_D_LCL_IFS_CWMAX_S">AR_D_LCL_IFS_CWMAX_S</dfn>	10</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/AR_D_LCL_IFS_AIFS_M" data-ref="_M/AR_D_LCL_IFS_AIFS_M">AR_D_LCL_IFS_AIFS_M</dfn>	0x0ff00000</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/AR_D_LCL_IFS_AIFS_S" data-ref="_M/AR_D_LCL_IFS_AIFS_S">AR_D_LCL_IFS_AIFS_S</dfn>	20</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i>/* Bits for AR_D_GBL_IFS_SLOT. */</i></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_SLOT_M" data-ref="_M/AR_D_GBL_IFS_SLOT_M">AR_D_GBL_IFS_SLOT_M</dfn>			0x0000ffff</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_SLOT_S" data-ref="_M/AR_D_GBL_IFS_SLOT_S">AR_D_GBL_IFS_SLOT_S</dfn>			0</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_SLOT_ASYNC_FIFO_DUR" data-ref="_M/AR_D_GBL_IFS_SLOT_ASYNC_FIFO_DUR">AR_D_GBL_IFS_SLOT_ASYNC_FIFO_DUR</dfn>	0x00000420</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i>/* Bits for AR_DRETRY_LIMIT_*. */</i></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_SH_M" data-ref="_M/AR_D_RETRY_LIMIT_FR_SH_M">AR_D_RETRY_LIMIT_FR_SH_M</dfn>	0x0000000f</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_SH_S" data-ref="_M/AR_D_RETRY_LIMIT_FR_SH_S">AR_D_RETRY_LIMIT_FR_SH_S</dfn>	0</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_SH_M" data-ref="_M/AR_D_RETRY_LIMIT_STA_SH_M">AR_D_RETRY_LIMIT_STA_SH_M</dfn>	0x00003f00</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_SH_S" data-ref="_M/AR_D_RETRY_LIMIT_STA_SH_S">AR_D_RETRY_LIMIT_STA_SH_S</dfn>	8</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_LG_M" data-ref="_M/AR_D_RETRY_LIMIT_STA_LG_M">AR_D_RETRY_LIMIT_STA_LG_M</dfn>	0x000fc000</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_LG_S" data-ref="_M/AR_D_RETRY_LIMIT_STA_LG_S">AR_D_RETRY_LIMIT_STA_LG_S</dfn>	14</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i>/* Bits for AR_D_GBL_IFS_EIFS. */</i></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_EIFS_M" data-ref="_M/AR_D_GBL_IFS_EIFS_M">AR_D_GBL_IFS_EIFS_M</dfn>			0x0000ffff</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_EIFS_S" data-ref="_M/AR_D_GBL_IFS_EIFS_S">AR_D_GBL_IFS_EIFS_S</dfn>			0</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_EIFS_ASYNC_FIFO_DUR" data-ref="_M/AR_D_GBL_IFS_EIFS_ASYNC_FIFO_DUR">AR_D_GBL_IFS_EIFS_ASYNC_FIFO_DUR</dfn>	0x0000a5eb</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><i>/* Bits for AR_DCHNTIME_*. */</i></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/AR_D_CHNTIME_DUR_M" data-ref="_M/AR_D_CHNTIME_DUR_M">AR_D_CHNTIME_DUR_M</dfn>	0x000fffff</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/AR_D_CHNTIME_DUR_S" data-ref="_M/AR_D_CHNTIME_DUR_S">AR_D_CHNTIME_DUR_S</dfn>	0</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/AR_D_CHNTIME_EN" data-ref="_M/AR_D_CHNTIME_EN">AR_D_CHNTIME_EN</dfn>		0x00100000</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>/* Bits for AR_D_GBL_IFS_MISC. */</i></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL" data-ref="_M/AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL">AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL</dfn>	0x00000007</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_TURBO_MODE" data-ref="_M/AR_D_GBL_IFS_MISC_TURBO_MODE">AR_D_GBL_IFS_MISC_TURBO_MODE</dfn>		0x00000008</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_USEC_DURATION" data-ref="_M/AR_D_GBL_IFS_MISC_USEC_DURATION">AR_D_GBL_IFS_MISC_USEC_DURATION</dfn>		0x000ffc00</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY" data-ref="_M/AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY">AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY</dfn>	0x00300000</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_RANDOM_LFSR_SLICE_DIS" data-ref="_M/AR_D_GBL_IFS_MISC_RANDOM_LFSR_SLICE_DIS">AR_D_GBL_IFS_MISC_RANDOM_LFSR_SLICE_DIS</dfn>	0x01000000</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_SLOT_XMIT_WIND_LEN" data-ref="_M/AR_D_GBL_IFS_MISC_SLOT_XMIT_WIND_LEN">AR_D_GBL_IFS_MISC_SLOT_XMIT_WIND_LEN</dfn>	0x06000000</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_FORCE_XMIT_SLOT_BOUND" data-ref="_M/AR_D_GBL_IFS_MISC_FORCE_XMIT_SLOT_BOUND">AR_D_GBL_IFS_MISC_FORCE_XMIT_SLOT_BOUND</dfn>	0x08000000</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_IGNORE_BACKOFF" data-ref="_M/AR_D_GBL_IFS_MISC_IGNORE_BACKOFF">AR_D_GBL_IFS_MISC_IGNORE_BACKOFF</dfn>	0x10000000</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><i>/* Bits for AR_DMISC_*. */</i></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_BKOFF_THRESH_M" data-ref="_M/AR_D_MISC_BKOFF_THRESH_M">AR_D_MISC_BKOFF_THRESH_M</dfn>		0x0000003f</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_BKOFF_THRESH_S" data-ref="_M/AR_D_MISC_BKOFF_THRESH_S">AR_D_MISC_BKOFF_THRESH_S</dfn>		0</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_RETRY_CNT_RESET_EN" data-ref="_M/AR_D_MISC_RETRY_CNT_RESET_EN">AR_D_MISC_RETRY_CNT_RESET_EN</dfn>		0x00000040</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_CW_RESET_EN" data-ref="_M/AR_D_MISC_CW_RESET_EN">AR_D_MISC_CW_RESET_EN</dfn>			0x00000080</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_FRAG_WAIT_EN" data-ref="_M/AR_D_MISC_FRAG_WAIT_EN">AR_D_MISC_FRAG_WAIT_EN</dfn>			0x00000100</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_FRAG_BKOFF_EN" data-ref="_M/AR_D_MISC_FRAG_BKOFF_EN">AR_D_MISC_FRAG_BKOFF_EN</dfn>			0x00000200</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_CW_BKOFF_EN" data-ref="_M/AR_D_MISC_CW_BKOFF_EN">AR_D_MISC_CW_BKOFF_EN</dfn>			0x00001000</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_M" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_M">AR_D_MISC_VIR_COL_HANDLING_M</dfn>		0x0000c000</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_S" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_S">AR_D_MISC_VIR_COL_HANDLING_S</dfn>		14</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_DEFAULT" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_DEFAULT">AR_D_MISC_VIR_COL_HANDLING_DEFAULT</dfn>	0</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_IGNORE" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_IGNORE">AR_D_MISC_VIR_COL_HANDLING_IGNORE</dfn>	1</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_BEACON_USE" data-ref="_M/AR_D_MISC_BEACON_USE">AR_D_MISC_BEACON_USE</dfn>			0x00010000</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_M" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_M">AR_D_MISC_ARB_LOCKOUT_CNTRL_M</dfn>		0x00060000</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_S" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_S">AR_D_MISC_ARB_LOCKOUT_CNTRL_S</dfn>		17</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE">AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE</dfn>	0</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR">AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR</dfn>	1</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL">AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL</dfn>	2</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_IGNORE" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_IGNORE">AR_D_MISC_ARB_LOCKOUT_IGNORE</dfn>		0x00080000</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_SEQ_NUM_INCR_DIS" data-ref="_M/AR_D_MISC_SEQ_NUM_INCR_DIS">AR_D_MISC_SEQ_NUM_INCR_DIS</dfn>		0x00100000</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_POST_FR_BKOFF_DIS" data-ref="_M/AR_D_MISC_POST_FR_BKOFF_DIS">AR_D_MISC_POST_FR_BKOFF_DIS</dfn>		0x00200000</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_VIT_COL_CW_BKOFF_EN" data-ref="_M/AR_D_MISC_VIT_COL_CW_BKOFF_EN">AR_D_MISC_VIT_COL_CW_BKOFF_EN</dfn>		0x00400000</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_BLOWN_IFS_RETRY_EN" data-ref="_M/AR_D_MISC_BLOWN_IFS_RETRY_EN">AR_D_MISC_BLOWN_IFS_RETRY_EN</dfn>		0x00800000</u></td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><i>/* Bits for AR_D_FPCTL. */</i></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/AR_D_FPCTL_DCU_M" data-ref="_M/AR_D_FPCTL_DCU_M">AR_D_FPCTL_DCU_M</dfn>		0x0000000f</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/AR_D_FPCTL_DCU_S" data-ref="_M/AR_D_FPCTL_DCU_S">AR_D_FPCTL_DCU_S</dfn>		0</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/AR_D_FPCTL_PREFETCH_EN" data-ref="_M/AR_D_FPCTL_PREFETCH_EN">AR_D_FPCTL_PREFETCH_EN</dfn>		0x00000010</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/AR_D_FPCTL_BURST_PREFETCH_M" data-ref="_M/AR_D_FPCTL_BURST_PREFETCH_M">AR_D_FPCTL_BURST_PREFETCH_M</dfn>	0x00007fe0</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/AR_D_FPCTL_BURST_PREFETCH_S" data-ref="_M/AR_D_FPCTL_BURST_PREFETCH_S">AR_D_FPCTL_BURST_PREFETCH_S</dfn>	5</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/* Bits for AR_D_TXPSE. */</i></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXPSE_CTRL_M" data-ref="_M/AR_D_TXPSE_CTRL_M">AR_D_TXPSE_CTRL_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXPSE_CTRL_S" data-ref="_M/AR_D_TXPSE_CTRL_S">AR_D_TXPSE_CTRL_S</dfn>	0</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXPSE_STATUS" data-ref="_M/AR_D_TXPSE_STATUS">AR_D_TXPSE_STATUS</dfn>	0x00010000</u></td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><i>/* Bits for AR_D_TXSLOTMASK. */</i></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/AR_D_TXSLOTMASK_NUM" data-ref="_M/AR_D_TXSLOTMASK_NUM">AR_D_TXSLOTMASK_NUM</dfn>	0x0000000f</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><i>/* Bits for AR_MAC_SLEEP. */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_SLEEP_MAC_ASLEEP" data-ref="_M/AR_MAC_SLEEP_MAC_ASLEEP">AR_MAC_SLEEP_MAC_ASLEEP</dfn>	0x00000001</u></td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><i>/* Bits for AR_CFG_LED. */</i></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SCLK_RATE_IND_M" data-ref="_M/AR_CFG_SCLK_RATE_IND_M">AR_CFG_SCLK_RATE_IND_M</dfn>		0x00000003</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SCLK_RATE_IND_S" data-ref="_M/AR_CFG_SCLK_RATE_IND_S">AR_CFG_SCLK_RATE_IND_S</dfn>		0</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SCLK_32MHZ" data-ref="_M/AR_CFG_SCLK_32MHZ">AR_CFG_SCLK_32MHZ</dfn>		0</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SCLK_4MHZ" data-ref="_M/AR_CFG_SCLK_4MHZ">AR_CFG_SCLK_4MHZ</dfn>		1</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SCLK_1MHZ" data-ref="_M/AR_CFG_SCLK_1MHZ">AR_CFG_SCLK_1MHZ</dfn>		2</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_SCLK_32KHZ" data-ref="_M/AR_CFG_SCLK_32KHZ">AR_CFG_SCLK_32KHZ</dfn>		3</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_BLINK_SLOW" data-ref="_M/AR_CFG_LED_BLINK_SLOW">AR_CFG_LED_BLINK_SLOW</dfn>		0x00000008</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_BLINK_THRESH_SEL_M" data-ref="_M/AR_CFG_LED_BLINK_THRESH_SEL_M">AR_CFG_LED_BLINK_THRESH_SEL_M</dfn>	0x00000070</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_BLINK_THRESH_SEL_S" data-ref="_M/AR_CFG_LED_BLINK_THRESH_SEL_S">AR_CFG_LED_BLINK_THRESH_SEL_S</dfn>	4</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_SEL_M" data-ref="_M/AR_CFG_LED_MODE_SEL_M">AR_CFG_LED_MODE_SEL_M</dfn>		0x00000380</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_SEL_S" data-ref="_M/AR_CFG_LED_MODE_SEL_S">AR_CFG_LED_MODE_SEL_S</dfn>		7</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_POWER_M" data-ref="_M/AR_CFG_LED_POWER_M">AR_CFG_LED_POWER_M</dfn>		0x00000280</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_POWER_S" data-ref="_M/AR_CFG_LED_POWER_S">AR_CFG_LED_POWER_S</dfn>		7</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_NETWORK_M" data-ref="_M/AR_CFG_LED_NETWORK_M">AR_CFG_LED_NETWORK_M</dfn>		0x00000300</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_NETWORK_S" data-ref="_M/AR_CFG_LED_NETWORK_S">AR_CFG_LED_NETWORK_S</dfn>		7</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_PROP" data-ref="_M/AR_CFG_LED_MODE_PROP">AR_CFG_LED_MODE_PROP</dfn>		0</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_RPROP" data-ref="_M/AR_CFG_LED_MODE_RPROP">AR_CFG_LED_MODE_RPROP</dfn>		1</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_SPLIT" data-ref="_M/AR_CFG_LED_MODE_SPLIT">AR_CFG_LED_MODE_SPLIT</dfn>		2</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_RAND" data-ref="_M/AR_CFG_LED_MODE_RAND">AR_CFG_LED_MODE_RAND</dfn>		3</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_POWER_OFF" data-ref="_M/AR_CFG_LED_MODE_POWER_OFF">AR_CFG_LED_MODE_POWER_OFF</dfn>	4</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_POWER_ON" data-ref="_M/AR_CFG_LED_MODE_POWER_ON">AR_CFG_LED_MODE_POWER_ON</dfn>	5</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_NETWORK_OFF" data-ref="_M/AR_CFG_LED_MODE_NETWORK_OFF">AR_CFG_LED_MODE_NETWORK_OFF</dfn>	4</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_MODE_NETWORK_ON" data-ref="_M/AR_CFG_LED_MODE_NETWORK_ON">AR_CFG_LED_MODE_NETWORK_ON</dfn>	6</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_ASSOC_CTL_M" data-ref="_M/AR_CFG_LED_ASSOC_CTL_M">AR_CFG_LED_ASSOC_CTL_M</dfn>		0x00000c00</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_ASSOC_CTL_S" data-ref="_M/AR_CFG_LED_ASSOC_CTL_S">AR_CFG_LED_ASSOC_CTL_S</dfn>		10</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_ASSOC_NONE" data-ref="_M/AR_CFG_LED_ASSOC_NONE">AR_CFG_LED_ASSOC_NONE</dfn>		0</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_ASSOC_ACTIVE" data-ref="_M/AR_CFG_LED_ASSOC_ACTIVE">AR_CFG_LED_ASSOC_ACTIVE</dfn>		1</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/AR_CFG_LED_ASSOC_PENDING" data-ref="_M/AR_CFG_LED_ASSOC_PENDING">AR_CFG_LED_ASSOC_PENDING</dfn>	2</u></td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><i>/* Bit for AR_RC. */</i></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/AR_RC_AHB" data-ref="_M/AR_RC_AHB">AR_RC_AHB</dfn>	0x00000001</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/AR_RC_APB" data-ref="_M/AR_RC_APB">AR_RC_APB</dfn>	0x00000002</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/AR_RC_HOSTIF" data-ref="_M/AR_RC_HOSTIF">AR_RC_HOSTIF</dfn>	0x00000100</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><i>/* Bits for AR_WA. */</i></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/AR5416_WA_DEFAULT" data-ref="_M/AR5416_WA_DEFAULT">AR5416_WA_DEFAULT</dfn>	0x0000073f</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/AR9280_WA_DEFAULT" data-ref="_M/AR9280_WA_DEFAULT">AR9280_WA_DEFAULT</dfn>	0x0040073b</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/AR9285_WA_DEFAULT" data-ref="_M/AR9285_WA_DEFAULT">AR9285_WA_DEFAULT</dfn>	0x004a050b</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/AR_WA_UNTIE_RESET_EN" data-ref="_M/AR_WA_UNTIE_RESET_EN">AR_WA_UNTIE_RESET_EN</dfn>	0x00008000</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/AR_WA_RESET_EN" data-ref="_M/AR_WA_RESET_EN">AR_WA_RESET_EN</dfn>		0x00040000</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/AR_WA_ANALOG_SHIFT" data-ref="_M/AR_WA_ANALOG_SHIFT">AR_WA_ANALOG_SHIFT</dfn>	0x00100000</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/AR_WA_POR_SHORT" data-ref="_M/AR_WA_POR_SHORT">AR_WA_POR_SHORT</dfn>		0x00200000</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><i>/* Bits for AR_PM_STATE. */</i></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/AR_PM_STATE_PME_D3COLD_VAUX" data-ref="_M/AR_PM_STATE_PME_D3COLD_VAUX">AR_PM_STATE_PME_D3COLD_VAUX</dfn>	0x00100000</u></td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i>/* Bits for AR_PCIE_PM_CTRL. */</i></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_PM_CTRL_ENA" data-ref="_M/AR_PCIE_PM_CTRL_ENA">AR_PCIE_PM_CTRL_ENA</dfn>	0x00080000</u></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><i>/* Bits for AR_HOST_TIMEOUT. */</i></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/AR_HOST_TIMEOUT_APB_CNTR_M" data-ref="_M/AR_HOST_TIMEOUT_APB_CNTR_M">AR_HOST_TIMEOUT_APB_CNTR_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/AR_HOST_TIMEOUT_APB_CNTR_S" data-ref="_M/AR_HOST_TIMEOUT_APB_CNTR_S">AR_HOST_TIMEOUT_APB_CNTR_S</dfn>	0</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/AR_HOST_TIMEOUT_LCL_CNTR_M" data-ref="_M/AR_HOST_TIMEOUT_LCL_CNTR_M">AR_HOST_TIMEOUT_LCL_CNTR_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/AR_HOST_TIMEOUT_LCL_CNTR_S" data-ref="_M/AR_HOST_TIMEOUT_LCL_CNTR_S">AR_HOST_TIMEOUT_LCL_CNTR_S</dfn>	16</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i>/* Bits for AR_EEPROM. */</i></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_ABSENT" data-ref="_M/AR_EEPROM_ABSENT">AR_EEPROM_ABSENT</dfn>	0x00000100</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_CORRUPT" data-ref="_M/AR_EEPROM_CORRUPT">AR_EEPROM_CORRUPT</dfn>	0x00000200</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_PROT_MASK_M" data-ref="_M/AR_EEPROM_PROT_MASK_M">AR_EEPROM_PROT_MASK_M</dfn>	0x03fffc00</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_PROT_MASK_S" data-ref="_M/AR_EEPROM_PROT_MASK_S">AR_EEPROM_PROT_MASK_S</dfn>	10</u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/* Bits for AR_SREV. */</i></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_ID_M" data-ref="_M/AR_SREV_ID_M">AR_SREV_ID_M</dfn>			0x000000ff</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_ID_S" data-ref="_M/AR_SREV_ID_S">AR_SREV_ID_S</dfn>			0</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_M" data-ref="_M/AR_SREV_REVISION_M">AR_SREV_REVISION_M</dfn>		0x00000007</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_S" data-ref="_M/AR_SREV_REVISION_S">AR_SREV_REVISION_S</dfn>		0</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_M" data-ref="_M/AR_SREV_VERSION_M">AR_SREV_VERSION_M</dfn>		0x000000f0</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_S" data-ref="_M/AR_SREV_VERSION_S">AR_SREV_VERSION_S</dfn>		4</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION2_M" data-ref="_M/AR_SREV_VERSION2_M">AR_SREV_VERSION2_M</dfn>		0xfffc0000</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION2_S" data-ref="_M/AR_SREV_VERSION2_S">AR_SREV_VERSION2_S</dfn>		12		/* XXX Hack. */</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_TYPE2_M" data-ref="_M/AR_SREV_TYPE2_M">AR_SREV_TYPE2_M</dfn>			0x0003f000</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_TYPE2_S" data-ref="_M/AR_SREV_TYPE2_S">AR_SREV_TYPE2_S</dfn>			12</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_TYPE2_CHAIN" data-ref="_M/AR_SREV_TYPE2_CHAIN">AR_SREV_TYPE2_CHAIN</dfn>		0x00001000</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_TYPE2_HOST_MODE" data-ref="_M/AR_SREV_TYPE2_HOST_MODE">AR_SREV_TYPE2_HOST_MODE</dfn>		0x00002000</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION2_M" data-ref="_M/AR_SREV_REVISION2_M">AR_SREV_REVISION2_M</dfn>		0x00000f00</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION2_S" data-ref="_M/AR_SREV_REVISION2_S">AR_SREV_REVISION2_S</dfn>		8</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_5416_PCI" data-ref="_M/AR_SREV_VERSION_5416_PCI">AR_SREV_VERSION_5416_PCI</dfn>	0x00d</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_5416_PCIE" data-ref="_M/AR_SREV_VERSION_5416_PCIE">AR_SREV_VERSION_5416_PCIE</dfn>	0x00c</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_5416_10" data-ref="_M/AR_SREV_REVISION_5416_10">AR_SREV_REVISION_5416_10</dfn>	0</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_5416_20" data-ref="_M/AR_SREV_REVISION_5416_20">AR_SREV_REVISION_5416_20</dfn>	1</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_5416_22" data-ref="_M/AR_SREV_REVISION_5416_22">AR_SREV_REVISION_5416_22</dfn>	2</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9100" data-ref="_M/AR_SREV_VERSION_9100">AR_SREV_VERSION_9100</dfn>		0x014</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9160" data-ref="_M/AR_SREV_VERSION_9160">AR_SREV_VERSION_9160</dfn>		0x040</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9160_10" data-ref="_M/AR_SREV_REVISION_9160_10">AR_SREV_REVISION_9160_10</dfn>	0</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9160_11" data-ref="_M/AR_SREV_REVISION_9160_11">AR_SREV_REVISION_9160_11</dfn>	1</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9280" data-ref="_M/AR_SREV_VERSION_9280">AR_SREV_VERSION_9280</dfn>		0x080</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9280_10" data-ref="_M/AR_SREV_REVISION_9280_10">AR_SREV_REVISION_9280_10</dfn>	0</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9280_20" data-ref="_M/AR_SREV_REVISION_9280_20">AR_SREV_REVISION_9280_20</dfn>	1</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9280_21" data-ref="_M/AR_SREV_REVISION_9280_21">AR_SREV_REVISION_9280_21</dfn>	2</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9285" data-ref="_M/AR_SREV_VERSION_9285">AR_SREV_VERSION_9285</dfn>		0x0c0</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9285_10" data-ref="_M/AR_SREV_REVISION_9285_10">AR_SREV_REVISION_9285_10</dfn>	0</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9285_11" data-ref="_M/AR_SREV_REVISION_9285_11">AR_SREV_REVISION_9285_11</dfn>	1</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9285_12" data-ref="_M/AR_SREV_REVISION_9285_12">AR_SREV_REVISION_9285_12</dfn>	2</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9271" data-ref="_M/AR_SREV_VERSION_9271">AR_SREV_VERSION_9271</dfn>		0x140</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9271_10" data-ref="_M/AR_SREV_REVISION_9271_10">AR_SREV_REVISION_9271_10</dfn>	0</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9271_11" data-ref="_M/AR_SREV_REVISION_9271_11">AR_SREV_REVISION_9271_11</dfn>	1</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9287" data-ref="_M/AR_SREV_VERSION_9287">AR_SREV_VERSION_9287</dfn>		0x180</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9287_10" data-ref="_M/AR_SREV_REVISION_9287_10">AR_SREV_REVISION_9287_10</dfn>	0</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9287_11" data-ref="_M/AR_SREV_REVISION_9287_11">AR_SREV_REVISION_9287_11</dfn>	1</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9287_12" data-ref="_M/AR_SREV_REVISION_9287_12">AR_SREV_REVISION_9287_12</dfn>	2</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9287_13" data-ref="_M/AR_SREV_REVISION_9287_13">AR_SREV_REVISION_9287_13</dfn>	3</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9380" data-ref="_M/AR_SREV_VERSION_9380">AR_SREV_VERSION_9380</dfn>		0x1c0</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9380_10" data-ref="_M/AR_SREV_REVISION_9380_10">AR_SREV_REVISION_9380_10</dfn>	0</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9380_20" data-ref="_M/AR_SREV_REVISION_9380_20">AR_SREV_REVISION_9380_20</dfn>	2</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_VERSION_9485" data-ref="_M/AR_SREV_VERSION_9485">AR_SREV_VERSION_9485</dfn>		0x240</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_REVISION_9485_10" data-ref="_M/AR_SREV_REVISION_9485_10">AR_SREV_REVISION_9485_10</dfn>	0</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><i>/* Bits for AR_AHB_MODE. */</i></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_EXACT_WR_EN" data-ref="_M/AR_AHB_EXACT_WR_EN">AR_AHB_EXACT_WR_EN</dfn>			0x00000000</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_BUF_WR_EN" data-ref="_M/AR_AHB_BUF_WR_EN">AR_AHB_BUF_WR_EN</dfn>			0x00000001</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_EXACT_RD_EN" data-ref="_M/AR_AHB_EXACT_RD_EN">AR_AHB_EXACT_RD_EN</dfn>			0x00000000</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_CACHELINE_RD_EN" data-ref="_M/AR_AHB_CACHELINE_RD_EN">AR_AHB_CACHELINE_RD_EN</dfn>			0x00000002</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_PREFETCH_RD_EN" data-ref="_M/AR_AHB_PREFETCH_RD_EN">AR_AHB_PREFETCH_RD_EN</dfn>			0x00000004</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_PAGE_SIZE_1K" data-ref="_M/AR_AHB_PAGE_SIZE_1K">AR_AHB_PAGE_SIZE_1K</dfn>			0x00000000</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_PAGE_SIZE_2K" data-ref="_M/AR_AHB_PAGE_SIZE_2K">AR_AHB_PAGE_SIZE_2K</dfn>			0x00000008</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_PAGE_SIZE_4K" data-ref="_M/AR_AHB_PAGE_SIZE_4K">AR_AHB_PAGE_SIZE_4K</dfn>			0x00000010</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_CUSTOM_BURST_M" data-ref="_M/AR_AHB_CUSTOM_BURST_M">AR_AHB_CUSTOM_BURST_M</dfn>			0x000000c0</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_CUSTOM_BURST_S" data-ref="_M/AR_AHB_CUSTOM_BURST_S">AR_AHB_CUSTOM_BURST_S</dfn>			6</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/AR_AHB_CUSTOM_BURST_ASYNC_FIFO_VAL" data-ref="_M/AR_AHB_CUSTOM_BURST_ASYNC_FIFO_VAL">AR_AHB_CUSTOM_BURST_ASYNC_FIFO_VAL</dfn>	3</u></td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><i>/* Bits for AR_INTR_SYNC_CAUSE. */</i></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_RTC_IRQ" data-ref="_M/AR_INTR_SYNC_RTC_IRQ">AR_INTR_SYNC_RTC_IRQ</dfn>			0x00000001</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_MAC_IRQ" data-ref="_M/AR_INTR_SYNC_MAC_IRQ">AR_INTR_SYNC_MAC_IRQ</dfn>			0x00000002</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS" data-ref="_M/AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS">AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS</dfn>	0x00000004</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_APB_TIMEOUT" data-ref="_M/AR_INTR_SYNC_APB_TIMEOUT">AR_INTR_SYNC_APB_TIMEOUT</dfn>		0x00000008</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_PCI_MODE_CONFLICT" data-ref="_M/AR_INTR_SYNC_PCI_MODE_CONFLICT">AR_INTR_SYNC_PCI_MODE_CONFLICT</dfn>		0x00000010</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_HOST1_FATAL" data-ref="_M/AR_INTR_SYNC_HOST1_FATAL">AR_INTR_SYNC_HOST1_FATAL</dfn>		0x00000020</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_HOST1_PERR" data-ref="_M/AR_INTR_SYNC_HOST1_PERR">AR_INTR_SYNC_HOST1_PERR</dfn>			0x00000040</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_TRCV_FIFO_PERR" data-ref="_M/AR_INTR_SYNC_TRCV_FIFO_PERR">AR_INTR_SYNC_TRCV_FIFO_PERR</dfn>		0x00000080</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_EP" data-ref="_M/AR_INTR_SYNC_RADM_CPL_EP">AR_INTR_SYNC_RADM_CPL_EP</dfn>		0x00000100</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_DLLP_ABORT" data-ref="_M/AR_INTR_SYNC_RADM_CPL_DLLP_ABORT">AR_INTR_SYNC_RADM_CPL_DLLP_ABORT</dfn>	0x00000200</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_TLP_ABORT" data-ref="_M/AR_INTR_SYNC_RADM_CPL_TLP_ABORT">AR_INTR_SYNC_RADM_CPL_TLP_ABORT</dfn>		0x00000400</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_ECRC_ERR" data-ref="_M/AR_INTR_SYNC_RADM_CPL_ECRC_ERR">AR_INTR_SYNC_RADM_CPL_ECRC_ERR</dfn>		0x00000800</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_TIMEOUT" data-ref="_M/AR_INTR_SYNC_RADM_CPL_TIMEOUT">AR_INTR_SYNC_RADM_CPL_TIMEOUT</dfn>		0x00001000</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_LOCAL_TIMEOUT" data-ref="_M/AR_INTR_SYNC_LOCAL_TIMEOUT">AR_INTR_SYNC_LOCAL_TIMEOUT</dfn>		0x00002000</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_PM_ACCESS" data-ref="_M/AR_INTR_SYNC_PM_ACCESS">AR_INTR_SYNC_PM_ACCESS</dfn>			0x00004000</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_MAC_AWAKE" data-ref="_M/AR_INTR_SYNC_MAC_AWAKE">AR_INTR_SYNC_MAC_AWAKE</dfn>			0x00008000</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_MAC_ASLEEP" data-ref="_M/AR_INTR_SYNC_MAC_ASLEEP">AR_INTR_SYNC_MAC_ASLEEP</dfn>			0x00010000</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_MAC_SLEEP_ACCESS" data-ref="_M/AR_INTR_SYNC_MAC_SLEEP_ACCESS">AR_INTR_SYNC_MAC_SLEEP_ACCESS</dfn>		0x00020000</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_ALL" data-ref="_M/AR_INTR_SYNC_ALL">AR_INTR_SYNC_ALL</dfn>			0x0003ffff</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_GPIO_PIN" data-ref="_M/AR_INTR_SYNC_GPIO_PIN">AR_INTR_SYNC_GPIO_PIN</dfn>(i)		(1 &lt;&lt; (18 + (i)))</u></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SYNC_DEFAULT" data-ref="_M/AR_INTR_SYNC_DEFAULT">AR_INTR_SYNC_DEFAULT</dfn>			\</u></td></tr>
<tr><th id="834">834</th><td><u>	(AR_INTR_SYNC_HOST1_FATAL |		\</u></td></tr>
<tr><th id="835">835</th><td><u>	 AR_INTR_SYNC_HOST1_PERR |		\</u></td></tr>
<tr><th id="836">836</th><td><u>	 AR_INTR_SYNC_RADM_CPL_EP |		\</u></td></tr>
<tr><th id="837">837</th><td><u>	 AR_INTR_SYNC_RADM_CPL_DLLP_ABORT |	\</u></td></tr>
<tr><th id="838">838</th><td><u>	 AR_INTR_SYNC_RADM_CPL_TLP_ABORT |	\</u></td></tr>
<tr><th id="839">839</th><td><u>	 AR_INTR_SYNC_RADM_CPL_ECRC_ERR |	\</u></td></tr>
<tr><th id="840">840</th><td><u>	 AR_INTR_SYNC_RADM_CPL_TIMEOUT |	\</u></td></tr>
<tr><th id="841">841</th><td><u>	 AR_INTR_SYNC_LOCAL_TIMEOUT |		\</u></td></tr>
<tr><th id="842">842</th><td><u>	 AR_INTR_SYNC_MAC_SLEEP_ACCESS)</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><i>/* Bits for AR_INTR_ASYNC_CAUSE. */</i></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_RTC_IRQ" data-ref="_M/AR_INTR_RTC_IRQ">AR_INTR_RTC_IRQ</dfn>		0x00000001</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_MAC_IRQ" data-ref="_M/AR_INTR_MAC_IRQ">AR_INTR_MAC_IRQ</dfn>		0x00000002</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_EEP_PROT_ACCESS" data-ref="_M/AR_INTR_EEP_PROT_ACCESS">AR_INTR_EEP_PROT_ACCESS</dfn>	0x00000004</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_MAC_AWAKE" data-ref="_M/AR_INTR_MAC_AWAKE">AR_INTR_MAC_AWAKE</dfn>	0x00020000</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_MAC_ASLEEP" data-ref="_M/AR_INTR_MAC_ASLEEP">AR_INTR_MAC_ASLEEP</dfn>	0x00040000</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_GPIO_PIN" data-ref="_M/AR_INTR_GPIO_PIN">AR_INTR_GPIO_PIN</dfn>(i)	(1 &lt;&lt; (18 + (i)))</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/AR_INTR_SPURIOUS" data-ref="_M/AR_INTR_SPURIOUS">AR_INTR_SPURIOUS</dfn>	0xffffffff</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><i>/* Bits for AR_GPIO_OE_OUT. */</i></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_M" data-ref="_M/AR_GPIO_OE_OUT_DRV_M">AR_GPIO_OE_OUT_DRV_M</dfn>	0x00000003</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_S" data-ref="_M/AR_GPIO_OE_OUT_DRV_S">AR_GPIO_OE_OUT_DRV_S</dfn>	0</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_NO" data-ref="_M/AR_GPIO_OE_OUT_DRV_NO">AR_GPIO_OE_OUT_DRV_NO</dfn>	0</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_LOW" data-ref="_M/AR_GPIO_OE_OUT_DRV_LOW">AR_GPIO_OE_OUT_DRV_LOW</dfn>	1</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_HI" data-ref="_M/AR_GPIO_OE_OUT_DRV_HI">AR_GPIO_OE_OUT_DRV_HI</dfn>	2</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_ALL" data-ref="_M/AR_GPIO_OE_OUT_DRV_ALL">AR_GPIO_OE_OUT_DRV_ALL</dfn>	3</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><i>/* Bits for AR_GPIO_INTR_POL. */</i></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INTR_POL_PIN" data-ref="_M/AR_GPIO_INTR_POL_PIN">AR_GPIO_INTR_POL_PIN</dfn>(i)		(1 &lt;&lt; (i))</u></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><i>/* Bits for AR_GPIO_INPUT_EN_VAL. */</i></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF" data-ref="_M/AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF">AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF</dfn>	0x00000004</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF" data-ref="_M/AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF">AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF</dfn>	0x00000008</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_DEF" data-ref="_M/AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_DEF">AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_DEF</dfn>	0x00000010</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF" data-ref="_M/AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF">AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF</dfn>	0x00000080</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB" data-ref="_M/AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB">AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB</dfn>	0x00000400</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB" data-ref="_M/AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB">AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB</dfn>	0x00001000</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL_RFSILENT_BB" data-ref="_M/AR_GPIO_INPUT_EN_VAL_RFSILENT_BB">AR_GPIO_INPUT_EN_VAL_RFSILENT_BB</dfn>	0x00008000</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_RTC_RESET_OVERRIDE_ENABLE" data-ref="_M/AR_GPIO_RTC_RESET_OVERRIDE_ENABLE">AR_GPIO_RTC_RESET_OVERRIDE_ENABLE</dfn>	0x00010000</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_JTAG_DISABLE" data-ref="_M/AR_GPIO_JTAG_DISABLE">AR_GPIO_JTAG_DISABLE</dfn>			0x00020000</u></td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><i>/* Bits for AR_GPIO_INPUT_MUX1. */</i></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1_BT_PRIORITY_M" data-ref="_M/AR_GPIO_INPUT_MUX1_BT_PRIORITY_M">AR_GPIO_INPUT_MUX1_BT_PRIORITY_M</dfn>	0x00000f00</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1_BT_PRIORITY_S" data-ref="_M/AR_GPIO_INPUT_MUX1_BT_PRIORITY_S">AR_GPIO_INPUT_MUX1_BT_PRIORITY_S</dfn>	8</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1_BT_ACTIVE_M" data-ref="_M/AR_GPIO_INPUT_MUX1_BT_ACTIVE_M">AR_GPIO_INPUT_MUX1_BT_ACTIVE_M</dfn>		0x000f0000</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1_BT_ACTIVE_S" data-ref="_M/AR_GPIO_INPUT_MUX1_BT_ACTIVE_S">AR_GPIO_INPUT_MUX1_BT_ACTIVE_S</dfn>		16</u></td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><i>/* Bits for AR_GPIO_INPUT_MUX2. */</i></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2_CLK25_M" data-ref="_M/AR_GPIO_INPUT_MUX2_CLK25_M">AR_GPIO_INPUT_MUX2_CLK25_M</dfn>		0x0000000f</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2_CLK25_S" data-ref="_M/AR_GPIO_INPUT_MUX2_CLK25_S">AR_GPIO_INPUT_MUX2_CLK25_S</dfn>		0</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2_RFSILENT_M" data-ref="_M/AR_GPIO_INPUT_MUX2_RFSILENT_M">AR_GPIO_INPUT_MUX2_RFSILENT_M</dfn>		0x000000f0</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2_RFSILENT_S" data-ref="_M/AR_GPIO_INPUT_MUX2_RFSILENT_S">AR_GPIO_INPUT_MUX2_RFSILENT_S</dfn>		4</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2_RTC_RESET_M" data-ref="_M/AR_GPIO_INPUT_MUX2_RTC_RESET_M">AR_GPIO_INPUT_MUX2_RTC_RESET_M</dfn>		0x00000f00</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2_RTC_RESET_S" data-ref="_M/AR_GPIO_INPUT_MUX2_RTC_RESET_S">AR_GPIO_INPUT_MUX2_RTC_RESET_S</dfn>		8</u></td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><i>/* Bits for AR_GPIO_OUTPUT_MUX[1-3]. */</i></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_OUTPUT" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_OUTPUT">AR_GPIO_OUTPUT_MUX_AS_OUTPUT</dfn>			0</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_PCIE_ATTENTION_LED" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_PCIE_ATTENTION_LED">AR_GPIO_OUTPUT_MUX_AS_PCIE_ATTENTION_LED</dfn>	1</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_PCIE_POWER_LED" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_PCIE_POWER_LED">AR_GPIO_OUTPUT_MUX_AS_PCIE_POWER_LED</dfn>		2</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_TX_FRAME" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_TX_FRAME">AR_GPIO_OUTPUT_MUX_AS_TX_FRAME</dfn>			3</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL">AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL</dfn>		4</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_MAC_NETWORK_LED" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_MAC_NETWORK_LED">AR_GPIO_OUTPUT_MUX_AS_MAC_NETWORK_LED</dfn>		5</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX_AS_MAC_POWER_LED" data-ref="_M/AR_GPIO_OUTPUT_MUX_AS_MAC_POWER_LED">AR_GPIO_OUTPUT_MUX_AS_MAC_POWER_LED</dfn>		6</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><i>/* Bits for AR_EEPROM_STATUS_DATA. */</i></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_VAL_M" data-ref="_M/AR_EEPROM_STATUS_DATA_VAL_M">AR_EEPROM_STATUS_DATA_VAL_M</dfn>		0x0000ffff</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_VAL_S" data-ref="_M/AR_EEPROM_STATUS_DATA_VAL_S">AR_EEPROM_STATUS_DATA_VAL_S</dfn>		0</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_BUSY" data-ref="_M/AR_EEPROM_STATUS_DATA_BUSY">AR_EEPROM_STATUS_DATA_BUSY</dfn>		0x00010000</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_BUSY_ACCESS" data-ref="_M/AR_EEPROM_STATUS_DATA_BUSY_ACCESS">AR_EEPROM_STATUS_DATA_BUSY_ACCESS</dfn>	0x00020000</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_PROT_ACCESS" data-ref="_M/AR_EEPROM_STATUS_DATA_PROT_ACCESS">AR_EEPROM_STATUS_DATA_PROT_ACCESS</dfn>	0x00040000</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_ABSENT_ACCESS" data-ref="_M/AR_EEPROM_STATUS_DATA_ABSENT_ACCESS">AR_EEPROM_STATUS_DATA_ABSENT_ACCESS</dfn>	0x00080000</u></td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><i>/* Bits for AR_PCIE_MSI. */</i></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_MSI_ENABLE" data-ref="_M/AR_PCIE_MSI_ENABLE">AR_PCIE_MSI_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><i>/* Bits for AR_RTC_RC. */</i></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RC_MAC_WARM" data-ref="_M/AR_RTC_RC_MAC_WARM">AR_RTC_RC_MAC_WARM</dfn>	0x00000001</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RC_MAC_COLD" data-ref="_M/AR_RTC_RC_MAC_COLD">AR_RTC_RC_MAC_COLD</dfn>	0x00000002</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RC_COLD_RESET" data-ref="_M/AR_RTC_RC_COLD_RESET">AR_RTC_RC_COLD_RESET</dfn>	0x00000004</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RC_WARM_RESET" data-ref="_M/AR_RTC_RC_WARM_RESET">AR_RTC_RC_WARM_RESET</dfn>	0x00000008</u></td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><i>/* Bits for AR_RTC_REG_CONTROL1. */</i></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_REG_CONTROL1_SWREG_PROGRAM" data-ref="_M/AR_RTC_REG_CONTROL1_SWREG_PROGRAM">AR_RTC_REG_CONTROL1_SWREG_PROGRAM</dfn>	0x00000001</u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><i>/* Bits for AR_RTC_PLL_CONTROL. */</i></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_DIV_M" data-ref="_M/AR_RTC_PLL_DIV_M">AR_RTC_PLL_DIV_M</dfn>		0x0000001f</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_DIV_S" data-ref="_M/AR_RTC_PLL_DIV_S">AR_RTC_PLL_DIV_S</dfn>		0</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_DIV2" data-ref="_M/AR_RTC_PLL_DIV2">AR_RTC_PLL_DIV2</dfn>			0x00000020</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_REFDIV_5" data-ref="_M/AR_RTC_PLL_REFDIV_5">AR_RTC_PLL_REFDIV_5</dfn>		0x000000c0</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_CLKSEL_M" data-ref="_M/AR_RTC_PLL_CLKSEL_M">AR_RTC_PLL_CLKSEL_M</dfn>		0x00000300</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_PLL_CLKSEL_S" data-ref="_M/AR_RTC_PLL_CLKSEL_S">AR_RTC_PLL_CLKSEL_S</dfn>		8</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_9160_PLL_DIV_M" data-ref="_M/AR_RTC_9160_PLL_DIV_M">AR_RTC_9160_PLL_DIV_M</dfn>		0x000003ff</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_9160_PLL_DIV_S" data-ref="_M/AR_RTC_9160_PLL_DIV_S">AR_RTC_9160_PLL_DIV_S</dfn>		0</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_9160_PLL_REFDIV_M" data-ref="_M/AR_RTC_9160_PLL_REFDIV_M">AR_RTC_9160_PLL_REFDIV_M</dfn>	0x00003c00</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_9160_PLL_REFDIV_S" data-ref="_M/AR_RTC_9160_PLL_REFDIV_S">AR_RTC_9160_PLL_REFDIV_S</dfn>	10</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_9160_PLL_CLKSEL_M" data-ref="_M/AR_RTC_9160_PLL_CLKSEL_M">AR_RTC_9160_PLL_CLKSEL_M</dfn>	0x0000c000</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_9160_PLL_CLKSEL_S" data-ref="_M/AR_RTC_9160_PLL_CLKSEL_S">AR_RTC_9160_PLL_CLKSEL_S</dfn>	14</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><i>/* Bits for AR_RTC_RESET. */</i></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_RESET_EN" data-ref="_M/AR_RTC_RESET_EN">AR_RTC_RESET_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* Bits for AR_RTC_STATUS. */</i></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS_M" data-ref="_M/AR_RTC_STATUS_M">AR_RTC_STATUS_M</dfn>		0x0000000f</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS_S" data-ref="_M/AR_RTC_STATUS_S">AR_RTC_STATUS_S</dfn>		0</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS_SHUTDOWN" data-ref="_M/AR_RTC_STATUS_SHUTDOWN">AR_RTC_STATUS_SHUTDOWN</dfn>	0x00000001</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS_ON" data-ref="_M/AR_RTC_STATUS_ON">AR_RTC_STATUS_ON</dfn>	0x00000002</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS_SLEEP" data-ref="_M/AR_RTC_STATUS_SLEEP">AR_RTC_STATUS_SLEEP</dfn>	0x00000004</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_STATUS_WAKEUP" data-ref="_M/AR_RTC_STATUS_WAKEUP">AR_RTC_STATUS_WAKEUP</dfn>	0x00000008</u></td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><i>/* Bits for AR_RTC_SLEEP_CLK. */</i></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_FORCE_DERIVED_CLK" data-ref="_M/AR_RTC_FORCE_DERIVED_CLK">AR_RTC_FORCE_DERIVED_CLK</dfn>	0x00000002</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_FORCE_SWREG_PRD" data-ref="_M/AR_RTC_FORCE_SWREG_PRD">AR_RTC_FORCE_SWREG_PRD</dfn>		0x00000004</u></td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><i>/* Bits for AR_RTC_FORCE_WAKE. */</i></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_FORCE_WAKE_EN" data-ref="_M/AR_RTC_FORCE_WAKE_EN">AR_RTC_FORCE_WAKE_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/AR_RTC_FORCE_WAKE_ON_INT" data-ref="_M/AR_RTC_FORCE_WAKE_ON_INT">AR_RTC_FORCE_WAKE_ON_INT</dfn>	0x00000002</u></td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><i>/* Bits for AR_STA_ID1. */</i></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_SADH_M" data-ref="_M/AR_STA_ID1_SADH_M">AR_STA_ID1_SADH_M</dfn>		0x0000ffff</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_SADH_S" data-ref="_M/AR_STA_ID1_SADH_S">AR_STA_ID1_SADH_S</dfn>		0</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_STA_AP" data-ref="_M/AR_STA_ID1_STA_AP">AR_STA_ID1_STA_AP</dfn>		0x00010000</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_ADHOC" data-ref="_M/AR_STA_ID1_ADHOC">AR_STA_ID1_ADHOC</dfn>		0x00020000</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_PWR_SAV" data-ref="_M/AR_STA_ID1_PWR_SAV">AR_STA_ID1_PWR_SAV</dfn>		0x00040000</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_KSRCHDIS" data-ref="_M/AR_STA_ID1_KSRCHDIS">AR_STA_ID1_KSRCHDIS</dfn>		0x00080000</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_PCF" data-ref="_M/AR_STA_ID1_PCF">AR_STA_ID1_PCF</dfn>			0x00100000</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_USE_DEFANT" data-ref="_M/AR_STA_ID1_USE_DEFANT">AR_STA_ID1_USE_DEFANT</dfn>		0x00200000</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_DEFANT_UPDATE" data-ref="_M/AR_STA_ID1_DEFANT_UPDATE">AR_STA_ID1_DEFANT_UPDATE</dfn>	0x00400000</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_RTS_USE_DEF" data-ref="_M/AR_STA_ID1_RTS_USE_DEF">AR_STA_ID1_RTS_USE_DEF</dfn>		0x00800000</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_ACKCTS_6MB" data-ref="_M/AR_STA_ID1_ACKCTS_6MB">AR_STA_ID1_ACKCTS_6MB</dfn>		0x01000000</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_BASE_RATE_11B" data-ref="_M/AR_STA_ID1_BASE_RATE_11B">AR_STA_ID1_BASE_RATE_11B</dfn>	0x02000000</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_SECTOR_SELF_GEN" data-ref="_M/AR_STA_ID1_SECTOR_SELF_GEN">AR_STA_ID1_SECTOR_SELF_GEN</dfn>	0x04000000</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_CRPT_MIC_ENABLE" data-ref="_M/AR_STA_ID1_CRPT_MIC_ENABLE">AR_STA_ID1_CRPT_MIC_ENABLE</dfn>	0x08000000</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_KSRCH_MODE" data-ref="_M/AR_STA_ID1_KSRCH_MODE">AR_STA_ID1_KSRCH_MODE</dfn>		0x10000000</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_PRESERVE_SEQNUM" data-ref="_M/AR_STA_ID1_PRESERVE_SEQNUM">AR_STA_ID1_PRESERVE_SEQNUM</dfn>	0x20000000</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_CBCIV_ENDIAN" data-ref="_M/AR_STA_ID1_CBCIV_ENDIAN">AR_STA_ID1_CBCIV_ENDIAN</dfn>		0x40000000</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/AR_STA_ID1_MCAST_KSRCH" data-ref="_M/AR_STA_ID1_MCAST_KSRCH">AR_STA_ID1_MCAST_KSRCH</dfn>		0x80000000</u></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i>/* Bits for AR_BSS_ID1. */</i></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/AR_BSS_ID1_U16_M" data-ref="_M/AR_BSS_ID1_U16_M">AR_BSS_ID1_U16_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/AR_BSS_ID1_U16_S" data-ref="_M/AR_BSS_ID1_U16_S">AR_BSS_ID1_U16_S</dfn>	0</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/AR_BSS_ID1_AID_M" data-ref="_M/AR_BSS_ID1_AID_M">AR_BSS_ID1_AID_M</dfn>	0x07ff0000</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/AR_BSS_ID1_AID_S" data-ref="_M/AR_BSS_ID1_AID_S">AR_BSS_ID1_AID_S</dfn>	16</u></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><i>/* Bits for AR_TIME_OUT. */</i></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/AR_TIME_OUT_ACK_M" data-ref="_M/AR_TIME_OUT_ACK_M">AR_TIME_OUT_ACK_M</dfn>			0x00003fff</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/AR_TIME_OUT_ACK_S" data-ref="_M/AR_TIME_OUT_ACK_S">AR_TIME_OUT_ACK_S</dfn>			0</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/AR_TIME_OUT_CTS_M" data-ref="_M/AR_TIME_OUT_CTS_M">AR_TIME_OUT_CTS_M</dfn>			0x3fff0000</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/AR_TIME_OUT_CTS_S" data-ref="_M/AR_TIME_OUT_CTS_S">AR_TIME_OUT_CTS_S</dfn>			16</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/AR_TIME_OUT_ACK_CTS_ASYNC_FIFO_DUR" data-ref="_M/AR_TIME_OUT_ACK_CTS_ASYNC_FIFO_DUR">AR_TIME_OUT_ACK_CTS_ASYNC_FIFO_DUR</dfn>	0x16001d56</u></td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><i>/* Bits for AR_RSSI_THR. */</i></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_THR_M" data-ref="_M/AR_RSSI_THR_M">AR_RSSI_THR_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_THR_S" data-ref="_M/AR_RSSI_THR_S">AR_RSSI_THR_S</dfn>		0</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_THR_BM_THR_M" data-ref="_M/AR_RSSI_THR_BM_THR_M">AR_RSSI_THR_BM_THR_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_THR_BM_THR_S" data-ref="_M/AR_RSSI_THR_BM_THR_S">AR_RSSI_THR_BM_THR_S</dfn>	8</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_BCN_WEIGHT_M" data-ref="_M/AR_RSSI_BCN_WEIGHT_M">AR_RSSI_BCN_WEIGHT_M</dfn>	0x1f000000</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_BCN_WEIGHT_S" data-ref="_M/AR_RSSI_BCN_WEIGHT_S">AR_RSSI_BCN_WEIGHT_S</dfn>	24</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/AR_RSSI_BCN_RSSI_RST" data-ref="_M/AR_RSSI_BCN_RSSI_RST">AR_RSSI_BCN_RSSI_RST</dfn>	0x20000000</u></td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><i>/* Bits for AR_USEC. */</i></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_USEC_M" data-ref="_M/AR_USEC_USEC_M">AR_USEC_USEC_M</dfn>		0x0000007f</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_USEC_S" data-ref="_M/AR_USEC_USEC_S">AR_USEC_USEC_S</dfn>		0</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_TX_LAT_M" data-ref="_M/AR_USEC_TX_LAT_M">AR_USEC_TX_LAT_M</dfn>	0x007fc000</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_TX_LAT_S" data-ref="_M/AR_USEC_TX_LAT_S">AR_USEC_TX_LAT_S</dfn>	14</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_RX_LAT_M" data-ref="_M/AR_USEC_RX_LAT_M">AR_USEC_RX_LAT_M</dfn>	0x1f800000</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_RX_LAT_S" data-ref="_M/AR_USEC_RX_LAT_S">AR_USEC_RX_LAT_S</dfn>	23</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/AR_USEC_ASYNC_FIFO_DUR" data-ref="_M/AR_USEC_ASYNC_FIFO_DUR">AR_USEC_ASYNC_FIFO_DUR</dfn>	0x12e00074</u></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><i>/* Bits for AR_RESET_TSF. */</i></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/AR_RESET_TSF_ONCE" data-ref="_M/AR_RESET_TSF_ONCE">AR_RESET_TSF_ONCE</dfn>	0x01000000</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><i>/* Bits for AR_RX_FILTER. */</i></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_UCAST" data-ref="_M/AR_RX_FILTER_UCAST">AR_RX_FILTER_UCAST</dfn>	0x00000001</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_MCAST" data-ref="_M/AR_RX_FILTER_MCAST">AR_RX_FILTER_MCAST</dfn>	0x00000002</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_BCAST" data-ref="_M/AR_RX_FILTER_BCAST">AR_RX_FILTER_BCAST</dfn>	0x00000004</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_CONTROL" data-ref="_M/AR_RX_FILTER_CONTROL">AR_RX_FILTER_CONTROL</dfn>	0x00000008</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_BEACON" data-ref="_M/AR_RX_FILTER_BEACON">AR_RX_FILTER_BEACON</dfn>	0x00000010</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_PROM" data-ref="_M/AR_RX_FILTER_PROM">AR_RX_FILTER_PROM</dfn>	0x00000020</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_PROBEREQ" data-ref="_M/AR_RX_FILTER_PROBEREQ">AR_RX_FILTER_PROBEREQ</dfn>	0x00000080</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_MYBEACON" data-ref="_M/AR_RX_FILTER_MYBEACON">AR_RX_FILTER_MYBEACON</dfn>	0x00000200</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_COMPR_BAR" data-ref="_M/AR_RX_FILTER_COMPR_BAR">AR_RX_FILTER_COMPR_BAR</dfn>	0x00000400</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/AR_RX_FILTER_PSPOLL" data-ref="_M/AR_RX_FILTER_PSPOLL">AR_RX_FILTER_PSPOLL</dfn>	0x00004000</u></td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><i>/* Bits for AR_DIAG_SW. */</i></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_CACHE_ACK" data-ref="_M/AR_DIAG_CACHE_ACK">AR_DIAG_CACHE_ACK</dfn>		0x00000001</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_ACK_DIS" data-ref="_M/AR_DIAG_ACK_DIS">AR_DIAG_ACK_DIS</dfn>			0x00000002</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_CTS_DIS" data-ref="_M/AR_DIAG_CTS_DIS">AR_DIAG_CTS_DIS</dfn>			0x00000004</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_ENCRYPT_DIS" data-ref="_M/AR_DIAG_ENCRYPT_DIS">AR_DIAG_ENCRYPT_DIS</dfn>		0x00000008</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_DECRYPT_DIS" data-ref="_M/AR_DIAG_DECRYPT_DIS">AR_DIAG_DECRYPT_DIS</dfn>		0x00000010</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_RX_DIS" data-ref="_M/AR_DIAG_RX_DIS">AR_DIAG_RX_DIS</dfn>			0x00000020</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_LOOP_BACK" data-ref="_M/AR_DIAG_LOOP_BACK">AR_DIAG_LOOP_BACK</dfn>		0x00000040</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_CORR_FCS" data-ref="_M/AR_DIAG_CORR_FCS">AR_DIAG_CORR_FCS</dfn>		0x00000080</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_CHAN_INFO" data-ref="_M/AR_DIAG_CHAN_INFO">AR_DIAG_CHAN_INFO</dfn>		0x00000100</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_SCRAM_SEED_M" data-ref="_M/AR_DIAG_SCRAM_SEED_M">AR_DIAG_SCRAM_SEED_M</dfn>		0x0001fe00</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_SCRAM_SEED_S" data-ref="_M/AR_DIAG_SCRAM_SEED_S">AR_DIAG_SCRAM_SEED_S</dfn>		8	/* XXX should be 9? */</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_FRAME_NV0" data-ref="_M/AR_DIAG_FRAME_NV0">AR_DIAG_FRAME_NV0</dfn>		0x00020000</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_OBS_PT_SEL1_M" data-ref="_M/AR_DIAG_OBS_PT_SEL1_M">AR_DIAG_OBS_PT_SEL1_M</dfn>		0x000c0000</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_OBS_PT_SEL1_S" data-ref="_M/AR_DIAG_OBS_PT_SEL1_S">AR_DIAG_OBS_PT_SEL1_S</dfn>		18</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_FORCE_RX_CLEAR" data-ref="_M/AR_DIAG_FORCE_RX_CLEAR">AR_DIAG_FORCE_RX_CLEAR</dfn>		0x00100000</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_IGNORE_VIRT_CS" data-ref="_M/AR_DIAG_IGNORE_VIRT_CS">AR_DIAG_IGNORE_VIRT_CS</dfn>		0x00200000</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_FORCE_CH_IDLE_HIGH" data-ref="_M/AR_DIAG_FORCE_CH_IDLE_HIGH">AR_DIAG_FORCE_CH_IDLE_HIGH</dfn>	0x00400000</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_EIFS_CTRL_ENA" data-ref="_M/AR_DIAG_EIFS_CTRL_ENA">AR_DIAG_EIFS_CTRL_ENA</dfn>		0x00800000</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_DUAL_CHAIN_INFO" data-ref="_M/AR_DIAG_DUAL_CHAIN_INFO">AR_DIAG_DUAL_CHAIN_INFO</dfn>		0x01000000</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_RX_ABORT" data-ref="_M/AR_DIAG_RX_ABORT">AR_DIAG_RX_ABORT</dfn>		0x02000000</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_SATURATE_CYCLE_CNT" data-ref="_M/AR_DIAG_SATURATE_CYCLE_CNT">AR_DIAG_SATURATE_CYCLE_CNT</dfn>	0x04000000</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_OBS_PT_SEL2" data-ref="_M/AR_DIAG_OBS_PT_SEL2">AR_DIAG_OBS_PT_SEL2</dfn>		0x08000000</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_RX_CLEAR_CTL_LOW" data-ref="_M/AR_DIAG_RX_CLEAR_CTL_LOW">AR_DIAG_RX_CLEAR_CTL_LOW</dfn>	0x10000000</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/AR_DIAG_RX_CLEAR_EXT_LOW" data-ref="_M/AR_DIAG_RX_CLEAR_EXT_LOW">AR_DIAG_RX_CLEAR_EXT_LOW</dfn>	0x20000000</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* Bits for AR_AES_MUTE_MASK0. */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK0_FC_M" data-ref="_M/AR_AES_MUTE_MASK0_FC_M">AR_AES_MUTE_MASK0_FC_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK0_FC_S" data-ref="_M/AR_AES_MUTE_MASK0_FC_S">AR_AES_MUTE_MASK0_FC_S</dfn>	0</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK0_QOS_M" data-ref="_M/AR_AES_MUTE_MASK0_QOS_M">AR_AES_MUTE_MASK0_QOS_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK0_QOS_S" data-ref="_M/AR_AES_MUTE_MASK0_QOS_S">AR_AES_MUTE_MASK0_QOS_S</dfn>	16</u></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><i>/* Bits for AR_AES_MUTE_MASK1. */</i></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_SEQ_M" data-ref="_M/AR_AES_MUTE_MASK1_SEQ_M">AR_AES_MUTE_MASK1_SEQ_M</dfn>		0x0000ffff</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_SEQ_S" data-ref="_M/AR_AES_MUTE_MASK1_SEQ_S">AR_AES_MUTE_MASK1_SEQ_S</dfn>		0</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_FC_MGMT_M" data-ref="_M/AR_AES_MUTE_MASK1_FC_MGMT_M">AR_AES_MUTE_MASK1_FC_MGMT_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_FC_MGMT_S" data-ref="_M/AR_AES_MUTE_MASK1_FC_MGMT_S">AR_AES_MUTE_MASK1_FC_MGMT_S</dfn>	16</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_FC0_MGMT_M" data-ref="_M/AR_AES_MUTE_MASK1_FC0_MGMT_M">AR_AES_MUTE_MASK1_FC0_MGMT_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_FC0_MGMT_S" data-ref="_M/AR_AES_MUTE_MASK1_FC0_MGMT_S">AR_AES_MUTE_MASK1_FC0_MGMT_S</dfn>	16</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_FC1_MGMT_M" data-ref="_M/AR_AES_MUTE_MASK1_FC1_MGMT_M">AR_AES_MUTE_MASK1_FC1_MGMT_M</dfn>	0xff000000</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/AR_AES_MUTE_MASK1_FC1_MGMT_S" data-ref="_M/AR_AES_MUTE_MASK1_FC1_MGMT_S">AR_AES_MUTE_MASK1_FC1_MGMT_S</dfn>	24</u></td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><i>/* Bits for AR_GATED_CLKS. */</i></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/AR_GATED_CLKS_TX" data-ref="_M/AR_GATED_CLKS_TX">AR_GATED_CLKS_TX</dfn>	0x00000002</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/AR_GATED_CLKS_RX" data-ref="_M/AR_GATED_CLKS_RX">AR_GATED_CLKS_RX</dfn>	0x00000004</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/AR_GATED_CLKS_REG" data-ref="_M/AR_GATED_CLKS_REG">AR_GATED_CLKS_REG</dfn>	0x00000008</u></td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><i>/* Bits for AR_OBS_BUS_CTRL. */</i></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_SEL_1" data-ref="_M/AR_OBS_BUS_SEL_1">AR_OBS_BUS_SEL_1</dfn>	0x00040000</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_SEL_2" data-ref="_M/AR_OBS_BUS_SEL_2">AR_OBS_BUS_SEL_2</dfn>	0x00080000</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_SEL_3" data-ref="_M/AR_OBS_BUS_SEL_3">AR_OBS_BUS_SEL_3</dfn>	0x000c0000</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_SEL_4" data-ref="_M/AR_OBS_BUS_SEL_4">AR_OBS_BUS_SEL_4</dfn>	0x08040000</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_SEL_5" data-ref="_M/AR_OBS_BUS_SEL_5">AR_OBS_BUS_SEL_5</dfn>	0x08080000</u></td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><i>/* Bits for AR_OBS_BUS_1. */</i></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_PCU" data-ref="_M/AR_OBS_BUS_1_PCU">AR_OBS_BUS_1_PCU</dfn>		0x00000001</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_END" data-ref="_M/AR_OBS_BUS_1_RX_END">AR_OBS_BUS_1_RX_END</dfn>		0x00000002</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_WEP" data-ref="_M/AR_OBS_BUS_1_RX_WEP">AR_OBS_BUS_1_RX_WEP</dfn>		0x00000004</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_BEACON" data-ref="_M/AR_OBS_BUS_1_RX_BEACON">AR_OBS_BUS_1_RX_BEACON</dfn>		0x00000008</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_FILTER" data-ref="_M/AR_OBS_BUS_1_RX_FILTER">AR_OBS_BUS_1_RX_FILTER</dfn>		0x00000010</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_TX_HCF" data-ref="_M/AR_OBS_BUS_1_TX_HCF">AR_OBS_BUS_1_TX_HCF</dfn>		0x00000020</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_QUIET_TIME" data-ref="_M/AR_OBS_BUS_1_QUIET_TIME">AR_OBS_BUS_1_QUIET_TIME</dfn>		0x00000040</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_CHAN_IDLE" data-ref="_M/AR_OBS_BUS_1_CHAN_IDLE">AR_OBS_BUS_1_CHAN_IDLE</dfn>		0x00000080</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_TX_HOLD" data-ref="_M/AR_OBS_BUS_1_TX_HOLD">AR_OBS_BUS_1_TX_HOLD</dfn>		0x00000100</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_TX_FRAME" data-ref="_M/AR_OBS_BUS_1_TX_FRAME">AR_OBS_BUS_1_TX_FRAME</dfn>		0x00000200</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_FRAME" data-ref="_M/AR_OBS_BUS_1_RX_FRAME">AR_OBS_BUS_1_RX_FRAME</dfn>		0x00000400</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_CLEAR" data-ref="_M/AR_OBS_BUS_1_RX_CLEAR">AR_OBS_BUS_1_RX_CLEAR</dfn>		0x00000800</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_WEP_STATE_M" data-ref="_M/AR_OBS_BUS_1_WEP_STATE_M">AR_OBS_BUS_1_WEP_STATE_M</dfn>	0x0003f000</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_WEP_STATE_S" data-ref="_M/AR_OBS_BUS_1_WEP_STATE_S">AR_OBS_BUS_1_WEP_STATE_S</dfn>	12</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_STATE_M" data-ref="_M/AR_OBS_BUS_1_RX_STATE_M">AR_OBS_BUS_1_RX_STATE_M</dfn>		0x01f00000</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_RX_STATE_S" data-ref="_M/AR_OBS_BUS_1_RX_STATE_S">AR_OBS_BUS_1_RX_STATE_S</dfn>		20</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_TX_STATE_M" data-ref="_M/AR_OBS_BUS_1_TX_STATE_M">AR_OBS_BUS_1_TX_STATE_M</dfn>		0x7e000000</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/AR_OBS_BUS_1_TX_STATE_S" data-ref="_M/AR_OBS_BUS_1_TX_STATE_S">AR_OBS_BUS_1_TX_STATE_S</dfn>		25</u></td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td><i>/* Bits for AR_SLEEP1. */</i></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP1_ASSUME_DTIM" data-ref="_M/AR_SLEEP1_ASSUME_DTIM">AR_SLEEP1_ASSUME_DTIM</dfn>		0x00080000</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP1_CAB_TIMEOUT_M" data-ref="_M/AR_SLEEP1_CAB_TIMEOUT_M">AR_SLEEP1_CAB_TIMEOUT_M</dfn>		0xffe00000</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP1_CAB_TIMEOUT_S" data-ref="_M/AR_SLEEP1_CAB_TIMEOUT_S">AR_SLEEP1_CAB_TIMEOUT_S</dfn>		21</u></td></tr>
<tr><th id="1095">1095</th><td><i>/* Default value. */</i></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/AR_CAB_TIMEOUT_VAL" data-ref="_M/AR_CAB_TIMEOUT_VAL">AR_CAB_TIMEOUT_VAL</dfn>		10</u></td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td><i>/* Bits for AR_SLEEP2. */</i></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP2_BEACON_TIMEOUT_M" data-ref="_M/AR_SLEEP2_BEACON_TIMEOUT_M">AR_SLEEP2_BEACON_TIMEOUT_M</dfn>	0xffe00000</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP2_BEACON_TIMEOUT_S" data-ref="_M/AR_SLEEP2_BEACON_TIMEOUT_S">AR_SLEEP2_BEACON_TIMEOUT_S</dfn>	21</u></td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><i>/* Bits for AR_TPC. */</i></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_ACK_M" data-ref="_M/AR_TPC_ACK_M">AR_TPC_ACK_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_ACK_S" data-ref="_M/AR_TPC_ACK_S">AR_TPC_ACK_S</dfn>	0</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_CTS_M" data-ref="_M/AR_TPC_CTS_M">AR_TPC_CTS_M</dfn>	0x00003f00</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_CTS_S" data-ref="_M/AR_TPC_CTS_S">AR_TPC_CTS_S</dfn>	8</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_CHIRP_M" data-ref="_M/AR_TPC_CHIRP_M">AR_TPC_CHIRP_M</dfn>	0x003f0000</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/AR_TPC_CHIRP_S" data-ref="_M/AR_TPC_CHIRP_S">AR_TPC_CHIRP_S</dfn>	16</u></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><i>/* Bits for AR_QUIET1. */</i></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_NEXT_QUIET_M" data-ref="_M/AR_QUIET1_NEXT_QUIET_M">AR_QUIET1_NEXT_QUIET_M</dfn>		0x0000ffff</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_NEXT_QUIET_S" data-ref="_M/AR_QUIET1_NEXT_QUIET_S">AR_QUIET1_NEXT_QUIET_S</dfn>		0</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_QUIET_ENABLE" data-ref="_M/AR_QUIET1_QUIET_ENABLE">AR_QUIET1_QUIET_ENABLE</dfn>		0x00010000</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET1_QUIET_ACK_CTS_ENABLE" data-ref="_M/AR_QUIET1_QUIET_ACK_CTS_ENABLE">AR_QUIET1_QUIET_ACK_CTS_ENABLE</dfn>	0x00020000</u></td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td><i>/* Bits for AR_QUIET2. */</i></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_PERIOD_M" data-ref="_M/AR_QUIET2_QUIET_PERIOD_M">AR_QUIET2_QUIET_PERIOD_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_PERIOD_S" data-ref="_M/AR_QUIET2_QUIET_PERIOD_S">AR_QUIET2_QUIET_PERIOD_S</dfn>	0</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_DUR_M" data-ref="_M/AR_QUIET2_QUIET_DUR_M">AR_QUIET2_QUIET_DUR_M</dfn>		0xffff0000</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET2_QUIET_DUR_S" data-ref="_M/AR_QUIET2_QUIET_DUR_S">AR_QUIET2_QUIET_DUR_S</dfn>		16</u></td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td><i>/* Bits for AR_TSF_PARM. */</i></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/AR_TSF_INCREMENT_M" data-ref="_M/AR_TSF_INCREMENT_M">AR_TSF_INCREMENT_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/AR_TSF_INCREMENT_S" data-ref="_M/AR_TSF_INCREMENT_S">AR_TSF_INCREMENT_S</dfn>	0</u></td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><i>/* Bits for AR_QOS_NO_ACK. */</i></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK_TWO_BIT_M" data-ref="_M/AR_QOS_NO_ACK_TWO_BIT_M">AR_QOS_NO_ACK_TWO_BIT_M</dfn>		0x0000000f</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK_TWO_BIT_S" data-ref="_M/AR_QOS_NO_ACK_TWO_BIT_S">AR_QOS_NO_ACK_TWO_BIT_S</dfn>		0</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK_BIT_OFF_M" data-ref="_M/AR_QOS_NO_ACK_BIT_OFF_M">AR_QOS_NO_ACK_BIT_OFF_M</dfn>		0x0000007f</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK_BIT_OFF_S" data-ref="_M/AR_QOS_NO_ACK_BIT_OFF_S">AR_QOS_NO_ACK_BIT_OFF_S</dfn>		4</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK_BYTE_OFF_M" data-ref="_M/AR_QOS_NO_ACK_BYTE_OFF_M">AR_QOS_NO_ACK_BYTE_OFF_M</dfn>	0x00000180</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/AR_QOS_NO_ACK_BYTE_OFF_S" data-ref="_M/AR_QOS_NO_ACK_BYTE_OFF_S">AR_QOS_NO_ACK_BYTE_OFF_S</dfn>	7</u></td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><i>/* Bits for AR_PHY_ERR. */</i></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_DCHIRP" data-ref="_M/AR_PHY_ERR_DCHIRP">AR_PHY_ERR_DCHIRP</dfn>	0x00000008</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_RADAR" data-ref="_M/AR_PHY_ERR_RADAR">AR_PHY_ERR_RADAR</dfn>	0x00000020</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_OFDM_TIMING" data-ref="_M/AR_PHY_ERR_OFDM_TIMING">AR_PHY_ERR_OFDM_TIMING</dfn>	0x00020000</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_CCK_TIMING" data-ref="_M/AR_PHY_ERR_CCK_TIMING">AR_PHY_ERR_CCK_TIMING</dfn>	0x02000000</u></td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><i>/* Bits for AR_PCU_MISC. */</i></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_FORCE_BSSID_MATCH" data-ref="_M/AR_PCU_FORCE_BSSID_MATCH">AR_PCU_FORCE_BSSID_MATCH</dfn>	0x00000001</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MIC_NEW_LOC_ENA" data-ref="_M/AR_PCU_MIC_NEW_LOC_ENA">AR_PCU_MIC_NEW_LOC_ENA</dfn>		0x00000004</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TX_ADD_TSF" data-ref="_M/AR_PCU_TX_ADD_TSF">AR_PCU_TX_ADD_TSF</dfn>		0x00000008</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_CCK_SIFS_MODE" data-ref="_M/AR_PCU_CCK_SIFS_MODE">AR_PCU_CCK_SIFS_MODE</dfn>		0x00000010</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_RX_ANT_UPDT" data-ref="_M/AR_PCU_RX_ANT_UPDT">AR_PCU_RX_ANT_UPDT</dfn>		0x00000800</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TXOP_TBTT_LIMIT_ENA" data-ref="_M/AR_PCU_TXOP_TBTT_LIMIT_ENA">AR_PCU_TXOP_TBTT_LIMIT_ENA</dfn>	0x00001000</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISS_BCN_IN_SLEEP" data-ref="_M/AR_PCU_MISS_BCN_IN_SLEEP">AR_PCU_MISS_BCN_IN_SLEEP</dfn>	0x00004000</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_BUG_12306_FIX_ENA" data-ref="_M/AR_PCU_BUG_12306_FIX_ENA">AR_PCU_BUG_12306_FIX_ENA</dfn>	0x00020000</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_FORCE_QUIET_COLL" data-ref="_M/AR_PCU_FORCE_QUIET_COLL">AR_PCU_FORCE_QUIET_COLL</dfn>		0x00040000</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_BT_ANT_PREVENT_RX" data-ref="_M/AR_PCU_BT_ANT_PREVENT_RX">AR_PCU_BT_ANT_PREVENT_RX</dfn>	0x00100000</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TBTT_PROTECT" data-ref="_M/AR_PCU_TBTT_PROTECT">AR_PCU_TBTT_PROTECT</dfn>		0x00200000</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_CLEAR_VMF" data-ref="_M/AR_PCU_CLEAR_VMF">AR_PCU_CLEAR_VMF</dfn>		0x01000000</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_CLEAR_BA_VALID" data-ref="_M/AR_PCU_CLEAR_BA_VALID">AR_PCU_CLEAR_BA_VALID</dfn>		0x04000000</u></td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><i>/* Bits for AR_BT_COEX_MODE. */</i></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/AR_BT_TIME_EXTEND_M" data-ref="_M/AR_BT_TIME_EXTEND_M">AR_BT_TIME_EXTEND_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/AR_BT_TIME_EXTEND_S" data-ref="_M/AR_BT_TIME_EXTEND_S">AR_BT_TIME_EXTEND_S</dfn>	0</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/AR_BT_TXSTATE_EXTEND" data-ref="_M/AR_BT_TXSTATE_EXTEND">AR_BT_TXSTATE_EXTEND</dfn>	0x00000100</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/AR_BT_TX_FRAME_EXTEND" data-ref="_M/AR_BT_TX_FRAME_EXTEND">AR_BT_TX_FRAME_EXTEND</dfn>	0x00000200</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/AR_BT_MODE_M" data-ref="_M/AR_BT_MODE_M">AR_BT_MODE_M</dfn>		0x00000c00</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/AR_BT_MODE_S" data-ref="_M/AR_BT_MODE_S">AR_BT_MODE_S</dfn>		10</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/AR_BT_MODE_LEGACY" data-ref="_M/AR_BT_MODE_LEGACY">AR_BT_MODE_LEGACY</dfn>	0</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/AR_BT_MODE_UNSLOTTED" data-ref="_M/AR_BT_MODE_UNSLOTTED">AR_BT_MODE_UNSLOTTED</dfn>	1</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/AR_BT_MODE_SLOTTED" data-ref="_M/AR_BT_MODE_SLOTTED">AR_BT_MODE_SLOTTED</dfn>	2</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/AR_BT_MODE_DISABLED" data-ref="_M/AR_BT_MODE_DISABLED">AR_BT_MODE_DISABLED</dfn>	3</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/AR_BT_QUIET" data-ref="_M/AR_BT_QUIET">AR_BT_QUIET</dfn>		0x00001000</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/AR_BT_QCU_THRESH_M" data-ref="_M/AR_BT_QCU_THRESH_M">AR_BT_QCU_THRESH_M</dfn>	0x0001e000</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/AR_BT_QCU_THRESH_S" data-ref="_M/AR_BT_QCU_THRESH_S">AR_BT_QCU_THRESH_S</dfn>	13</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/AR_BT_RX_CLEAR_POLARITY" data-ref="_M/AR_BT_RX_CLEAR_POLARITY">AR_BT_RX_CLEAR_POLARITY</dfn>	0x00020000</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/AR_BT_PRIORITY_TIME_M" data-ref="_M/AR_BT_PRIORITY_TIME_M">AR_BT_PRIORITY_TIME_M</dfn>	0x00fc0000</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/AR_BT_PRIORITY_TIME_S" data-ref="_M/AR_BT_PRIORITY_TIME_S">AR_BT_PRIORITY_TIME_S</dfn>	18</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/AR_BT_FIRST_SLOT_TIME_M" data-ref="_M/AR_BT_FIRST_SLOT_TIME_M">AR_BT_FIRST_SLOT_TIME_M</dfn>	0xff000000</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/AR_BT_FIRST_SLOT_TIME_S" data-ref="_M/AR_BT_FIRST_SLOT_TIME_S">AR_BT_FIRST_SLOT_TIME_S</dfn>	24</u></td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td><i>/* Bits for AR_BT_COEX_WEIGHT. */</i></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/AR_BTCOEX_BT_WGHT_M" data-ref="_M/AR_BTCOEX_BT_WGHT_M">AR_BTCOEX_BT_WGHT_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/AR_BTCOEX_BT_WGHT_S" data-ref="_M/AR_BTCOEX_BT_WGHT_S">AR_BTCOEX_BT_WGHT_S</dfn>	0</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/AR_STOMP_LOW_BT_WGHT" data-ref="_M/AR_STOMP_LOW_BT_WGHT">AR_STOMP_LOW_BT_WGHT</dfn>	0xff55</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/AR_BTCOEX_WL_WGHT_M" data-ref="_M/AR_BTCOEX_WL_WGHT_M">AR_BTCOEX_WL_WGHT_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/AR_BTCOEX_WL_WGHT_S" data-ref="_M/AR_BTCOEX_WL_WGHT_S">AR_BTCOEX_WL_WGHT_S</dfn>	16</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/AR_STOMP_LOW_WL_WGHT" data-ref="_M/AR_STOMP_LOW_WL_WGHT">AR_STOMP_LOW_WL_WGHT</dfn>	0xaaa8</u></td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td><i>/* Bits for AR_BT_COEX_MODE2. */</i></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/AR_BT_BCN_MISS_THRESH_M" data-ref="_M/AR_BT_BCN_MISS_THRESH_M">AR_BT_BCN_MISS_THRESH_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/AR_BT_BCN_MISS_THRESH_S" data-ref="_M/AR_BT_BCN_MISS_THRESH_S">AR_BT_BCN_MISS_THRESH_S</dfn>	0</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/AR_BT_BCN_MISS_CNT_M" data-ref="_M/AR_BT_BCN_MISS_CNT_M">AR_BT_BCN_MISS_CNT_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/AR_BT_BCN_MISS_CNT_S" data-ref="_M/AR_BT_BCN_MISS_CNT_S">AR_BT_BCN_MISS_CNT_S</dfn>	8</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/AR_BT_HOLD_RX_CLEAR" data-ref="_M/AR_BT_HOLD_RX_CLEAR">AR_BT_HOLD_RX_CLEAR</dfn>	0x00010000</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/AR_BT_DISABLE_BT_ANT" data-ref="_M/AR_BT_DISABLE_BT_ANT">AR_BT_DISABLE_BT_ANT</dfn>	0x00100000</u></td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><i>/* Bits for AR_PCU_TXBUF_CTRL. */</i></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL_SIZE_M" data-ref="_M/AR_PCU_TXBUF_CTRL_SIZE_M">AR_PCU_TXBUF_CTRL_SIZE_M</dfn>		0x000007ff</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL_SIZE_S" data-ref="_M/AR_PCU_TXBUF_CTRL_SIZE_S">AR_PCU_TXBUF_CTRL_SIZE_S</dfn>		0</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL_USABLE_SIZE" data-ref="_M/AR_PCU_TXBUF_CTRL_USABLE_SIZE">AR_PCU_TXBUF_CTRL_USABLE_SIZE</dfn>		1792</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/AR9285_PCU_TXBUF_CTRL_USABLE_SIZE" data-ref="_M/AR9285_PCU_TXBUF_CTRL_USABLE_SIZE">AR9285_PCU_TXBUF_CTRL_USABLE_SIZE</dfn>	(1792 / 2)</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><i>/* Bits for AR_PCU_MISC_MODE2. */</i></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE" data-ref="_M/AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE">AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT" data-ref="_M/AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT">AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT</dfn>	0x00000004</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_AGG_WEP_ENABLE_FIX" data-ref="_M/AR_PCU_MISC_MODE2_AGG_WEP_ENABLE_FIX">AR_PCU_MISC_MODE2_AGG_WEP_ENABLE_FIX</dfn>		0x00000008</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_ADHOC_MCAST_KEYID_ENABLE" data-ref="_M/AR_PCU_MISC_MODE2_ADHOC_MCAST_KEYID_ENABLE">AR_PCU_MISC_MODE2_ADHOC_MCAST_KEYID_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_CFP_IGNORE" data-ref="_M/AR_PCU_MISC_MODE2_CFP_IGNORE">AR_PCU_MISC_MODE2_CFP_IGNORE</dfn>			0x00000080</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_MGMT_QOS_M" data-ref="_M/AR_PCU_MISC_MODE2_MGMT_QOS_M">AR_PCU_MISC_MODE2_MGMT_QOS_M</dfn>			0x0000ff00</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_MGMT_QOS_S" data-ref="_M/AR_PCU_MISC_MODE2_MGMT_QOS_S">AR_PCU_MISC_MODE2_MGMT_QOS_S</dfn>			8</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_ENABLE_LOAD_NAV_BEACON_DUR" data-ref="_M/AR_PCU_MISC_MODE2_ENABLE_LOAD_NAV_BEACON_DUR">AR_PCU_MISC_MODE2_ENABLE_LOAD_NAV_BEACON_DUR</dfn>	0x00010000</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_ENABLE_AGGWEP" data-ref="_M/AR_PCU_MISC_MODE2_ENABLE_AGGWEP">AR_PCU_MISC_MODE2_ENABLE_AGGWEP</dfn>			0x00020000</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_HWWAR1" data-ref="_M/AR_PCU_MISC_MODE2_HWWAR1">AR_PCU_MISC_MODE2_HWWAR1</dfn>			0x00100000</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/AR_PCU_MISC_MODE2_HWWAR2" data-ref="_M/AR_PCU_MISC_MODE2_HWWAR2">AR_PCU_MISC_MODE2_HWWAR2</dfn>			0x02000000</u></td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><i>/* Bits for AR_MAC_PCU_LOGIC_ANALYZER. */</i></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_PCU_LOGIC_ANALYZER_DISBUG20768" data-ref="_M/AR_MAC_PCU_LOGIC_ANALYZER_DISBUG20768">AR_MAC_PCU_LOGIC_ANALYZER_DISBUG20768</dfn>	0x20000000</u></td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><i>/* Bits for AR_MAC_PCU_ASYNC_FIFO_REG3. */</i></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_PCU_ASYNC_FIFO_REG3_DATAPATH_SEL" data-ref="_M/AR_MAC_PCU_ASYNC_FIFO_REG3_DATAPATH_SEL">AR_MAC_PCU_ASYNC_FIFO_REG3_DATAPATH_SEL</dfn>	0x00000400</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET" data-ref="_M/AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET">AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET</dfn>	0x80000000</u></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i>/* Bits for AR_PHY_ERR_[123]. */</i></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_COUNT_M" data-ref="_M/AR_PHY_ERR_COUNT_M">AR_PHY_ERR_COUNT_M</dfn>	0x00ffffff</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ERR_COUNT_S" data-ref="_M/AR_PHY_ERR_COUNT_S">AR_PHY_ERR_COUNT_S</dfn>	0</u></td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td><i>/* Bits for AR_TSFOOR_THRESHOLD. */</i></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/AR_TSFOOR_THRESHOLD_VAL_M" data-ref="_M/AR_TSFOOR_THRESHOLD_VAL_M">AR_TSFOOR_THRESHOLD_VAL_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/AR_TSFOOR_THRESHOLD_VAL_S" data-ref="_M/AR_TSFOOR_THRESHOLD_VAL_S">AR_TSFOOR_THRESHOLD_VAL_S</dfn>	0</u></td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td><i>/* Bit for AR_TXSIFS. */</i></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS_TIME_M" data-ref="_M/AR_TXSIFS_TIME_M">AR_TXSIFS_TIME_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS_TIME_S" data-ref="_M/AR_TXSIFS_TIME_S">AR_TXSIFS_TIME_S</dfn>	0</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS_TX_LATENCY_M" data-ref="_M/AR_TXSIFS_TX_LATENCY_M">AR_TXSIFS_TX_LATENCY_M</dfn>	0x00000f00</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS_TX_LATENCY_S" data-ref="_M/AR_TXSIFS_TX_LATENCY_S">AR_TXSIFS_TX_LATENCY_S</dfn>	8</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS_ACK_SHIFT_M" data-ref="_M/AR_TXSIFS_ACK_SHIFT_M">AR_TXSIFS_ACK_SHIFT_M</dfn>	0x00007000</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/AR_TXSIFS_ACK_SHIFT_S" data-ref="_M/AR_TXSIFS_ACK_SHIFT_S">AR_TXSIFS_ACK_SHIFT_S</dfn>	12</u></td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td><i>/* Bits for AR_TXOP_X. */</i></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/AR_TXOP_X_VAL" data-ref="_M/AR_TXOP_X_VAL">AR_TXOP_X_VAL</dfn>	0x000000ff</u></td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><i>/* Bits for AR_TIMER_MODE. */</i></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/AR_TBTT_TIMER_EN" data-ref="_M/AR_TBTT_TIMER_EN">AR_TBTT_TIMER_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/AR_DBA_TIMER_EN" data-ref="_M/AR_DBA_TIMER_EN">AR_DBA_TIMER_EN</dfn>			0x00000002</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/AR_SWBA_TIMER_EN" data-ref="_M/AR_SWBA_TIMER_EN">AR_SWBA_TIMER_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/AR_HCF_TIMER_EN" data-ref="_M/AR_HCF_TIMER_EN">AR_HCF_TIMER_EN</dfn>			0x00000008</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/AR_TIM_TIMER_EN" data-ref="_M/AR_TIM_TIMER_EN">AR_TIM_TIMER_EN</dfn>			0x00000010</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/AR_DTIM_TIMER_EN" data-ref="_M/AR_DTIM_TIMER_EN">AR_DTIM_TIMER_EN</dfn>		0x00000020</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/AR_QUIET_TIMER_EN" data-ref="_M/AR_QUIET_TIMER_EN">AR_QUIET_TIMER_EN</dfn>		0x00000040</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/AR_NDP_TIMER_EN" data-ref="_M/AR_NDP_TIMER_EN">AR_NDP_TIMER_EN</dfn>			0x00000080</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/AR_TIMER_OVERFLOW_INDEX_M" data-ref="_M/AR_TIMER_OVERFLOW_INDEX_M">AR_TIMER_OVERFLOW_INDEX_M</dfn>	0x00000700</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/AR_TIMER_OVERFLOW_INDEX_S" data-ref="_M/AR_TIMER_OVERFLOW_INDEX_S">AR_TIMER_OVERFLOW_INDEX_S</dfn>	8</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/AR_TIMER_THRESH_M" data-ref="_M/AR_TIMER_THRESH_M">AR_TIMER_THRESH_M</dfn>		0xfffff000</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/AR_TIMER_THRESH_S" data-ref="_M/AR_TIMER_THRESH_S">AR_TIMER_THRESH_S</dfn>		12</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><i>/* Bits for AR_SLP32_MODE. */</i></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_HALF_CLK_LATENCY_M" data-ref="_M/AR_SLP32_HALF_CLK_LATENCY_M">AR_SLP32_HALF_CLK_LATENCY_M</dfn>	0x000fffff</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_HALF_CLK_LATENCY_S" data-ref="_M/AR_SLP32_HALF_CLK_LATENCY_S">AR_SLP32_HALF_CLK_LATENCY_S</dfn>	0</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_ENA" data-ref="_M/AR_SLP32_ENA">AR_SLP32_ENA</dfn>			0x00100000</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_TSF_WRITE_STATUS" data-ref="_M/AR_SLP32_TSF_WRITE_STATUS">AR_SLP32_TSF_WRITE_STATUS</dfn>	0x00200000</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><i>/* Bits for AR_SLP32_WAKE. */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_WAKE_XTL_TIME_M" data-ref="_M/AR_SLP32_WAKE_XTL_TIME_M">AR_SLP32_WAKE_XTL_TIME_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/AR_SLP32_WAKE_XTL_TIME_S" data-ref="_M/AR_SLP32_WAKE_XTL_TIME_S">AR_SLP32_WAKE_XTL_TIME_S</dfn>	0</u></td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><i>/* Bits for AR_SLP_MIB_CTRL. */</i></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/AR_SLP_MIB_CLEAR" data-ref="_M/AR_SLP_MIB_CLEAR">AR_SLP_MIB_CLEAR</dfn>	0x00000001</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/AR_SLP_MIB_PENDING" data-ref="_M/AR_SLP_MIB_PENDING">AR_SLP_MIB_PENDING</dfn>	0x00000002</u></td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td><i>/* Bits for AR_2040_MODE. */</i></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/AR_2040_JOINED_RX_CLEAR" data-ref="_M/AR_2040_JOINED_RX_CLEAR">AR_2040_JOINED_RX_CLEAR</dfn>	0x00000001</u></td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td><i>/* Bits for AR_KEYTABLE_TYPE. */</i></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_M" data-ref="_M/AR_KEYTABLE_TYPE_M">AR_KEYTABLE_TYPE_M</dfn>	0x00000007</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_S" data-ref="_M/AR_KEYTABLE_TYPE_S">AR_KEYTABLE_TYPE_S</dfn>	0</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_40" data-ref="_M/AR_KEYTABLE_TYPE_40">AR_KEYTABLE_TYPE_40</dfn>	0</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_104" data-ref="_M/AR_KEYTABLE_TYPE_104">AR_KEYTABLE_TYPE_104</dfn>	1</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_128" data-ref="_M/AR_KEYTABLE_TYPE_128">AR_KEYTABLE_TYPE_128</dfn>	3</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_TKIP" data-ref="_M/AR_KEYTABLE_TYPE_TKIP">AR_KEYTABLE_TYPE_TKIP</dfn>	4</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_AES" data-ref="_M/AR_KEYTABLE_TYPE_AES">AR_KEYTABLE_TYPE_AES</dfn>	5</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_CCM" data-ref="_M/AR_KEYTABLE_TYPE_CCM">AR_KEYTABLE_TYPE_CCM</dfn>	6</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_TYPE_CLR" data-ref="_M/AR_KEYTABLE_TYPE_CLR">AR_KEYTABLE_TYPE_CLR</dfn>	7</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_ANT" data-ref="_M/AR_KEYTABLE_ANT">AR_KEYTABLE_ANT</dfn>		0x00000008</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_VALID" data-ref="_M/AR_KEYTABLE_VALID">AR_KEYTABLE_VALID</dfn>	0x00008000</u></td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><i>/*</i></td></tr>
<tr><th id="1281">1281</th><td><i> * AR9271 specific registers.</i></td></tr>
<tr><th id="1282">1282</th><td><i> */</i></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/AR9271_RESET_POWER_DOWN_CONTROL" data-ref="_M/AR9271_RESET_POWER_DOWN_CONTROL">AR9271_RESET_POWER_DOWN_CONTROL</dfn>	0x050044</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/AR9271_FIRMWARE" data-ref="_M/AR9271_FIRMWARE">AR9271_FIRMWARE</dfn>			0x501000</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/AR9271_FIRMWARE_TEXT" data-ref="_M/AR9271_FIRMWARE_TEXT">AR9271_FIRMWARE_TEXT</dfn>		0x903000</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/AR7010_FIRMWARE_TEXT" data-ref="_M/AR7010_FIRMWARE_TEXT">AR7010_FIRMWARE_TEXT</dfn>		0x906000</u></td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td><i>/* Bits for AR9271_RESET_POWER_DOWN_CONTROL. */</i></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/AR9271_RADIO_RF_RST" data-ref="_M/AR9271_RADIO_RF_RST">AR9271_RADIO_RF_RST</dfn>	0x00000020</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/AR9271_GATE_MAC_CTL" data-ref="_M/AR9271_GATE_MAC_CTL">AR9271_GATE_MAC_CTL</dfn>	0x00004000</u></td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/AR_BASE_PHY_ACTIVE_DELAY" data-ref="_M/AR_BASE_PHY_ACTIVE_DELAY">AR_BASE_PHY_ACTIVE_DELAY</dfn>	100</u></td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/AR_CLOCK_RATE_CCK" data-ref="_M/AR_CLOCK_RATE_CCK">AR_CLOCK_RATE_CCK</dfn>		22</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/AR_CLOCK_RATE_5GHZ_OFDM" data-ref="_M/AR_CLOCK_RATE_5GHZ_OFDM">AR_CLOCK_RATE_5GHZ_OFDM</dfn>		40</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/AR_CLOCK_RATE_FAST_5GHZ_OFDM" data-ref="_M/AR_CLOCK_RATE_FAST_5GHZ_OFDM">AR_CLOCK_RATE_FAST_5GHZ_OFDM</dfn>	44</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/AR_CLOCK_RATE_2GHZ_OFDM" data-ref="_M/AR_CLOCK_RATE_2GHZ_OFDM">AR_CLOCK_RATE_2GHZ_OFDM</dfn>		44</u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/AR_PWR_DECREASE_FOR_2_CHAIN" data-ref="_M/AR_PWR_DECREASE_FOR_2_CHAIN">AR_PWR_DECREASE_FOR_2_CHAIN</dfn>	6	/* 10 * log10(2) * 2 */</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/AR_PWR_DECREASE_FOR_3_CHAIN" data-ref="_M/AR_PWR_DECREASE_FOR_3_CHAIN">AR_PWR_DECREASE_FOR_3_CHAIN</dfn>	9	/* 10 * log10(3) * 2 */</u></td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/AR_SLEEP_SLOP" data-ref="_M/AR_SLEEP_SLOP">AR_SLEEP_SLOP</dfn>	3	/* TUs */</u></td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/AR_MIN_BEACON_TIMEOUT_VAL" data-ref="_M/AR_MIN_BEACON_TIMEOUT_VAL">AR_MIN_BEACON_TIMEOUT_VAL</dfn>	1</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/AR_FUDGE" data-ref="_M/AR_FUDGE">AR_FUDGE</dfn>			2</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/AR_BEACON_DMA_DELAY" data-ref="_M/AR_BEACON_DMA_DELAY">AR_BEACON_DMA_DELAY</dfn>		2</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/AR_SWBA_DELAY" data-ref="_M/AR_SWBA_DELAY">AR_SWBA_DELAY</dfn>			10</u></td></tr>
<tr><th id="1309">1309</th><td><i>/* Divides by 1024 (usecs to TU) without doing 64-bit arithmetic. */</i></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/AR_TSF_TO_TU" data-ref="_M/AR_TSF_TO_TU">AR_TSF_TO_TU</dfn>(hi, lo)	((hi) &lt;&lt; 22 | (lo) &gt;&gt; 10)</u></td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/AR_KEY_CACHE_SIZE" data-ref="_M/AR_KEY_CACHE_SIZE">AR_KEY_CACHE_SIZE</dfn>		128</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/AR_RSVD_KEYTABLE_ENTRIES" data-ref="_M/AR_RSVD_KEYTABLE_ENTRIES">AR_RSVD_KEYTABLE_ENTRIES</dfn>	4</u></td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/AR_CAL_SAMPLES" data-ref="_M/AR_CAL_SAMPLES">AR_CAL_SAMPLES</dfn>	64	/* XXX AR9280? */</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/AR_MAX_LOG_CAL" data-ref="_M/AR_MAX_LOG_CAL">AR_MAX_LOG_CAL</dfn>	2	/* XXX AR9280? */</u></td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td><i>/* Maximum number of chains supported by any chipset. */</i></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/AR_MAX_CHAINS" data-ref="_M/AR_MAX_CHAINS">AR_MAX_CHAINS</dfn>	3</u></td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td><i>/* Default number of key cache entries. */</i></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/AR_KEYTABLE_SIZE" data-ref="_M/AR_KEYTABLE_SIZE">AR_KEYTABLE_SIZE</dfn>	128</u></td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><i>/* GPIO pins. */</i></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_WLANACTIVE_PIN" data-ref="_M/AR_GPIO_WLANACTIVE_PIN">AR_GPIO_WLANACTIVE_PIN</dfn>	5</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_BTACTIVE_PIN" data-ref="_M/AR_GPIO_BTACTIVE_PIN">AR_GPIO_BTACTIVE_PIN</dfn>	6</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_BTPRIORITY_PIN" data-ref="_M/AR_GPIO_BTPRIORITY_PIN">AR_GPIO_BTPRIORITY_PIN</dfn>	7</u></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_5416" data-ref="_M/AR_SREV_5416">AR_SREV_5416</dfn>(sc) \</u></td></tr>
<tr><th id="1330">1330</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_5416_PCI || \</u></td></tr>
<tr><th id="1331">1331</th><td><u>	 (sc)-&gt;sc_mac_ver == AR_SREV_VERSION_5416_PCIE)</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_5416_20_OR_LATER" data-ref="_M/AR_SREV_5416_20_OR_LATER">AR_SREV_5416_20_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1333">1333</th><td><u>	((AR_SREV_5416(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1334">1334</th><td><u>	  (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_5416_20) || \</u></td></tr>
<tr><th id="1335">1335</th><td><u>	 (sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9100)</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_5416_22_OR_LATER" data-ref="_M/AR_SREV_5416_22_OR_LATER">AR_SREV_5416_22_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1337">1337</th><td><u>	((AR_SREV_5416(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1338">1338</th><td><u>	  (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_5416_22) || \</u></td></tr>
<tr><th id="1339">1339</th><td><u>	 (sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9100)</u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9160" data-ref="_M/AR_SREV_9160">AR_SREV_9160</dfn>(sc) \</u></td></tr>
<tr><th id="1342">1342</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9160)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9160_10_OR_LATER" data-ref="_M/AR_SREV_9160_10_OR_LATER">AR_SREV_9160_10_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1344">1344</th><td><u>	((sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9160)</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9160_11" data-ref="_M/AR_SREV_9160_11">AR_SREV_9160_11</dfn>(sc) \</u></td></tr>
<tr><th id="1346">1346</th><td><u>	(AR_SREV_9160(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1347">1347</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9160_11)</u></td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9280" data-ref="_M/AR_SREV_9280">AR_SREV_9280</dfn>(sc) \</u></td></tr>
<tr><th id="1350">1350</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9280)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9280_10_OR_LATER" data-ref="_M/AR_SREV_9280_10_OR_LATER">AR_SREV_9280_10_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1352">1352</th><td><u>	((sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9280)</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9280_10" data-ref="_M/AR_SREV_9280_10">AR_SREV_9280_10</dfn>(sc) \</u></td></tr>
<tr><th id="1354">1354</th><td><u>	(AR_SREV_9280(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1355">1355</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9280_10)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9280_20" data-ref="_M/AR_SREV_9280_20">AR_SREV_9280_20</dfn>(sc) \</u></td></tr>
<tr><th id="1357">1357</th><td><u>	(AR_SREV_9280(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1358">1358</th><td><u>	 (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9280_20)</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9280_20_OR_LATER" data-ref="_M/AR_SREV_9280_20_OR_LATER">AR_SREV_9280_20_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1360">1360</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9280 || \</u></td></tr>
<tr><th id="1361">1361</th><td><u>	 (AR_SREV_9280(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9280_20))</u></td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9285" data-ref="_M/AR_SREV_9285">AR_SREV_9285</dfn>(sc) \</u></td></tr>
<tr><th id="1364">1364</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9285)</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9285_10_OR_LATER" data-ref="_M/AR_SREV_9285_10_OR_LATER">AR_SREV_9285_10_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1366">1366</th><td><u>	((sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9285)</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9285_11" data-ref="_M/AR_SREV_9285_11">AR_SREV_9285_11</dfn>(sc) \</u></td></tr>
<tr><th id="1368">1368</th><td><u>	(AR_SREV_9285(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1369">1369</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9285_11)</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9285_11_OR_LATER" data-ref="_M/AR_SREV_9285_11_OR_LATER">AR_SREV_9285_11_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1371">1371</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9285 || \</u></td></tr>
<tr><th id="1372">1372</th><td><u>	 (AR_SREV_9285(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9285_11))</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9285_12" data-ref="_M/AR_SREV_9285_12">AR_SREV_9285_12</dfn>(sc) \</u></td></tr>
<tr><th id="1374">1374</th><td><u>	(AR_SREV_9285(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1375">1375</th><td><u>	 ((sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9285_12))</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9285_12_OR_LATER" data-ref="_M/AR_SREV_9285_12_OR_LATER">AR_SREV_9285_12_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1377">1377</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9285 || \</u></td></tr>
<tr><th id="1378">1378</th><td><u>	 (AR_SREV_9285(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9285_12))</u></td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9271" data-ref="_M/AR_SREV_9271">AR_SREV_9271</dfn>(sc) \</u></td></tr>
<tr><th id="1381">1381</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9271)</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9271_10" data-ref="_M/AR_SREV_9271_10">AR_SREV_9271_10</dfn>(sc) \</u></td></tr>
<tr><th id="1383">1383</th><td><u>	(AR_SREV_9271(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1384">1384</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9271_10)</u></td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287" data-ref="_M/AR_SREV_9287">AR_SREV_9287</dfn>(sc) \</u></td></tr>
<tr><th id="1387">1387</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9287)</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_10_OR_LATER" data-ref="_M/AR_SREV_9287_10_OR_LATER">AR_SREV_9287_10_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1389">1389</th><td><u>	((sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9287)</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_10" data-ref="_M/AR_SREV_9287_10">AR_SREV_9287_10</dfn>(sc) \</u></td></tr>
<tr><th id="1391">1391</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9287 &amp;&amp; \</u></td></tr>
<tr><th id="1392">1392</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9287_10)</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_11" data-ref="_M/AR_SREV_9287_11">AR_SREV_9287_11</dfn>(sc) \</u></td></tr>
<tr><th id="1394">1394</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9287 &amp;&amp; \</u></td></tr>
<tr><th id="1395">1395</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9287_11)</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_11_OR_LATER" data-ref="_M/AR_SREV_9287_11_OR_LATER">AR_SREV_9287_11_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1397">1397</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9287 || \</u></td></tr>
<tr><th id="1398">1398</th><td><u>	 (AR_SREV_9287(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9287_11))</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_12" data-ref="_M/AR_SREV_9287_12">AR_SREV_9287_12</dfn>(sc) \</u></td></tr>
<tr><th id="1400">1400</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9287 &amp;&amp; \</u></td></tr>
<tr><th id="1401">1401</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9287_12)</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_12_OR_LATER" data-ref="_M/AR_SREV_9287_12_OR_LATER">AR_SREV_9287_12_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1403">1403</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9287 || \</u></td></tr>
<tr><th id="1404">1404</th><td><u>	 (AR_SREV_9287(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9287_12))</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9287_13_OR_LATER" data-ref="_M/AR_SREV_9287_13_OR_LATER">AR_SREV_9287_13_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1406">1406</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9287 || \</u></td></tr>
<tr><th id="1407">1407</th><td><u>	 (AR_SREV_9287(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9287_13))</u></td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9380" data-ref="_M/AR_SREV_9380">AR_SREV_9380</dfn>(sc) \</u></td></tr>
<tr><th id="1410">1410</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9380)</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9380_10_OR_LATER" data-ref="_M/AR_SREV_9380_10_OR_LATER">AR_SREV_9380_10_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1412">1412</th><td><u>	((sc)-&gt;sc_mac_ver &gt;= AR_SREV_VERSION_9380)</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9380_20" data-ref="_M/AR_SREV_9380_20">AR_SREV_9380_20</dfn>(sc) \</u></td></tr>
<tr><th id="1414">1414</th><td><u>	(AR_SREV_9380(sc) &amp;&amp; \</u></td></tr>
<tr><th id="1415">1415</th><td><u>	 (sc)-&gt;sc_mac_rev == AR_SREV_REVISION_9380_20)</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9380_20_OR_LATER" data-ref="_M/AR_SREV_9380_20_OR_LATER">AR_SREV_9380_20_OR_LATER</dfn>(sc) \</u></td></tr>
<tr><th id="1417">1417</th><td><u>	((sc)-&gt;sc_mac_ver &gt; AR_SREV_VERSION_9380 || \</u></td></tr>
<tr><th id="1418">1418</th><td><u>	 (AR_SREV_9380(sc) &amp;&amp; (sc)-&gt;sc_mac_rev &gt;= AR_SREV_REVISION_9380_20))</u></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_9485" data-ref="_M/AR_SREV_9485">AR_SREV_9485</dfn>(sc) \</u></td></tr>
<tr><th id="1421">1421</th><td><u>	((sc)-&gt;sc_mac_ver == AR_SREV_VERSION_9485)</u></td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/AR_SINGLE_CHIP" data-ref="_M/AR_SINGLE_CHIP">AR_SINGLE_CHIP</dfn>(sc)	AR_SREV_9280_10_OR_LATER(sc)</u></td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/AR_RADIO_SREV_MAJOR" data-ref="_M/AR_RADIO_SREV_MAJOR">AR_RADIO_SREV_MAJOR</dfn>	0xf0</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/AR_RAD5133_SREV_MAJOR" data-ref="_M/AR_RAD5133_SREV_MAJOR">AR_RAD5133_SREV_MAJOR</dfn>	0xc0</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2133_SREV_MAJOR" data-ref="_M/AR_RAD2133_SREV_MAJOR">AR_RAD2133_SREV_MAJOR</dfn>	0xd0</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/AR_RAD5122_SREV_MAJOR" data-ref="_M/AR_RAD5122_SREV_MAJOR">AR_RAD5122_SREV_MAJOR</dfn>	0xe0</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/AR_RAD2122_SREV_MAJOR" data-ref="_M/AR_RAD2122_SREV_MAJOR">AR_RAD2122_SREV_MAJOR</dfn>	0xf0</u></td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/AR_BCHAN_UNUSED" data-ref="_M/AR_BCHAN_UNUSED">AR_BCHAN_UNUSED</dfn>		0xff</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/AR_PD_GAINS_IN_MASK" data-ref="_M/AR_PD_GAINS_IN_MASK">AR_PD_GAINS_IN_MASK</dfn>	4	/* NB: Max for all chips. */</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/AR_MAX_RATE_POWER" data-ref="_M/AR_MAX_RATE_POWER">AR_MAX_RATE_POWER</dfn>	63</u></td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/AR_HT40_POWER_INC_FOR_PDADC" data-ref="_M/AR_HT40_POWER_INC_FOR_PDADC">AR_HT40_POWER_INC_FOR_PDADC</dfn>	2</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/AR_PWR_TABLE_OFFSET_DB" data-ref="_M/AR_PWR_TABLE_OFFSET_DB">AR_PWR_TABLE_OFFSET_DB</dfn>		(-5)</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/AR9280_TX_GAIN_TABLE_SIZE" data-ref="_M/AR9280_TX_GAIN_TABLE_SIZE">AR9280_TX_GAIN_TABLE_SIZE</dfn>	22</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/AR9003_TX_GAIN_TABLE_SIZE" data-ref="_M/AR9003_TX_GAIN_TABLE_SIZE">AR9003_TX_GAIN_TABLE_SIZE</dfn>	32</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/AR9003_PAPRD_MEM_TAB_SIZE" data-ref="_M/AR9003_PAPRD_MEM_TAB_SIZE">AR9003_PAPRD_MEM_TAB_SIZE</dfn>	24</u></td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/AR_BASE_FREQ_2GHZ" data-ref="_M/AR_BASE_FREQ_2GHZ">AR_BASE_FREQ_2GHZ</dfn>	2300</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/AR_BASE_FREQ_5GHZ" data-ref="_M/AR_BASE_FREQ_5GHZ">AR_BASE_FREQ_5GHZ</dfn>	4900</u></td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/AR_SD_NO_CTL" data-ref="_M/AR_SD_NO_CTL">AR_SD_NO_CTL</dfn>	0xe0</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/AR_NO_CTL" data-ref="_M/AR_NO_CTL">AR_NO_CTL</dfn>	0xff</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_MODE_M" data-ref="_M/AR_CTL_MODE_M">AR_CTL_MODE_M</dfn>	0x07</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_MODE_S" data-ref="_M/AR_CTL_MODE_S">AR_CTL_MODE_S</dfn>	0</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_11A" data-ref="_M/AR_CTL_11A">AR_CTL_11A</dfn>	0</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_11B" data-ref="_M/AR_CTL_11B">AR_CTL_11B</dfn>	1</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_11G" data-ref="_M/AR_CTL_11G">AR_CTL_11G</dfn>	2</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_2GHT20" data-ref="_M/AR_CTL_2GHT20">AR_CTL_2GHT20</dfn>	5</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_5GHT20" data-ref="_M/AR_CTL_5GHT20">AR_CTL_5GHT20</dfn>	6</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_2GHT40" data-ref="_M/AR_CTL_2GHT40">AR_CTL_2GHT40</dfn>	7</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/AR_CTL_5GHT40" data-ref="_M/AR_CTL_5GHT40">AR_CTL_5GHT40</dfn>	8</u></td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td><i>/*</i></td></tr>
<tr><th id="1457">1457</th><td><i> * Macros to access registers.</i></td></tr>
<tr><th id="1458">1458</th><td><i> */</i></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/AR_READ" data-ref="_M/AR_READ">AR_READ</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="1460">1460</th><td><u>	(sc)-&gt;sc_ops.read((sc), (reg))</u></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/AR_WRITE" data-ref="_M/AR_WRITE">AR_WRITE</dfn>(sc, reg, val)						\</u></td></tr>
<tr><th id="1463">1463</th><td><u>	(sc)-&gt;sc_ops.write((sc), (reg), (val))</u></td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/AR_WRITE_BARRIER" data-ref="_M/AR_WRITE_BARRIER">AR_WRITE_BARRIER</dfn>(sc)						\</u></td></tr>
<tr><th id="1466">1466</th><td><u>	(sc)-&gt;sc_ops.write_barrier((sc))</u></td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/AR_SETBITS" data-ref="_M/AR_SETBITS">AR_SETBITS</dfn>(sc, reg, mask)					\</u></td></tr>
<tr><th id="1469">1469</th><td><u>	AR_WRITE(sc, reg, AR_READ(sc, reg) | (mask))</u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/AR_CLRBITS" data-ref="_M/AR_CLRBITS">AR_CLRBITS</dfn>(sc, reg, mask)					\</u></td></tr>
<tr><th id="1472">1472</th><td><u>	AR_WRITE(sc, reg, AR_READ(sc, reg) &amp; ~(mask))</u></td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td><i>/*</i></td></tr>
<tr><th id="1475">1475</th><td><i> * Macros to access subfields in registers.</i></td></tr>
<tr><th id="1476">1476</th><td><i> */</i></td></tr>
<tr><th id="1477">1477</th><td><i>/* Mask and Shift (getter). */</i></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/MS" data-ref="_M/MS">MS</dfn>(val, field)							\</u></td></tr>
<tr><th id="1479">1479</th><td><u>	(((val) &amp; field##_M) &gt;&gt; field##_S)</u></td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><i>/* Shift and Mask (setter). */</i></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/SM" data-ref="_M/SM">SM</dfn>(field, val)							\</u></td></tr>
<tr><th id="1483">1483</th><td><u>	(((val) &lt;&lt; field##_S) &amp; field##_M)</u></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><i>/* Rewrite. */</i></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/RW" data-ref="_M/RW">RW</dfn>(var, field, val)						\</u></td></tr>
<tr><th id="1487">1487</th><td><u>	(((var) &amp; ~field##_M) | SM(field, val))</u></td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td><u>#<span data-ppcond="21">endif</span> /* _ATHNREG_H_ */</u></td></tr>
<tr><th id="1490">1490</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_athn_cardbus.c.html'>netbsd/sys/dev/cardbus/if_athn_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
