Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Projects/FPGA/Portable/ --output-directory=C:/Projects/FPGA/Portable/pll/ --report-file=bsf:C:/Projects/FPGA/Portable/pll.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Projects/FPGA/Portable/pll.qsys
Progress: Loading Portable/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_1 [altpll 13.0]
Progress: Parameterizing module altpll_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Projects/FPGA/Portable/ --output-directory=C:/Projects/FPGA/Portable/pll/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Projects/FPGA/Portable/pll.sopcinfo --report-file=html:C:/Projects/FPGA/Portable/pll.html --report-file=qip:C:/Projects/FPGA/Portable/pll/synthesis/pll.qip --report-file=cmp:C:/Projects/FPGA/Portable/pll.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Projects/FPGA/Portable/pll.qsys --language=VERILOG
Progress: Loading Portable/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Adding altpll_1 [altpll 13.0]
Progress: Parameterizing module altpll_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit.
Info: pll: Generating pll "pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 4 connections
Info: reset_adaptation_transform: After transform: 5 modules, 8 connections
Info: merlin_mm_transform: After transform: 5 modules, 8 connections
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: altpll_1: "pll" instantiated altpll "altpll_1"
Info: rst_controller: "pll" instantiated altera_reset_controller "rst_controller"
Info: pll: Done pll" with 4 modules, 9 files, 52051 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
