// Seed: 1260858983
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  notif1 primCall (id_4, id_5, id_6);
  assign id_4[1'b0] = 1;
  module_0 modCall_1 ();
  wire id_7;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd42
) (
    input supply1 id_0,
    input tri id_1
);
  logic _id_3;
  wire [-1 : id_3] id_4;
endmodule
module module_3 (
    input tri0 id_0,
    input wor id_1,
    output tri id_2,
    output uwire id_3,
    input wand id_4,
    input wand id_5
    , id_10,
    input uwire id_6,
    output wire id_7
    , id_11,
    input supply0 id_8
);
  reg id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  wire ['h0 : -1 'b0] id_24;
  always @(*) begin : LABEL_0
    id_19 <= id_12 == id_23 - id_11;
  end
  module_2 modCall_1 (
      id_6,
      id_5
  );
endmodule
