# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do tb_firstData.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:53:36 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 08:53:37 on Feb 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_firstData 
# Start time: 08:53:37 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_firstdata(behavior)#1
# Loading work.firstdata(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.regfile(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.decode5to1(dataflow)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_32(dataflow)#1
# Causality operation skipped due to absence of debug database file
do tb_firstData.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:00:40 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 09:00:40 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:00:40 on Feb 10,2022, Elapsed time: 0:07:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_firstData 
# Start time: 09:00:40 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_firstdata(behavior)#1
# Loading work.firstdata(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.regfile(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.decode5to1(dataflow)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_32(dataflow)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:10:20 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# ** Error: tb_dmem.vhd(57): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_dmem.vhd(60): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_dmem.vhd(137): VHDL Compiler exiting
# End time: 10:10:20 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_dmem.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:11:03 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# ** Warning: tb_firstData.vhd(27): (vcom-1615) Existing entity 'tb_firstData' at tb_dmem.vhd(27) will be overwritten.
# -- Compiling entity tb_firstData
# ** Warning: tb_firstData.vhd(31): (vcom-1615) Existing architecture 'tb_firstData(behavior)' at tb_dmem.vhd(31) will be overwritten.
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:11:03 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# Error in macro ./tb_dmem.do line 16
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# 
#     while executing
# "mem load -infile dmem.hex -format hex /tb_dmem/dmem/ram "
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:11:33 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# ** Warning: tb_firstData.vhd(27): (vcom-1615) Existing entity 'tb_firstData' at tb_dmem.vhd(27) will be overwritten.
# -- Compiling entity tb_firstData
# ** Warning: tb_firstData.vhd(31): (vcom-1615) Existing architecture 'tb_firstData(behavior)' at tb_dmem.vhd(31) will be overwritten.
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:11:33 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# Error in macro ./tb_dmem.do line 16
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# 
#     while executing
# "mem load -infile dmem.hex -format hex /tb_dmem/dmem/ram "
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:32 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:12:32 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# Error in macro ./tb_dmem.do line 16
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# 
#     while executing
# "mem load -infile dmem.hex -format hex /tb_dmem/dmem/ram "
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:14:52 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:14:52 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# Error in macro ./tb_dmem.do line 16
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# 
#     while executing
# "mem load -infile dmem.hex -format hex /tb_dmem/dmem/ram "
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:15:52 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:15:52 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# Error in macro ./tb_dmem.do line 16
# ** UI-Msg (suppressible): (vsim-4008) Object '/tb_dmem/dmem/ram' not found.
# 
#     while executing
# "mem load -infile dmem.hex -format hex /tb_dmem/dmem/ram "
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:17:50 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:17:50 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:17:50 on Feb 10,2022, Elapsed time: 1:17:10
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:17:50 on Feb 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:18:34 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:18:34 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:18:34 on Feb 10,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:18:34 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:18:57 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:18:57 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:18:57 on Feb 10,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:18:57 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:21:39 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:21:39 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:21:39 on Feb 10,2022, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:21:39 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:22:13 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:22:14 on Feb 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:22:14 on Feb 10,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:22:14 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:22:43 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:22:43 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:22:43 on Feb 10,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:22:43 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:22:58 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:22:58 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:22:59 on Feb 10,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:22:59 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:23:41 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# ** Error: tb_dmem.vhd(90): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: tb_dmem.vhd(139): VHDL Compiler exiting
# End time: 10:23:42 on Feb 10,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_dmem.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:23:50 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# ** Error: tb_dmem.vhd(90): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: tb_dmem.vhd(139): VHDL Compiler exiting
# End time: 10:23:50 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_dmem.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:23:57 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:23:58 on Feb 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:23:58 on Feb 10,2022, Elapsed time: 0:00:59
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:23:58 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:24:21 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:24:21 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:24:21 on Feb 10,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:24:21 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:25:40 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:25:40 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:25:40 on Feb 10,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:25:40 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:34:14 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# ** Error: tb_dmem.vhd(134): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(139): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(144): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(149): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(154): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(159): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(164): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(169): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(174): near "wait": (vcom-1576) expecting ';'.
# ** Error: tb_dmem.vhd(179): near "wait": (vcom-1576) expecting ';'.
# ** Note: tb_dmem.vhd(230): VHDL Compiler exiting
# End time: 10:34:14 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_dmem.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:34:40 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:34:40 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:34:41 on Feb 10,2022, Elapsed time: 0:09:01
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:34:41 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:34:55 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:34:55 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:34:55 on Feb 10,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:34:55 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:35:58 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:35:58 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:35:58 on Feb 10,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:35:58 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:37:01 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:37:01 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:37:01 on Feb 10,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:37:01 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
do tb_dmem.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:37:59 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package my_array
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:37:59 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:37:59 on Feb 10,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_dmem 
# Start time: 10:37:59 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_dmem(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:12:51 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(34): near "signal": (vcom-1576) expecting ';'.
# ** Note: Bit16-32.vhd(42): VHDL Compiler exiting
# End time: 11:12:51 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:13:03 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Bit16-32.vhd(44): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:13:03 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:13:40 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Bit16-32.vhd(44): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:13:40 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:14:04 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Bit16-32.vhd(44): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:14:04 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:14:22 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(39): String literal found where non-array type ieee.std_logic_1164.STD_ULOGIC was expected.
# ** Error: Bit16-32.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Bit16-32.vhd(43): String literal found where non-array type ieee.std_logic_1164.STD_ULOGIC was expected.
# ** Error: Bit16-32.vhd(44): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:14:22 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:14:32 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Bit16-32.vhd(44): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:14:32 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:15:03 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(39): near ":": (vcom-1576) expecting <= or :=.
# ** Error: Bit16-32.vhd(43): near ":": (vcom-1576) expecting <= or :=.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:15:03 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:15:17 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16-32.vhd(39): Signal "temp" cannot be target of variable assignment statement.
# ** Error: Bit16-32.vhd(39): Illegal concurrent statement.
# ** Error: Bit16-32.vhd(40): near ":=": (vcom-1576) expecting WHEN.
# ** Error: Bit16-32.vhd(43): Signal "temp2" cannot be target of variable assignment statement.
# ** Error: Bit16-32.vhd(43): Illegal concurrent statement.
# ** Error: Bit16-32.vhd(44): near ":=": (vcom-1576) expecting WHEN.
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# ** Note: Bit16-32.vhd(48): VHDL Compiler exiting
# End time: 11:15:17 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:16:00 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16-32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Warning: Bit16-32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:16:00 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:27:34 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Warning: Bit16_32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_Bit16_32
# -- Compiling architecture behavior of tb_Bit16_32
# ** Error: tb_Bit16_32.vhd(86): (vcom-1449) Truncated bit string (length 15) had deleted expanded character '1'; all deleted expanded characters must be '0'.
#    The literal is 15x"FFFF".
# ** Error: tb_Bit16_32.vhd(91): (vcom-1449) Truncated bit string (length 15) had deleted expanded character '1'; all deleted expanded characters must be '0'.
#    The literal is 15x"FFFF".
# ** Error (suppressible): tb_Bit16_32.vhd(45): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(76): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(81): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(86): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(91): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(96): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(101): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(106): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Error (suppressible): tb_Bit16_32.vhd(111): (vcom-1272) Length of expected is 16; length of actual is 15.
# ** Note: tb_Bit16_32.vhd(119): VHDL Compiler exiting
# End time: 11:27:34 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 11, Warnings: 1
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:35 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Warning: Bit16_32.vhd(46): (vcom-1275) Arguments of overloaded "or" operator are not the same length (32 vs. 16).
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Loading package NUMERIC_STD
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_Bit16_32
# -- Compiling architecture behavior of tb_Bit16_32
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:28:35 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:28:35 on Feb 10,2022, Elapsed time: 0:50:36
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" tb_Bit16_32 
# Start time: 11:28:35 on Feb 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_bit16_32(behavior)#1
# Loading work.bit16_32(dataflow)#1
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 0 ns  Iteration: 0  Instance: /tb_bit16_32/BIT
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 0 ns  Iteration: 1  Instance: /tb_bit16_32/BIT
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 200 ns  Iteration: 1  Instance: /tb_bit16_32/BIT
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 300 ns  Iteration: 2  Instance: /tb_bit16_32/BIT
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 400 ns  Iteration: 1  Instance: /tb_bit16_32/BIT
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 400 ns  Iteration: 2  Instance: /tb_bit16_32/BIT
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 600 ns  Iteration: 1  Instance: /tb_bit16_32/BIT
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:33:35 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16_32.vhd(33): near "with": (vcom-1576) expecting BEGIN.
# ** Note: Bit16_32.vhd(33): VHDL Compiler exiting
# End time: 11:33:35 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:34:16 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16_32.vhd(35): (vcom-1136) Unknown identifier "resize".
# ** Error: Bit16_32.vhd(36): (vcom-1136) Unknown identifier "resize".
# ** Error: Bit16_32.vhd(38): near "end": (vcom-1576) expecting WHEN or ','.
# ** Error: andg2.vhd(23): near "is": (vcom-1576) expecting ';'.
# ** Error: andg2.vhd(26): near "in": syntax error
# ** Error: andg2.vhd(27): Statement cannot be labeled.
# ** Error: andg2.vhd(27): near "out": syntax error
# ** Error: andg2.vhd(29): Labels do not match: 'dataflow' and 'andg2'.
# ** Note: andg2.vhd(29): VHDL Compiler exiting
# End time: 11:34:16 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:35:27 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package NUMERIC_STD
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16_32.vhd(36): (vcom-1604) No feasible entries for subprogram "RESIZE" with expected return type "STD_LOGIC_VECTOR".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1415)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1425)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1434)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, UNRESOLVED_SIGNED return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1439)
# ** Error: Bit16_32.vhd(37): (vcom-1604) No feasible entries for subprogram "RESIZE" with expected return type "STD_LOGIC_VECTOR".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1415)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1425)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1434)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, UNRESOLVED_SIGNED return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1439)
# ** Error: Bit16_32.vhd(39): near "end": (vcom-1576) expecting WHEN or ','.
# ** Error: andg2.vhd(23): near "is": (vcom-1576) expecting ';'.
# ** Error: andg2.vhd(26): near "in": syntax error
# ** Error: andg2.vhd(27): Statement cannot be labeled.
# ** Error: andg2.vhd(27): near "out": syntax error
# ** Error: andg2.vhd(29): Labels do not match: 'dataflow' and 'andg2'.
# ** Note: andg2.vhd(29): VHDL Compiler exiting
# End time: 11:35:27 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:36:51 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16_32.vhd(52): (vcom-1167) Index value 31 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 15 downto 0.
# ** Note: Bit16_32.vhd(54): VHDL Compiler exiting
# End time: 11:36:51 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:40:31 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# ** Error: Bit16_32.vhd(22): near "library": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# ** Note: Bit16_32.vhd(22): VHDL Compiler exiting
# End time: 11:40:31 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:40:42 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# ** Error: Bit16_32.vhd(20): (vcom-1136) Unknown identifier "IEE".
# -- Loading package my_array
# ** Note: Bit16_32.vhd(25): VHDL Compiler exiting
# End time: 11:40:42 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:40:55 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package NUMERIC_STD
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# ** Error: Bit16_32.vhd(34): near "o_O": (vcom-1576) expecting BEGIN.
# ** Note: Bit16_32.vhd(34): VHDL Compiler exiting
# End time: 11:40:55 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_Bit16_32.do line 14
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 -work work *.vhd"
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:41:10 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package NUMERIC_STD
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_Bit16_32
# -- Compiling architecture behavior of tb_Bit16_32
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:41:10 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:10 on Feb 10,2022, Elapsed time: 0:12:35
# Errors: 14, Warnings: 0
# vsim -voptargs="+acc" tb_Bit16_32 
# Start time: 11:41:10 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_bit16_32(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.bit16_32(dataflow)#1
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:43:19 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package NUMERIC_STD
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_Bit16_32
# -- Compiling architecture behavior of tb_Bit16_32
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:43:19 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:19 on Feb 10,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_Bit16_32 
# Start time: 11:43:19 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_bit16_32(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.bit16_32(dataflow)#1
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:43:40 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package NUMERIC_STD
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_Bit16_32
# -- Compiling architecture behavior of tb_Bit16_32
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:43:40 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:40 on Feb 10,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_Bit16_32 
# Start time: 11:43:40 on Feb 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_bit16_32(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.bit16_32(dataflow)#1
do tb_Bit16_32.do
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:43:59 on Feb 10,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Bit16_32.vhd andg2.vhd decode5to1.vhd dffg.vhd firstData.vhd fullAdder.vhd halfAdder.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1_32.vhd onesComp_N.vhd org2.vhd regFile.vhd reg_N.vhd rippleAdder_N.vhd tb_Bit16_32.vhd tb_decode5to1.vhd tb_dffg.vhd tb_dmem.vhd tb_firstData.vhd tb_mux32t1_32.vhd tb_regFile.vhd tb_reg_N.vhd test.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Loading package NUMERIC_STD
# -- Loading package my_array
# -- Compiling entity Bit16_32
# -- Compiling architecture dataflow of Bit16_32
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decode5to1
# -- Compiling architecture dataflow of decode5to1
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity firstData
# -- Compiling architecture structural of firstData
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux32t1_32
# -- Compiling architecture dataflow of mux32t1_32
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Compiling entity tb_Bit16_32
# -- Compiling architecture behavior of tb_Bit16_32
# -- Compiling entity tb_decode5to1
# -- Compiling architecture behavior of tb_decode5to1
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# -- Compiling entity tb_firstData
# -- Compiling architecture behavior of tb_firstData
# -- Compiling entity tb_mux32t1_32
# -- Compiling architecture behavior of tb_mux32t1_32
# -- Compiling entity tb_regFile
# -- Compiling architecture behavior of tb_regFile
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# -- Compiling package my_array
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:44:00 on Feb 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:44:00 on Feb 10,2022, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" tb_Bit16_32 
# Start time: 11:44:00 on Feb 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_array
# Loading work.tb_bit16_32(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.bit16_32(dataflow)#1
