{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579171745112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579171745112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 13:49:05 2020 " "Processing started: Thu Jan 16 13:49:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579171745112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579171745112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c project03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c project03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579171745113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1579171745374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextendimm_16bit_to_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextendimm_16bit_to_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtendImm_16bit_to_32bit_testbench " "Found entity 1: ZeroExtendImm_16bit_to_32bit_testbench" {  } { { "ZeroExtendImm_16bit_to_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ZeroExtendImm_16bit_to_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextendimm_16bit_to_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextendimm_16bit_to_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtendImm_16bit_to_32bit " "Found entity 1: ZeroExtendImm_16bit_to_32bit" {  } { { "ZeroExtendImm_16bit_to_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ZeroExtendImm_16bit_to_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendimm_16bit_to_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file signextendimm_16bit_to_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendImm_16bit_to_32bit_testbench " "Found entity 1: SignExtendImm_16bit_to_32bit_testbench" {  } { { "SignExtendImm_16bit_to_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/SignExtendImm_16bit_to_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendimm_16bit_to_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file signextendimm_16bit_to_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendImm_16bit_to_32bit " "Found entity 1: SignExtendImm_16bit_to_32bit" {  } { { "SignExtendImm_16bit_to_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/SignExtendImm_16bit_to_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745424 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Registers_Unit_32bit_testbench.v(2) " "Verilog HDL macro warning at Registers_Unit_32bit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Registers_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171745426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_Unit_32bit_testbench " "Found entity 1: Registers_Unit_32bit_testbench" {  } { { "Registers_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_Unit_32bit " "Found entity 1: Registers_Unit_32bit" {  } { { "Registers_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745427 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 mux32bit_4_1_testbench.v(2) " "Verilog HDL macro warning at mux32bit_4_1_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "mux32bit_4_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_4_1_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171745430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_4_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_4_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_4_1_testbench " "Found entity 1: mux32bit_4_1_testbench" {  } { { "mux32bit_4_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_4_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_4_1 " "Found entity 1: mux32bit_4_1" {  } { { "mux32bit_4_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_2_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_2_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_2_1_testbench " "Found entity 1: mux32bit_2_1_testbench" {  } { { "mux32bit_2_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_2_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_2_1 " "Found entity 1: mux32bit_2_1" {  } { { "mux32bit_2_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_testbench " "Found entity 1: mux4_1_testbench" {  } { { "mux4_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux4_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_testbench " "Found entity 1: mux2_1_testbench" {  } { { "mux2_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux2_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745447 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 MIPS_32bit_testbench.v(3) " "Verilog HDL macro warning at MIPS_32bit_testbench.v(3): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "MIPS_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit_testbench.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171745448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_32bit_testbench " "Found entity 1: MIPS_32bit_testbench" {  } { { "MIPS_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_32bit " "Found entity 1: MIPS_32bit" {  } { { "MIPS_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745450 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Immediate_16to32_testbench.v(2) " "Verilog HDL macro warning at Immediate_16to32_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Immediate_16to32_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Immediate_16to32_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171745452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_16to32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_16to32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_16to32_testbench " "Found entity 1: Immediate_16to32_testbench" {  } { { "Immediate_16to32_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Immediate_16to32_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_16to32 " "Found entity 1: Immediate_16to32" {  } { { "Immediate_16to32.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Immediate_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745455 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Data_Memory_Unit_32bit_testbench.v(2) " "Verilog HDL macro warning at Data_Memory_Unit_32bit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Data_Memory_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171745456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_unit_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_unit_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_Unit_32bit_testbench " "Found entity 1: Data_Memory_Unit_32bit_testbench" {  } { { "Data_Memory_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_unit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_unit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_Unit_32bit " "Found entity 1: Data_Memory_Unit_32bit" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745459 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Control_Unit_testbench.v(2) " "Verilog HDL macro warning at Control_Unit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Control_Unit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Control_Unit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171745461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_testbench " "Found entity 1: Control_Unit_testbench" {  } { { "Control_Unit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Control_Unit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit_testbench " "Found entity 1: ALU32bit_testbench" {  } { { "ALU32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit " "Found entity 1: ALU32bit" {  } { { "ALU32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit_testbench " "Found entity 1: ALU1bit_testbench" {  } { { "ALU1bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU1bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "ALU1bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_xor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _xor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _xor_testbench " "Found entity 1: _xor_testbench" {  } { { "_xor_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_xor_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _xor " "Found entity 1: _xor" {  } { { "_xor.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8to32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _8to32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8to32_testbench " "Found entity 1: _8to32_testbench" {  } { { "_8to32_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_8to32_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8to32.v 1 1 " "Found 1 design units, including 1 entities, in source file _8to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8to32 " "Found entity 1: _8to32" {  } { { "_8to32.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_8to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_unit_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_unit_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_Unit_32bit_testbench " "Found entity 1: Instruction_Memory_Unit_32bit_testbench" {  } { { "Instruction_Memory_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_unit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_unit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_Unit_32bit " "Found entity 1: Instruction_Memory_Unit_32bit" {  } { { "Instruction_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171745488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171745488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Memory_Unit_32bit " "Elaborating entity \"Data_Memory_Unit_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579171745533 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Data_Memory_Unit_32bit.v(36) " "Verilog HDL warning at Data_Memory_Unit_32bit.v(36): ignoring unsupported system task" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1579171745534 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_data Data_Memory_Unit_32bit.v(21) " "Verilog HDL Always Construct warning at Data_Memory_Unit_32bit.v(21): inferring latch(es) for variable \"Read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[0\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[0\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[1\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[1\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[2\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[2\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[3\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[3\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[4\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[4\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[5\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[5\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[6\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[6\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[7\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[7\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[8\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[8\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[9\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[9\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[10\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[10\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[11\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[11\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[12\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[12\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[13\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[13\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[14\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[14\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[15\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[15\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[16\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[16\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[17\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[17\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[18\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[18\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[19\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[19\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[20\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[20\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745535 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[21\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[21\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[22\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[22\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[23\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[23\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[24\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[24\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[25\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[25\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[26\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[26\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[27\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[27\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[28\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[28\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[29\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[29\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[30\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[30\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[31\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[31\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171745536 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "Data_Memory " "Cannot synthesize initialized RAM logic \"Data_Memory\"" {  } { { "Data_Memory_Unit_32bit.v" "Data_Memory" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 11 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579171745737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579171745843 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 16 13:49:05 2020 " "Processing ended: Thu Jan 16 13:49:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579171745843 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579171745843 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579171745843 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579171745843 ""}
