<profile>

<section name = "Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4'" level="0">
<item name = "Date">Wed Jan 17 08:24:24 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.034 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_453_4">?, ?, 2, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 58, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="allocated_tiles_shapes_values_U">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg, 1, 0, 0, 0, 320, 4, 1, 1280</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_12_fu_99_p2">+, 0, 0, 6, 4, 1</column>
<column name="icmp_ln453_fu_93_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln454_fu_118_p2">icmp, 0, 0, 2, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_mux_merge_phi_fu_77_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 4, 8</column>
<column name="j_10_fu_38">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="icmp_ln453_reg_139">1, 0, 1, 0</column>
<column name="j_10_fu_38">4, 0, 4, 0</column>
<column name="j_12_reg_143">4, 0, 4, 0</column>
<column name="merge_reg_73">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, return value</column>
<column name="CGRA_NumTiles_shapes_values_load">in, 4, ap_none, CGRA_NumTiles_shapes_values_load, scalar</column>
<column name="shape_idx_load">in, 5, ap_none, shape_idx_load, scalar</column>
<column name="surrTile">in, 4, ap_none, surrTile, scalar</column>
</table>
</item>
</section>
</profile>
