Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Sep 29 21:19:14 2023
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-11   Warning   DSP output not registered      666         
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (256)
6. checking no_output_delay (300)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (256)
--------------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (300)
---------------------------------
 There are 300 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.182        0.000                      0                61741        0.070        0.000                      0                61741        4.600        0.000                       0                 11841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.182        0.000                      0                61741        0.070        0.000                      0                61741        4.600        0.000                       0                 11841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 L2GEN[9].output_unit/multgen[15].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[9].output_unit/sum_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 6.086ns (63.802%)  route 3.453ns (36.198%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.638     5.016    L2GEN[9].output_unit/multgen[15].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y104         DSP48E1                                      r  L2GEN[9].output_unit/multgen[15].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y104         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.876 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.575     8.452    L2GEN[9].output_unit/multgen[15].mult_unit/temp4_n_82
    DSP48_X2Y103         DSP48E1 (Prop_dsp48e1_C[43]_P[9])
                                                      1.291     9.743 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp6/P[9]
                         net (fo=1, routed)           1.194    10.936    L2GEN[9].output_unit/multgen[14].mult_unit/sum_i_4__643_carry__2[1]
    SLICE_X57Y257        LUT2 (Prop_lut2_I1_O)        0.043    10.979 r  L2GEN[9].output_unit/multgen[14].mult_unit/sum_i_4__643_carry_i_3__7/O
                         net (fo=1, routed)           0.000    10.979    L2GEN[9].output_unit/multgen[14].mult_unit_n_54
    SLICE_X57Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.246 r  L2GEN[9].output_unit/sum_i_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    11.246    L2GEN[9].output_unit/sum_i_4__643_carry_n_0
    SLICE_X57Y258        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.412 r  L2GEN[9].output_unit/sum_i_4__643_carry__0/O[1]
                         net (fo=1, routed)           0.484    11.897    L2GEN[9].output_unit/sum_i_4__643_carry__0_n_6
    SLICE_X70Y259        LUT2 (Prop_lut2_I1_O)        0.123    12.020 r  L2GEN[9].output_unit/sum_i_4__689_carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    12.020    L2GEN[9].output_unit/sum_i_4__689_carry__0_i_3__7_n_0
    SLICE_X70Y259        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.276 r  L2GEN[9].output_unit/sum_i_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.276    L2GEN[9].output_unit/sum_i_4__689_carry__0_n_0
    SLICE_X70Y260        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.384 r  L2GEN[9].output_unit/sum_i_4__689_carry__1/O[0]
                         net (fo=1, routed)           0.445    12.828    L2GEN[9].output_unit/sum_i_4__689_carry__1_n_7
    SLICE_X77Y260        LUT2 (Prop_lut2_I1_O)        0.123    12.951 r  L2GEN[9].output_unit/sum_i_4__735_carry__1_i_4__7/O
                         net (fo=1, routed)           0.000    12.951    L2GEN[9].output_unit/sum_i_4__735_carry__1_i_4__7_n_0
    SLICE_X77Y260        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.210 r  L2GEN[9].output_unit/sum_i_4__735_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.210    L2GEN[9].output_unit/sum_i_4__735_carry__1_n_0
    SLICE_X77Y261        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.321 r  L2GEN[9].output_unit/sum_i_4__735_carry__2/O[0]
                         net (fo=4, routed)           0.432    13.754    L2GEN[9].output_unit/I210[12]
    SLICE_X85Y261        LUT6 (Prop_lut6_I1_O)        0.124    13.878 r  L2GEN[9].output_unit/sum_i_4__785_carry__2_i_2__3/O
                         net (fo=2, routed)           0.323    14.200    L2GEN[9].output_unit/sum_i_4__785_carry__2_i_2__3_n_0
    SLICE_X87Y261        LUT5 (Prop_lut5_I0_O)        0.043    14.243 r  L2GEN[9].output_unit/sum_i_4__785_carry__2_i_6__3/O
                         net (fo=1, routed)           0.000    14.243    L2GEN[9].output_unit/sum_i_4__785_carry__2_i_6__3_n_0
    SLICE_X87Y261        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    14.555 r  L2GEN[9].output_unit/sum_i_4__785_carry__2/O[3]
                         net (fo=1, routed)           0.000    14.555    L2GEN[9].output_unit/sum_i_4__1[15]
    SLICE_X87Y261        FDRE                                         r  L2GEN[9].output_unit/sum_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.222    14.350    L2GEN[9].output_unit/clk_IBUF_BUFG
    SLICE_X87Y261        FDRE                                         r  L2GEN[9].output_unit/sum_i_reg[15]/C
                         clock pessimism              0.373    14.724    
                         clock uncertainty           -0.035    14.688    
    SLICE_X87Y261        FDRE (Setup_fdre_C_D)        0.049    14.737    L2GEN[9].output_unit/sum_i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 L2GEN[2].output_unit/multgen[8].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[2].output_unit/sum_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 5.947ns (61.831%)  route 3.671ns (38.169%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.486     4.864    L2GEN[2].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X0Y68          DSP48E1                                      r  L2GEN[2].output_unit/multgen[8].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.865 r  L2GEN[2].output_unit/multgen[8].mult_unit/temp4/PCOUT[47]
                         net (fo=1, routed)           0.000     7.865    L2GEN[2].output_unit/multgen[8].mult_unit/temp4_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     8.942 r  L2GEN[2].output_unit/multgen[8].mult_unit/temp6/P[8]
                         net (fo=2, routed)           0.707     9.649    L2GEN[2].output_unit/multgen[8].mult_unit_n_29
    SLICE_X22Y163        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.932 r  L2GEN[2].output_unit/sum_i_4__455_carry/CO[3]
                         net (fo=1, routed)           0.000     9.932    L2GEN[2].output_unit/sum_i_4__455_carry_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.097 r  L2GEN[2].output_unit/sum_i_4__455_carry__0/O[1]
                         net (fo=2, routed)           0.697    10.794    L2GEN[2].output_unit/sum_i_4__455_carry__0_n_6
    SLICE_X41Y164        LUT2 (Prop_lut2_I0_O)        0.125    10.919 r  L2GEN[2].output_unit/sum_i_4__547_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.919    L2GEN[2].output_unit/sum_i_4__547_carry__0_i_3_n_0
    SLICE_X41Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.186 r  L2GEN[2].output_unit/sum_i_4__547_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.186    L2GEN[2].output_unit/sum_i_4__547_carry__0_n_0
    SLICE_X41Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.352 r  L2GEN[2].output_unit/sum_i_4__547_carry__1/O[1]
                         net (fo=2, routed)           0.997    12.348    L2GEN[2].output_unit/sum_i_4__547_carry__1_n_6
    SLICE_X48Y159        LUT2 (Prop_lut2_I0_O)        0.123    12.471 r  L2GEN[2].output_unit/sum_i_4__731_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.471    L2GEN[2].output_unit/sum_i_4__731_carry__1_i_3_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    12.749 r  L2GEN[2].output_unit/sum_i_4__731_carry__1/O[2]
                         net (fo=4, routed)           0.940    13.690    L2GEN[2].output_unit/I39[10]
    SLICE_X65Y159        LUT6 (Prop_lut6_I5_O)        0.127    13.817 r  L2GEN[2].output_unit/sum_i_4__780_carry__2_i_3/O
                         net (fo=2, routed)           0.331    14.147    L2GEN[2].output_unit/sum_i_4__780_carry__2_i_3_n_0
    SLICE_X64Y160        LUT5 (Prop_lut5_I0_O)        0.043    14.190 r  L2GEN[2].output_unit/sum_i_4__780_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.190    L2GEN[2].output_unit/sum_i_4__780_carry__2_i_7_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    14.482 r  L2GEN[2].output_unit/sum_i_4__780_carry__2/O[3]
                         net (fo=1, routed)           0.000    14.482    L2GEN[2].output_unit/sum_i_4__780_carry__2_n_4
    SLICE_X64Y160        FDRE                                         r  L2GEN[2].output_unit/sum_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.160    14.288    L2GEN[2].output_unit/clk_IBUF_BUFG
    SLICE_X64Y160        FDRE                                         r  L2GEN[2].output_unit/sum_i_reg[15]/C
                         clock pessimism              0.336    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X64Y160        FDRE (Setup_fdre_C_D)        0.076    14.665    L2GEN[2].output_unit/sum_i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[9].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 5.997ns (62.190%)  route 3.646ns (37.810%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.646     5.024    L2GEN[9].output_unit/multgen[15].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y104         DSP48E1                                      r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.884 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.662     8.546    L2GEN[9].output_unit/multgen[15].mult_unit/temp1_n_82
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_C[46]_P[11])
                                                      1.291     9.837 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp3/P[11]
                         net (fo=1, routed)           1.271    11.108    L2GEN[9].output_unit/multgen[14].mult_unit/P[3]
    SLICE_X48Y258        LUT2 (Prop_lut2_I1_O)        0.043    11.151 r  L2GEN[9].output_unit/multgen[14].mult_unit/sum_r_4__643_carry_i_1__7/O
                         net (fo=1, routed)           0.000    11.151    L2GEN[9].output_unit/multgen[14].mult_unit_n_40
    SLICE_X48Y258        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.331 r  L2GEN[9].output_unit/sum_r_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    11.331    L2GEN[9].output_unit/sum_r_4__643_carry_n_0
    SLICE_X48Y259        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.439 r  L2GEN[9].output_unit/sum_r_4__643_carry__0/O[0]
                         net (fo=1, routed)           0.380    11.819    L2GEN[9].output_unit/sum_r_4__643_carry__0_n_7
    SLICE_X52Y259        LUT2 (Prop_lut2_I1_O)        0.123    11.942 r  L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7/O
                         net (fo=1, routed)           0.000    11.942    L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7_n_0
    SLICE_X52Y259        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.188 r  L2GEN[9].output_unit/sum_r_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.188    L2GEN[9].output_unit/sum_r_4__689_carry__0_n_0
    SLICE_X52Y260        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.353 r  L2GEN[9].output_unit/sum_r_4__689_carry__1/O[1]
                         net (fo=1, routed)           0.412    12.765    L2GEN[9].output_unit/sum_r_4__689_carry__1_n_6
    SLICE_X52Y256        LUT2 (Prop_lut2_I1_O)        0.125    12.890 r  L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000    12.890    L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7_n_0
    SLICE_X52Y256        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    13.168 r  L2GEN[9].output_unit/sum_r_4__735_carry__1/O[2]
                         net (fo=4, routed)           0.623    13.791    L2GEN[9].output_unit/C__0[10]
    SLICE_X54Y249        LUT5 (Prop_lut5_I1_O)        0.131    13.922 r  L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0/O
                         net (fo=1, routed)           0.298    14.220    L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0_n_0
    SLICE_X55Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.281    14.501 r  L2GEN[9].output_unit/sum_r_4__784_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.501    L2GEN[9].output_unit/sum_r_4__784_carry__1_n_0
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.667 r  L2GEN[9].output_unit/sum_r_4__784_carry__2/O[1]
                         net (fo=1, routed)           0.000    14.667    L2GEN[9].output_unit/sum_r_4__1[13]
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.336    14.464    L2GEN[9].output_unit/clk_IBUF_BUFG
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[13]/C
                         clock pessimism              0.373    14.838    
                         clock uncertainty           -0.035    14.802    
    SLICE_X55Y250        FDRE (Setup_fdre_C_D)        0.049    14.851    L2GEN[9].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 stage_16_xw_imag_reg_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[3].output_unit/multgen[10].mult_unit/temp4/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 0.259ns (2.933%)  route 8.570ns (97.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.951     5.330    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  stage_16_xw_imag_reg_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.259     5.589 r  stage_16_xw_imag_reg_reg[10][0]/Q
                         net (fo=19, routed)          8.570    14.159    L2GEN[3].output_unit/multgen[10].mult_unit/temp3_3[0]
    DSP48_X7Y102         DSP48E1                                      r  L2GEN[3].output_unit/multgen[10].mult_unit/temp4/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.277    14.405    L2GEN[3].output_unit/multgen[10].mult_unit/clk_IBUF_BUFG
    DSP48_X7Y102         DSP48E1                                      r  L2GEN[3].output_unit/multgen[10].mult_unit/temp4/CLK
                         clock pessimism              0.250    14.655    
                         clock uncertainty           -0.035    14.620    
    DSP48_X7Y102         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261    14.359    L2GEN[3].output_unit/multgen[10].mult_unit/temp4
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -14.159    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[9].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 5.980ns (62.123%)  route 3.646ns (37.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.646     5.024    L2GEN[9].output_unit/multgen[15].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y104         DSP48E1                                      r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.884 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.662     8.546    L2GEN[9].output_unit/multgen[15].mult_unit/temp1_n_82
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_C[46]_P[11])
                                                      1.291     9.837 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp3/P[11]
                         net (fo=1, routed)           1.271    11.108    L2GEN[9].output_unit/multgen[14].mult_unit/P[3]
    SLICE_X48Y258        LUT2 (Prop_lut2_I1_O)        0.043    11.151 r  L2GEN[9].output_unit/multgen[14].mult_unit/sum_r_4__643_carry_i_1__7/O
                         net (fo=1, routed)           0.000    11.151    L2GEN[9].output_unit/multgen[14].mult_unit_n_40
    SLICE_X48Y258        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.331 r  L2GEN[9].output_unit/sum_r_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    11.331    L2GEN[9].output_unit/sum_r_4__643_carry_n_0
    SLICE_X48Y259        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.439 r  L2GEN[9].output_unit/sum_r_4__643_carry__0/O[0]
                         net (fo=1, routed)           0.380    11.819    L2GEN[9].output_unit/sum_r_4__643_carry__0_n_7
    SLICE_X52Y259        LUT2 (Prop_lut2_I1_O)        0.123    11.942 r  L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7/O
                         net (fo=1, routed)           0.000    11.942    L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7_n_0
    SLICE_X52Y259        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.188 r  L2GEN[9].output_unit/sum_r_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.188    L2GEN[9].output_unit/sum_r_4__689_carry__0_n_0
    SLICE_X52Y260        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.353 r  L2GEN[9].output_unit/sum_r_4__689_carry__1/O[1]
                         net (fo=1, routed)           0.412    12.765    L2GEN[9].output_unit/sum_r_4__689_carry__1_n_6
    SLICE_X52Y256        LUT2 (Prop_lut2_I1_O)        0.125    12.890 r  L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000    12.890    L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7_n_0
    SLICE_X52Y256        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    13.168 r  L2GEN[9].output_unit/sum_r_4__735_carry__1/O[2]
                         net (fo=4, routed)           0.623    13.791    L2GEN[9].output_unit/C__0[10]
    SLICE_X54Y249        LUT5 (Prop_lut5_I1_O)        0.131    13.922 r  L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0/O
                         net (fo=1, routed)           0.298    14.220    L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0_n_0
    SLICE_X55Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.281    14.501 r  L2GEN[9].output_unit/sum_r_4__784_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.501    L2GEN[9].output_unit/sum_r_4__784_carry__1_n_0
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.650 r  L2GEN[9].output_unit/sum_r_4__784_carry__2/O[3]
                         net (fo=1, routed)           0.000    14.650    L2GEN[9].output_unit/sum_r_4__1[15]
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.336    14.464    L2GEN[9].output_unit/clk_IBUF_BUFG
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[15]/C
                         clock pessimism              0.373    14.838    
                         clock uncertainty           -0.035    14.802    
    SLICE_X55Y250        FDRE (Setup_fdre_C_D)        0.049    14.851    L2GEN[9].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.650    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 L2GEN[9].output_unit/multgen[15].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[9].output_unit/sum_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 6.056ns (63.688%)  route 3.453ns (36.312%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.638     5.016    L2GEN[9].output_unit/multgen[15].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y104         DSP48E1                                      r  L2GEN[9].output_unit/multgen[15].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y104         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.876 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp4/P[23]
                         net (fo=25, routed)          0.575     8.452    L2GEN[9].output_unit/multgen[15].mult_unit/temp4_n_82
    DSP48_X2Y103         DSP48E1 (Prop_dsp48e1_C[43]_P[9])
                                                      1.291     9.743 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp6/P[9]
                         net (fo=1, routed)           1.194    10.936    L2GEN[9].output_unit/multgen[14].mult_unit/sum_i_4__643_carry__2[1]
    SLICE_X57Y257        LUT2 (Prop_lut2_I1_O)        0.043    10.979 r  L2GEN[9].output_unit/multgen[14].mult_unit/sum_i_4__643_carry_i_3__7/O
                         net (fo=1, routed)           0.000    10.979    L2GEN[9].output_unit/multgen[14].mult_unit_n_54
    SLICE_X57Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.246 r  L2GEN[9].output_unit/sum_i_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    11.246    L2GEN[9].output_unit/sum_i_4__643_carry_n_0
    SLICE_X57Y258        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.412 r  L2GEN[9].output_unit/sum_i_4__643_carry__0/O[1]
                         net (fo=1, routed)           0.484    11.897    L2GEN[9].output_unit/sum_i_4__643_carry__0_n_6
    SLICE_X70Y259        LUT2 (Prop_lut2_I1_O)        0.123    12.020 r  L2GEN[9].output_unit/sum_i_4__689_carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    12.020    L2GEN[9].output_unit/sum_i_4__689_carry__0_i_3__7_n_0
    SLICE_X70Y259        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.276 r  L2GEN[9].output_unit/sum_i_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.276    L2GEN[9].output_unit/sum_i_4__689_carry__0_n_0
    SLICE_X70Y260        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.384 r  L2GEN[9].output_unit/sum_i_4__689_carry__1/O[0]
                         net (fo=1, routed)           0.445    12.828    L2GEN[9].output_unit/sum_i_4__689_carry__1_n_7
    SLICE_X77Y260        LUT2 (Prop_lut2_I1_O)        0.123    12.951 r  L2GEN[9].output_unit/sum_i_4__735_carry__1_i_4__7/O
                         net (fo=1, routed)           0.000    12.951    L2GEN[9].output_unit/sum_i_4__735_carry__1_i_4__7_n_0
    SLICE_X77Y260        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    13.210 r  L2GEN[9].output_unit/sum_i_4__735_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.210    L2GEN[9].output_unit/sum_i_4__735_carry__1_n_0
    SLICE_X77Y261        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.321 r  L2GEN[9].output_unit/sum_i_4__735_carry__2/O[0]
                         net (fo=4, routed)           0.432    13.754    L2GEN[9].output_unit/I210[12]
    SLICE_X85Y261        LUT6 (Prop_lut6_I1_O)        0.124    13.878 r  L2GEN[9].output_unit/sum_i_4__785_carry__2_i_2__3/O
                         net (fo=2, routed)           0.323    14.200    L2GEN[9].output_unit/sum_i_4__785_carry__2_i_2__3_n_0
    SLICE_X87Y261        LUT5 (Prop_lut5_I0_O)        0.043    14.243 r  L2GEN[9].output_unit/sum_i_4__785_carry__2_i_6__3/O
                         net (fo=1, routed)           0.000    14.243    L2GEN[9].output_unit/sum_i_4__785_carry__2_i_6__3_n_0
    SLICE_X87Y261        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    14.525 r  L2GEN[9].output_unit/sum_i_4__785_carry__2/O[2]
                         net (fo=1, routed)           0.000    14.525    L2GEN[9].output_unit/sum_i_4__1[14]
    SLICE_X87Y261        FDRE                                         r  L2GEN[9].output_unit/sum_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.222    14.350    L2GEN[9].output_unit/clk_IBUF_BUFG
    SLICE_X87Y261        FDRE                                         r  L2GEN[9].output_unit/sum_i_reg[14]/C
                         clock pessimism              0.373    14.724    
                         clock uncertainty           -0.035    14.688    
    SLICE_X87Y261        FDRE (Setup_fdre_C_D)        0.049    14.737    L2GEN[9].output_unit/sum_i_reg[14]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 L2GEN[2].output_unit/multgen[8].mult_unit/temp4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[2].output_unit/sum_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 5.916ns (61.708%)  route 3.671ns (38.292%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.486     4.864    L2GEN[2].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X0Y68          DSP48E1                                      r  L2GEN[2].output_unit/multgen[8].mult_unit/temp4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.865 r  L2GEN[2].output_unit/multgen[8].mult_unit/temp4/PCOUT[47]
                         net (fo=1, routed)           0.000     7.865    L2GEN[2].output_unit/multgen[8].mult_unit/temp4_n_106
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     8.942 r  L2GEN[2].output_unit/multgen[8].mult_unit/temp6/P[8]
                         net (fo=2, routed)           0.707     9.649    L2GEN[2].output_unit/multgen[8].mult_unit_n_29
    SLICE_X22Y163        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.932 r  L2GEN[2].output_unit/sum_i_4__455_carry/CO[3]
                         net (fo=1, routed)           0.000     9.932    L2GEN[2].output_unit/sum_i_4__455_carry_n_0
    SLICE_X22Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.097 r  L2GEN[2].output_unit/sum_i_4__455_carry__0/O[1]
                         net (fo=2, routed)           0.697    10.794    L2GEN[2].output_unit/sum_i_4__455_carry__0_n_6
    SLICE_X41Y164        LUT2 (Prop_lut2_I0_O)        0.125    10.919 r  L2GEN[2].output_unit/sum_i_4__547_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.919    L2GEN[2].output_unit/sum_i_4__547_carry__0_i_3_n_0
    SLICE_X41Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.186 r  L2GEN[2].output_unit/sum_i_4__547_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.186    L2GEN[2].output_unit/sum_i_4__547_carry__0_n_0
    SLICE_X41Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.352 r  L2GEN[2].output_unit/sum_i_4__547_carry__1/O[1]
                         net (fo=2, routed)           0.997    12.348    L2GEN[2].output_unit/sum_i_4__547_carry__1_n_6
    SLICE_X48Y159        LUT2 (Prop_lut2_I0_O)        0.123    12.471 r  L2GEN[2].output_unit/sum_i_4__731_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.471    L2GEN[2].output_unit/sum_i_4__731_carry__1_i_3_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    12.749 r  L2GEN[2].output_unit/sum_i_4__731_carry__1/O[2]
                         net (fo=4, routed)           0.940    13.690    L2GEN[2].output_unit/I39[10]
    SLICE_X65Y159        LUT6 (Prop_lut6_I5_O)        0.127    13.817 r  L2GEN[2].output_unit/sum_i_4__780_carry__2_i_3/O
                         net (fo=2, routed)           0.331    14.147    L2GEN[2].output_unit/sum_i_4__780_carry__2_i_3_n_0
    SLICE_X64Y160        LUT5 (Prop_lut5_I0_O)        0.043    14.190 r  L2GEN[2].output_unit/sum_i_4__780_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.190    L2GEN[2].output_unit/sum_i_4__780_carry__2_i_7_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261    14.451 r  L2GEN[2].output_unit/sum_i_4__780_carry__2/O[2]
                         net (fo=1, routed)           0.000    14.451    L2GEN[2].output_unit/sum_i_4__780_carry__2_n_5
    SLICE_X64Y160        FDRE                                         r  L2GEN[2].output_unit/sum_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.160    14.288    L2GEN[2].output_unit/clk_IBUF_BUFG
    SLICE_X64Y160        FDRE                                         r  L2GEN[2].output_unit/sum_i_reg[14]/C
                         clock pessimism              0.336    14.625    
                         clock uncertainty           -0.035    14.589    
    SLICE_X64Y160        FDRE (Setup_fdre_C_D)        0.076    14.665    L2GEN[2].output_unit/sum_i_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 L2GEN[0].output_unit/multgen[11].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[0].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 5.967ns (63.051%)  route 3.497ns (36.949%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.430     4.808    L2GEN[0].output_unit/multgen[11].mult_unit/clk_IBUF_BUFG
    DSP48_X7Y110         DSP48E1                                      r  L2GEN[0].output_unit/multgen[11].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y110         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.668 r  L2GEN[0].output_unit/multgen[11].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.645     8.313    L2GEN[0].output_unit/multgen[11].mult_unit/temp1__0[23]
    DSP48_X7Y111         DSP48E1 (Prop_dsp48e1_C[44]_P[9])
                                                      1.291     9.604 r  L2GEN[0].output_unit/multgen[11].mult_unit/temp3/P[9]
                         net (fo=1, routed)           0.815    10.419    L2GEN[0].output_unit/multgen[10].mult_unit/sum_r_4__505_carry__2[1]
    SLICE_X98Y257        LUT2 (Prop_lut2_I1_O)        0.043    10.462 r  L2GEN[0].output_unit/multgen[10].mult_unit/sum_r_4__505_carry_i_3__6/O
                         net (fo=1, routed)           0.000    10.462    L2GEN[0].output_unit/multgen[10].mult_unit_n_40
    SLICE_X98Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.718 r  L2GEN[0].output_unit/sum_r_4__505_carry/CO[3]
                         net (fo=1, routed)           0.000    10.718    L2GEN[0].output_unit/sum_r_4__505_carry_n_0
    SLICE_X98Y258        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.826 r  L2GEN[0].output_unit/sum_r_4__505_carry__0/O[0]
                         net (fo=1, routed)           0.606    11.432    L2GEN[0].output_unit/sum_r_4__505_carry__0_n_7
    SLICE_X76Y258        LUT2 (Prop_lut2_I1_O)        0.123    11.555 r  L2GEN[0].output_unit/sum_r_4__551_carry__0_i_4__6/O
                         net (fo=1, routed)           0.000    11.555    L2GEN[0].output_unit/sum_r_4__551_carry__0_i_4__6_n_0
    SLICE_X76Y258        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    11.847 r  L2GEN[0].output_unit/sum_r_4__551_carry__0/O[3]
                         net (fo=2, routed)           0.725    12.572    L2GEN[0].output_unit/sum_r_4__551_carry__0_n_4
    SLICE_X76Y244        LUT2 (Prop_lut2_I0_O)        0.120    12.692 r  L2GEN[0].output_unit/sum_r_4__735_carry__0_i_1__6/O
                         net (fo=1, routed)           0.000    12.692    L2GEN[0].output_unit/sum_r_4__735_carry__0_i_1__6_n_0
    SLICE_X76Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    12.872 r  L2GEN[0].output_unit/sum_r_4__735_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    L2GEN[0].output_unit/sum_r_4__735_carry__0_n_0
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.037 r  L2GEN[0].output_unit/sum_r_4__735_carry__1/O[1]
                         net (fo=4, routed)           0.429    13.466    L2GEN[0].output_unit/I219[9]
    SLICE_X76Y242        LUT6 (Prop_lut6_I2_O)        0.125    13.591 r  L2GEN[0].output_unit/sum_r_4__785_carry__1_i_2__2/O
                         net (fo=2, routed)           0.277    13.868    L2GEN[0].output_unit/sum_r_4__785_carry__1_i_2__2_n_0
    SLICE_X77Y243        LUT6 (Prop_lut6_I0_O)        0.043    13.911 r  L2GEN[0].output_unit/sum_r_4__785_carry__1_i_6__2/O
                         net (fo=1, routed)           0.000    13.911    L2GEN[0].output_unit/sum_r_4__785_carry__1_i_6__2_n_0
    SLICE_X77Y243        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.106 r  L2GEN[0].output_unit/sum_r_4__785_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.106    L2GEN[0].output_unit/sum_r_4__785_carry__1_n_0
    SLICE_X77Y244        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.272 r  L2GEN[0].output_unit/sum_r_4__785_carry__2/O[1]
                         net (fo=1, routed)           0.000    14.272    L2GEN[0].output_unit/sum_r_4__785_carry__2_n_6
    SLICE_X77Y244        FDRE                                         r  L2GEN[0].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.097    14.225    L2GEN[0].output_unit/clk_IBUF_BUFG
    SLICE_X77Y244        FDRE                                         r  L2GEN[0].output_unit/sum_reg[13]/C
                         clock pessimism              0.263    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X77Y244        FDRE (Setup_fdre_C_D)        0.049    14.502    L2GEN[0].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[9].output_unit/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 5.942ns (61.973%)  route 3.646ns (38.027%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.646     5.024    L2GEN[9].output_unit/multgen[15].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y104         DSP48E1                                      r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.884 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.662     8.546    L2GEN[9].output_unit/multgen[15].mult_unit/temp1_n_82
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_C[46]_P[11])
                                                      1.291     9.837 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp3/P[11]
                         net (fo=1, routed)           1.271    11.108    L2GEN[9].output_unit/multgen[14].mult_unit/P[3]
    SLICE_X48Y258        LUT2 (Prop_lut2_I1_O)        0.043    11.151 r  L2GEN[9].output_unit/multgen[14].mult_unit/sum_r_4__643_carry_i_1__7/O
                         net (fo=1, routed)           0.000    11.151    L2GEN[9].output_unit/multgen[14].mult_unit_n_40
    SLICE_X48Y258        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.331 r  L2GEN[9].output_unit/sum_r_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    11.331    L2GEN[9].output_unit/sum_r_4__643_carry_n_0
    SLICE_X48Y259        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.439 r  L2GEN[9].output_unit/sum_r_4__643_carry__0/O[0]
                         net (fo=1, routed)           0.380    11.819    L2GEN[9].output_unit/sum_r_4__643_carry__0_n_7
    SLICE_X52Y259        LUT2 (Prop_lut2_I1_O)        0.123    11.942 r  L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7/O
                         net (fo=1, routed)           0.000    11.942    L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7_n_0
    SLICE_X52Y259        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.188 r  L2GEN[9].output_unit/sum_r_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.188    L2GEN[9].output_unit/sum_r_4__689_carry__0_n_0
    SLICE_X52Y260        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.353 r  L2GEN[9].output_unit/sum_r_4__689_carry__1/O[1]
                         net (fo=1, routed)           0.412    12.765    L2GEN[9].output_unit/sum_r_4__689_carry__1_n_6
    SLICE_X52Y256        LUT2 (Prop_lut2_I1_O)        0.125    12.890 r  L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000    12.890    L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7_n_0
    SLICE_X52Y256        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    13.168 r  L2GEN[9].output_unit/sum_r_4__735_carry__1/O[2]
                         net (fo=4, routed)           0.623    13.791    L2GEN[9].output_unit/C__0[10]
    SLICE_X54Y249        LUT5 (Prop_lut5_I1_O)        0.131    13.922 r  L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0/O
                         net (fo=1, routed)           0.298    14.220    L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0_n_0
    SLICE_X55Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.281    14.501 r  L2GEN[9].output_unit/sum_r_4__784_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.501    L2GEN[9].output_unit/sum_r_4__784_carry__1_n_0
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.612 r  L2GEN[9].output_unit/sum_r_4__784_carry__2/O[0]
                         net (fo=1, routed)           0.000    14.612    L2GEN[9].output_unit/sum_r_4__1[12]
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.336    14.464    L2GEN[9].output_unit/clk_IBUF_BUFG
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[12]/C
                         clock pessimism              0.373    14.838    
                         clock uncertainty           -0.035    14.802    
    SLICE_X55Y250        FDRE (Setup_fdre_C_D)        0.049    14.851    L2GEN[9].output_unit/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2GEN[9].output_unit/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 5.942ns (61.973%)  route 3.646ns (38.027%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.646     5.024    L2GEN[9].output_unit/multgen[15].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y104         DSP48E1                                      r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y104         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     7.884 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp1/P[23]
                         net (fo=25, routed)          0.662     8.546    L2GEN[9].output_unit/multgen[15].mult_unit/temp1_n_82
    DSP48_X1Y105         DSP48E1 (Prop_dsp48e1_C[46]_P[11])
                                                      1.291     9.837 r  L2GEN[9].output_unit/multgen[15].mult_unit/temp3/P[11]
                         net (fo=1, routed)           1.271    11.108    L2GEN[9].output_unit/multgen[14].mult_unit/P[3]
    SLICE_X48Y258        LUT2 (Prop_lut2_I1_O)        0.043    11.151 r  L2GEN[9].output_unit/multgen[14].mult_unit/sum_r_4__643_carry_i_1__7/O
                         net (fo=1, routed)           0.000    11.151    L2GEN[9].output_unit/multgen[14].mult_unit_n_40
    SLICE_X48Y258        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.331 r  L2GEN[9].output_unit/sum_r_4__643_carry/CO[3]
                         net (fo=1, routed)           0.000    11.331    L2GEN[9].output_unit/sum_r_4__643_carry_n_0
    SLICE_X48Y259        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.439 r  L2GEN[9].output_unit/sum_r_4__643_carry__0/O[0]
                         net (fo=1, routed)           0.380    11.819    L2GEN[9].output_unit/sum_r_4__643_carry__0_n_7
    SLICE_X52Y259        LUT2 (Prop_lut2_I1_O)        0.123    11.942 r  L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7/O
                         net (fo=1, routed)           0.000    11.942    L2GEN[9].output_unit/sum_r_4__689_carry__0_i_4__7_n_0
    SLICE_X52Y259        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.188 r  L2GEN[9].output_unit/sum_r_4__689_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.188    L2GEN[9].output_unit/sum_r_4__689_carry__0_n_0
    SLICE_X52Y260        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.353 r  L2GEN[9].output_unit/sum_r_4__689_carry__1/O[1]
                         net (fo=1, routed)           0.412    12.765    L2GEN[9].output_unit/sum_r_4__689_carry__1_n_6
    SLICE_X52Y256        LUT2 (Prop_lut2_I1_O)        0.125    12.890 r  L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000    12.890    L2GEN[9].output_unit/sum_r_4__735_carry__1_i_3__7_n_0
    SLICE_X52Y256        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    13.168 r  L2GEN[9].output_unit/sum_r_4__735_carry__1/O[2]
                         net (fo=4, routed)           0.623    13.791    L2GEN[9].output_unit/C__0[10]
    SLICE_X54Y249        LUT5 (Prop_lut5_I1_O)        0.131    13.922 r  L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0/O
                         net (fo=1, routed)           0.298    14.220    L2GEN[9].output_unit/sum_r_4__784_carry__1_i_1__0_n_0
    SLICE_X55Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.281    14.501 r  L2GEN[9].output_unit/sum_r_4__784_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.501    L2GEN[9].output_unit/sum_r_4__784_carry__1_n_0
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    14.612 r  L2GEN[9].output_unit/sum_r_4__784_carry__2/O[2]
                         net (fo=1, routed)           0.000    14.612    L2GEN[9].output_unit/sum_r_4__1[14]
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.336    14.464    L2GEN[9].output_unit/clk_IBUF_BUFG
    SLICE_X55Y250        FDRE                                         r  L2GEN[9].output_unit/sum_reg[14]/C
                         clock pessimism              0.373    14.838    
                         clock uncertainty           -0.035    14.802    
    SLICE_X55Y250        FDRE (Setup_fdre_C_D)        0.049    14.851    L2GEN[9].output_unit/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 stage_8_xw_real_reg_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_9_xw_real_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.177ns (43.444%)  route 0.230ns (56.556%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.689     2.137    clk_IBUF_BUFG
    SLICE_X145Y53        FDRE                                         r  stage_8_xw_real_reg_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y53        FDRE (Prop_fdre_C_Q)         0.100     2.237 r  stage_8_xw_real_reg_reg[4][7]/Q
                         net (fo=2, routed)           0.230     2.467    stage_8_xw_real_reg_reg[4][7]
    SLICE_X145Y49        LUT2 (Prop_lut2_I0_O)        0.028     2.495 r  stage_9_xw_real_reg[4][7]_i_2/O
                         net (fo=1, routed)           0.000     2.495    stage_9_xw_real_reg[4][7]_i_2_n_0
    SLICE_X145Y49        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.544 r  stage_9_xw_real_reg_reg[4][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.544    stage_9_xw_real[4][7]
    SLICE_X145Y49        FDRE                                         r  stage_9_xw_real_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.003     2.694    clk_IBUF_BUFG
    SLICE_X145Y49        FDRE                                         r  stage_9_xw_real_reg_reg[4][7]/C
                         clock pessimism             -0.290     2.403    
    SLICE_X145Y49        FDRE (Hold_fdre_C_D)         0.071     2.474    stage_9_xw_real_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 stage_7_xw_real_reg_reg[12][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_8_xw_real_reg_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.192ns (44.504%)  route 0.239ns (55.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.674     2.122    clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  stage_7_xw_real_reg_reg[12][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.118     2.240 r  stage_7_xw_real_reg_reg[12][7]/Q
                         net (fo=2, routed)           0.239     2.479    stage_7_xw_real_reg_reg[12][7]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.028     2.507 r  stage_8_xw_real_reg[12][7]_i_2/O
                         net (fo=1, routed)           0.000     2.507    stage_8_xw_real_reg[12][7]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.553 r  stage_8_xw_real_reg_reg[12][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.553    stage_8_xw_real[12][7]
    SLICE_X52Y99         FDRE                                         r  stage_8_xw_real_reg_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.968     2.659    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  stage_8_xw_real_reg_reg[12][7]/C
                         clock pessimism             -0.270     2.388    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092     2.480    stage_8_xw_real_reg_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 stage_3_xw_imag_reg_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_4_xw_imag_reg_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.195ns (57.987%)  route 0.141ns (42.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.639     2.087    clk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  stage_3_xw_imag_reg_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  stage_3_xw_imag_reg_reg[8][15]/Q
                         net (fo=1, routed)           0.141     2.346    stage_3_xw_imag_reg_reg[8][15]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.028     2.374 r  stage_4_xw_imag_reg[8][15]_i_2/O
                         net (fo=1, routed)           0.000     2.374    stage_4_xw_imag_reg[8][15]_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.423 r  stage_4_xw_imag_reg_reg[8][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.423    stage_4_xw_imag[8][15]
    SLICE_X109Y83        FDRE                                         r  stage_4_xw_imag_reg_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.878     2.569    clk_IBUF_BUFG
    SLICE_X109Y83        FDRE                                         r  stage_4_xw_imag_reg_reg[8][15]/C
                         clock pessimism             -0.290     2.278    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.071     2.349    stage_4_xw_imag_reg_reg[8][15]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 stage_7_xw_real_reg_reg[12][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_8_xw_real_reg_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.193ns (44.255%)  route 0.243ns (55.745%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.674     2.122    clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  stage_7_xw_real_reg_reg[12][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.118     2.240 r  stage_7_xw_real_reg_reg[12][5]/Q
                         net (fo=2, routed)           0.243     2.483    stage_7_xw_real_reg_reg[12][5]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.028     2.511 r  stage_8_xw_real_reg[12][7]_i_4/O
                         net (fo=1, routed)           0.000     2.511    stage_8_xw_real_reg[12][7]_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.558 r  stage_8_xw_real_reg_reg[12][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.558    stage_8_xw_real[12][5]
    SLICE_X52Y99         FDRE                                         r  stage_8_xw_real_reg_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.968     2.659    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  stage_8_xw_real_reg_reg[12][5]/C
                         clock pessimism             -0.270     2.388    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092     2.480    stage_8_xw_real_reg_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 stage_13_xw_imag_reg_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_14_xw_imag_reg_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.237ns (68.598%)  route 0.108ns (31.402%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.643     2.091    clk_IBUF_BUFG
    SLICE_X110Y60        FDRE                                         r  stage_13_xw_imag_reg_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.118     2.209 r  stage_13_xw_imag_reg_reg[15][1]/Q
                         net (fo=2, routed)           0.108     2.318    stage_13_xw_imag_reg_reg[15][1]
    SLICE_X109Y60        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.437 r  stage_14_xw_imag_reg_reg[15][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.437    stage_14_xw_imag[15][2]
    SLICE_X109Y60        FDRE                                         r  stage_14_xw_imag_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.883     2.574    clk_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  stage_14_xw_imag_reg_reg[15][2]/C
                         clock pessimism             -0.290     2.283    
    SLICE_X109Y60        FDRE (Hold_fdre_C_D)         0.071     2.354    stage_14_xw_imag_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 stage_13_xw_imag_reg_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_14_xw_imag_reg_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.237ns (68.598%)  route 0.108ns (31.402%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.643     2.091    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  stage_13_xw_imag_reg_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.118     2.209 r  stage_13_xw_imag_reg_reg[15][5]/Q
                         net (fo=2, routed)           0.108     2.318    stage_13_xw_imag_reg_reg[15][5]
    SLICE_X109Y61        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.437 r  stage_14_xw_imag_reg_reg[15][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.437    stage_14_xw_imag[15][6]
    SLICE_X109Y61        FDRE                                         r  stage_14_xw_imag_reg_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.883     2.574    clk_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  stage_14_xw_imag_reg_reg[15][6]/C
                         clock pessimism             -0.290     2.283    
    SLICE_X109Y61        FDRE (Hold_fdre_C_D)         0.071     2.354    stage_14_xw_imag_reg_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 stage_13_xw_imag_reg_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_14_xw_imag_reg_reg[15][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.237ns (68.598%)  route 0.108ns (31.402%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.641     2.089    clk_IBUF_BUFG
    SLICE_X110Y63        FDRE                                         r  stage_13_xw_imag_reg_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.118     2.207 r  stage_13_xw_imag_reg_reg[15][13]/Q
                         net (fo=2, routed)           0.108     2.316    stage_13_xw_imag_reg_reg[15][13]
    SLICE_X109Y63        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.435 r  stage_14_xw_imag_reg_reg[15][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.435    stage_14_xw_imag[15][14]
    SLICE_X109Y63        FDRE                                         r  stage_14_xw_imag_reg_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.880     2.571    clk_IBUF_BUFG
    SLICE_X109Y63        FDRE                                         r  stage_14_xw_imag_reg_reg[15][14]/C
                         clock pessimism             -0.290     2.280    
    SLICE_X109Y63        FDRE (Hold_fdre_C_D)         0.071     2.351    stage_14_xw_imag_reg_reg[15][14]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 stage_7_xw_real_reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_8_xw_real_reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.195ns (46.563%)  route 0.224ns (53.437%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.601     2.049    clk_IBUF_BUFG
    SLICE_X118Y102       FDRE                                         r  stage_7_xw_real_reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y102       FDRE (Prop_fdre_C_Q)         0.118     2.167 r  stage_7_xw_real_reg_reg[5][3]/Q
                         net (fo=2, routed)           0.224     2.391    stage_7_xw_real_reg_reg[5][3]
    SLICE_X119Y99        LUT2 (Prop_lut2_I0_O)        0.028     2.419 r  stage_8_xw_real_reg[5][3]_i_2/O
                         net (fo=1, routed)           0.000     2.419    stage_8_xw_real_reg[5][3]_i_2_n_0
    SLICE_X119Y99        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.468 r  stage_8_xw_real_reg_reg[5][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.468    stage_8_xw_real[5][3]
    SLICE_X119Y99        FDRE                                         r  stage_8_xw_real_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.893     2.584    clk_IBUF_BUFG
    SLICE_X119Y99        FDRE                                         r  stage_8_xw_real_reg_reg[5][3]/C
                         clock pessimism             -0.270     2.313    
    SLICE_X119Y99        FDRE (Hold_fdre_C_D)         0.071     2.384    stage_8_xw_real_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 stage_11_xw_real_reg_reg[11][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_12_xw_real_reg_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.631%)  route 0.249ns (56.369%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.731     2.179    clk_IBUF_BUFG
    SLICE_X24Y100        FDRE                                         r  stage_11_xw_real_reg_reg[11][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.118     2.297 r  stage_11_xw_real_reg_reg[11][13]/Q
                         net (fo=2, routed)           0.249     2.546    stage_11_xw_real_reg_reg[11][13]
    SLICE_X24Y96         LUT2 (Prop_lut2_I0_O)        0.028     2.574 r  stage_12_xw_real_reg[11][15]_i_4/O
                         net (fo=1, routed)           0.000     2.574    stage_12_xw_real_reg[11][15]_i_4_n_0
    SLICE_X24Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.621 r  stage_12_xw_real_reg_reg[11][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.621    stage_12_xw_real[11][13]
    SLICE_X24Y96         FDRE                                         r  stage_12_xw_real_reg_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.025     2.716    clk_IBUF_BUFG
    SLICE_X24Y96         FDRE                                         r  stage_12_xw_real_reg_reg[11][13]/C
                         clock pessimism             -0.270     2.445    
    SLICE_X24Y96         FDRE (Hold_fdre_C_D)         0.092     2.537    stage_12_xw_real_reg_reg[11][13]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_2_xw_real_reg_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.175ns (39.454%)  route 0.269ns (60.546%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       0.694     2.142    clk_IBUF_BUFG
    SLICE_X149Y50        FDRE                                         r  stage_1_xw_real_reg_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y50        FDRE (Prop_fdre_C_Q)         0.100     2.242 r  stage_1_xw_real_reg_reg[4][13]/Q
                         net (fo=2, routed)           0.269     2.511    stage_1_xw_real_reg_reg[4][13]
    SLICE_X148Y49        LUT2 (Prop_lut2_I0_O)        0.028     2.539 r  stage_2_xw_real_reg[4][15]_i_4/O
                         net (fo=1, routed)           0.000     2.539    stage_2_xw_real_reg[4][15]_i_4_n_0
    SLICE_X148Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.586 r  stage_2_xw_real_reg_reg[4][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.586    stage_2_xw_real[4][13]
    SLICE_X148Y49        FDRE                                         r  stage_2_xw_real_reg_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=12852, routed)       1.007     2.698    clk_IBUF_BUFG
    SLICE_X148Y49        FDRE                                         r  stage_2_xw_real_reg_reg[4][13]/C
                         clock pessimism             -0.290     2.407    
    SLICE_X148Y49        FDRE (Hold_fdre_C_D)         0.092     2.499    stage_2_xw_real_reg_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X17Y40    multgen_L[0].multgen[0].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X17Y44    multgen_L[0].multgen[0].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X15Y35    multgen_L[0].multgen[1].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X15Y37    multgen_L[0].multgen[1].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X17Y35    multgen_L[0].multgen[2].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X16Y35    multgen_L[0].multgen[2].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X15Y33    multgen_L[0].multgen[3].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X15Y38    multgen_L[0].multgen[3].mult_unit/temp6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X18Y39    multgen_L[0].multgen[4].mult_unit/temp3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X17Y38    multgen_L[0].multgen[4].mult_unit/temp6/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X44Y69    bb_imag_reg[11][4][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X44Y69    bb_imag_reg[11][4][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X44Y69    bb_imag_reg[11][4][1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X44Y69    bb_imag_reg[11][4][1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X53Y94    bb_imag_reg[12][3][7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X53Y94    bb_imag_reg[12][3][7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X48Y84    bb_imag_reg[12][4][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X48Y84    bb_imag_reg[12][4][0]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X52Y85    bb_imag_reg[12][4][1]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X52Y85    bb_imag_reg[12][4][1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X62Y67    Batch_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X62Y67    Batch_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X140Y111  Batch_Count_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X140Y111  Batch_Count_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X60Y106   Batch_Count_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X60Y106   Batch_Count_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X66Y111   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X66Y111   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X130Y111  Batch_Count_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X130Y111  Batch_Count_reg[0]_rep__10/C



