// Seed: 1203570774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] id_5;
  wire [-1 'b0 : -1] id_6;
  logic id_7 = id_6, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_2
  );
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6;
  assign id_6 = id_6 ? 1 : 1 < id_2 ? -1 : id_6 ? 1 ** id_6 : -1;
endmodule
