C:/intelFPGA/comporgproject2/single-cycle-datapath/testbench.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/adder.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/status_register.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/status_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module status_register

Top level modules:
	status_register

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/signext.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/signext.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module signext

Top level modules:
	signext

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/equality_comparator.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/equality_comparator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module equality_comparator

Top level modules:
	equality_comparator

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/shift.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/shift.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift

Top level modules:
	shift

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/zeroext.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/zeroext.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module zeroext

Top level modules:
	zeroext

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/mult2_to_1_32.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/mult2_to_1_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult2_to_1_32

Top level modules:
	mult2_to_1_32

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/mult2_to_1_5.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/mult2_to_1_5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult2_to_1_5

Top level modules:
	mult2_to_1_5

} {} {}} C:/intelFPGA/comporgproject2/single-cycle-datapath/mult3_to_1_32.v {1 {vlog -work work -stats=none C:/intelFPGA/comporgproject2/single-cycle-datapath/mult3_to_1_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult3_to_1_32

Top level modules:
	mult3_to_1_32

} {} {}}
