<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A8</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8')">rsnoc_z_H_R_U_P_B_fe1433a7_A8</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_17_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_17_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248018"  onclick="showContent('inst_tag_248018')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248018_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248018_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2134.html#inst_tag_248018_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248019"  onclick="showContent('inst_tag_248019')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248019_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248019_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2134.html#inst_tag_248019_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248013"  onclick="showContent('inst_tag_248013')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248013_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248013_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248013_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248014"  onclick="showContent('inst_tag_248014')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248014_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248014_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248014_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248015"  onclick="showContent('inst_tag_248015')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248015_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248015_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248015_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248016"  onclick="showContent('inst_tag_248016')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248016_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248016_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248016_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248003"  onclick="showContent('inst_tag_248003')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 86.21</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248003_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248003_Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod2134.html#inst_tag_248003_Toggle" > 44.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248003_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248004"  onclick="showContent('inst_tag_248004')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 86.21</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248004_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248004_Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod2134.html#inst_tag_248004_Toggle" > 44.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248004_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_247999"  onclick="showContent('inst_tag_247999')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_247999_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_247999_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_247999_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_247999_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248000"  onclick="showContent('inst_tag_248000')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248000_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248000_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248000_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248000_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248001"  onclick="showContent('inst_tag_248001')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248001_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248001_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248001_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248001_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248002"  onclick="showContent('inst_tag_248002')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248002_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248002_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248002_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248002_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248009"  onclick="showContent('inst_tag_248009')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248009_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248009_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248009_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248009_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248010"  onclick="showContent('inst_tag_248010')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248010_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248010_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248010_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248011"  onclick="showContent('inst_tag_248011')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248011_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248011_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248011_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248011_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248012"  onclick="showContent('inst_tag_248012')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248012_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248012_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248012_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248017"  onclick="showContent('inst_tag_248017')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248017_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248017_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248017_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248005"  onclick="showContent('inst_tag_248005')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248005_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248005_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248005_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248005_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248006"  onclick="showContent('inst_tag_248006')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248006_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248006_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248006_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248006_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248007"  onclick="showContent('inst_tag_248007')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248007_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248007_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248007_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248007_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_248008"  onclick="showContent('inst_tag_248008')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248008_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248008_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248008_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248008_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_248018'>
<hr>
<a name="inst_tag_248018"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248018" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248018_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248018_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2134.html#inst_tag_248018_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.72</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32716" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248019'>
<hr>
<a name="inst_tag_248019"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248019" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248019_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248019_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2134.html#inst_tag_248019_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.72</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32717" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248013'>
<hr>
<a name="inst_tag_248013"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248013" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248013_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248013_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248013_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32711" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248014'>
<hr>
<a name="inst_tag_248014"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248014" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248014_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248014_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248014_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32712" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248015'>
<hr>
<a name="inst_tag_248015"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248015" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248015_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248015_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248015_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32713" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248016'>
<hr>
<a name="inst_tag_248016"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248016" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248016_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248016_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2134.html#inst_tag_248016_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32714" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248003'>
<hr>
<a name="inst_tag_248003"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_248003" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.21</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248003_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248003_Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod2134.html#inst_tag_248003_Toggle" > 44.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248003_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 44.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32701" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248004'>
<hr>
<a name="inst_tag_248004"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_248004" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.21</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248004_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248004_Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod2134.html#inst_tag_248004_Toggle" > 44.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248004_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 44.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.63</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32702" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247999'>
<hr>
<a name="inst_tag_247999"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_247999" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_247999_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_247999_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_247999_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_247999_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32697" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248000'>
<hr>
<a name="inst_tag_248000"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_248000" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248000_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248000_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248000_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248000_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32698" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248001'>
<hr>
<a name="inst_tag_248001"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248001" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248001_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248001_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248001_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248001_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32699" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248002'>
<hr>
<a name="inst_tag_248002"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248002" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248002_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248002_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248002_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248002_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32700" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248009'>
<hr>
<a name="inst_tag_248009"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248009" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248009_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248009_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248009_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248009_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32707" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248010'>
<hr>
<a name="inst_tag_248010"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248010" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248010_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248010_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248010_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32708" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248011'>
<hr>
<a name="inst_tag_248011"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248011" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248011_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248011_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248011_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248011_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32709" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248012'>
<hr>
<a name="inst_tag_248012"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248012" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248012_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248012_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248012_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32710" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248017'>
<hr>
<a name="inst_tag_248017"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248017" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248017_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248017_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2134.html#inst_tag_248017_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32715" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248005'>
<hr>
<a name="inst_tag_248005"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248005" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248005_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248005_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248005_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248005_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32703" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248006'>
<hr>
<a name="inst_tag_248006"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248006" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248006_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248006_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248006_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248006_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32704" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248007'>
<hr>
<a name="inst_tag_248007"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248007" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248007_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248007_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248007_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248007_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32705" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248008'>
<hr>
<a name="inst_tag_248008"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_248008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248008_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248008_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2134.html#inst_tag_248008_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2134.html#inst_tag_248008_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod421.html#inst_tag_32706" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2134.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2134.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2134.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2134.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248018'>
<a name="inst_tag_248018_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248018" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248018_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248018" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248018_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248018" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248018_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248018" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248019'>
<a name="inst_tag_248019_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248019" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248019_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248019" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248019_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248019" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248019_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248019" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248013'>
<a name="inst_tag_248013_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248013" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248013_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248013" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248013_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248013" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248013_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248013" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248014'>
<a name="inst_tag_248014_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248014" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248014_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248014" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248014_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248014" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248014_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248014" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248015'>
<a name="inst_tag_248015_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248015" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248015_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248015" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248015_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248015" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248015_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248015" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248016'>
<a name="inst_tag_248016_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248016" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248016_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248016" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248016_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248016" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248016_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248016" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248003'>
<a name="inst_tag_248003_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248003" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248003_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248003" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248003_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248003" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">26</td>
<td class="rt">44.83 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">14</td>
<td class="rt">48.28 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">12</td>
<td class="rt">41.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">26</td>
<td class="rt">44.83 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">14</td>
<td class="rt">48.28 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">12</td>
<td class="rt">41.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248003_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248003" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248004'>
<a name="inst_tag_248004_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248004" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248004_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248004" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248004_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248004" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">26</td>
<td class="rt">44.83 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">14</td>
<td class="rt">48.28 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">12</td>
<td class="rt">41.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">26</td>
<td class="rt">44.83 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">14</td>
<td class="rt">48.28 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">12</td>
<td class="rt">41.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248004_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248004" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247999'>
<a name="inst_tag_247999_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_247999" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_247999_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_247999" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_247999_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_247999" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247999_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_247999" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248000'>
<a name="inst_tag_248000_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248000" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248000_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248000" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248000_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248000" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248000_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248000" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248001'>
<a name="inst_tag_248001_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248001" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248001_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248001" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248001_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248001" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248001_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248001" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248002'>
<a name="inst_tag_248002_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248002" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248002_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248002" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248002_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248002" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248002_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248002" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248009'>
<a name="inst_tag_248009_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248009" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248009_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248009" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248009_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248009" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248009_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248009" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248010'>
<a name="inst_tag_248010_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248010" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248010_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248010" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248010_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248010" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248010_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248010" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248011'>
<a name="inst_tag_248011_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248011" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248011_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248011" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248011_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248011" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248011_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248011" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248012'>
<a name="inst_tag_248012_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248012" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248012_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248012" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248012_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248012" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248012_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248012" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248017'>
<a name="inst_tag_248017_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248017" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248017_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248017" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248017_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248017" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248017_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248017" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248005'>
<a name="inst_tag_248005_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248005" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248005_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248005" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248005_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248005" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248005_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248005" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248006'>
<a name="inst_tag_248006_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248006" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248006_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248006" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248006_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248006" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248006_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248006" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248007'>
<a name="inst_tag_248007_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248007" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248007_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248007" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248007_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248007" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248007_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248007" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248008'>
<a name="inst_tag_248008_Line"></a>
<b>Line Coverage for Instance : <a href="mod2134.html#inst_tag_248008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248008_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2134.html#inst_tag_248008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248008_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2134.html#inst_tag_248008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248008_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2134.html#inst_tag_248008" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_247999">
    <li>
      <a href="#inst_tag_247999_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247999_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_247999_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247999_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248000">
    <li>
      <a href="#inst_tag_248000_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248000_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248000_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248000_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248001">
    <li>
      <a href="#inst_tag_248001_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248001_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248001_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248001_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248002">
    <li>
      <a href="#inst_tag_248002_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248002_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248002_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248002_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248003">
    <li>
      <a href="#inst_tag_248003_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248003_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248003_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248003_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248004">
    <li>
      <a href="#inst_tag_248004_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248004_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248004_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248004_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248005">
    <li>
      <a href="#inst_tag_248005_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248005_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248005_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248005_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248006">
    <li>
      <a href="#inst_tag_248006_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248006_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248006_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248006_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248007">
    <li>
      <a href="#inst_tag_248007_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248007_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248007_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248007_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248008">
    <li>
      <a href="#inst_tag_248008_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248008_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248008_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248008_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248009">
    <li>
      <a href="#inst_tag_248009_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248009_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248009_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248009_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248010">
    <li>
      <a href="#inst_tag_248010_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248010_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248010_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248010_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248011">
    <li>
      <a href="#inst_tag_248011_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248011_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248011_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248011_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248012">
    <li>
      <a href="#inst_tag_248012_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248012_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248012_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248012_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248013">
    <li>
      <a href="#inst_tag_248013_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248013_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248013_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248013_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248014">
    <li>
      <a href="#inst_tag_248014_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248014_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248014_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248014_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248015">
    <li>
      <a href="#inst_tag_248015_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248015_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248015_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248015_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248016">
    <li>
      <a href="#inst_tag_248016_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248016_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248016_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248016_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248017">
    <li>
      <a href="#inst_tag_248017_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248017_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248017_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248017_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248018">
    <li>
      <a href="#inst_tag_248018_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248018_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248018_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248018_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248019">
    <li>
      <a href="#inst_tag_248019_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248019_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248019_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248019_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
