# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/Add_Sub_4_bit/Add_Sub_4_bit.srcs/sources_1/new/Add_Sub.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/new/Adder_3_bit.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/Add_Sub_4_bit/Add_Sub_4_bit.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/Add_Sub_4_bit/Add_Sub_4_bit.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/Instruction Decoder/Instruction Decoder.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Nano Processor.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/new/ProgramCounter.vhd" \
"../../../../Nano Processor.srcs/sources_1/new/ProgramROM.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/NanoProcessor/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/CS/Computer systems/Lab 6/Lab 6.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/new/mux_2_way_3_bit.vhd" \
"../../../../Nano Processor.srcs/sources_1/new/mux_2_way_4_bit.vhd" \
"../../../../Nano Processor.srcs/sources_1/imports/new/mux_8_way_4_bit.vhd" \
"../../../../Nano Processor.srcs/sim_1/new/NanoProcessorSim.vhd" \

# Do not sort compile order
nosort
