/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Qualcomm #define SM6115 interconnect IDs
 *
 * Copyright (c) 2022, The Linux Foundation. All rights reserved.
 */

#ifndef __DRIVERS_INTERCONNECT_QCOM_SM6115_H
#define __DRIVERS_INTERCONNECT_QCOM_SM6115_H

#define SM6115_BIMC_SNOC_MAS			0
#define SM6115_BIMC_SNOC_SLV			1
#define SM6115_MASTER_AMPSS_M0			2
#define SM6115_MASTER_ANOC_SNOC			3
#define SM6115_MASTER_CAMNOC_HF			4
#define SM6115_MASTER_CAMNOC_SF			5
#define SM6115_MASTER_CRYPTO_CORE0		6
#define SM6115_MASTER_GPU_CDSP_PROC		7
#define SM6115_MASTER_GRAPHICS_3D		8
#define SM6115_MASTER_GRAPHICS_3D_PORT1		9
#define SM6115_MASTER_IPA			10
#define SM6115_MASTER_MDP_PORT0			11
#define SM6115_MASTER_PIMEM			12
#define SM6115_MASTER_QDSS_BAM			13
#define SM6115_MASTER_QDSS_DAP			14
#define SM6115_MASTER_QDSS_ETR			15
#define SM6115_MASTER_QUP_0			16
#define SM6115_MASTER_QUP_CORE_0		17
#define SM6115_MASTER_SDCC_1			18
#define SM6115_MASTER_SDCC_2			19
#define SM6115_MASTER_SNOC_BIMC_NRT		20
#define SM6115_MASTER_SNOC_BIMC_RT		21
#define SM6115_MASTER_SNOC_CFG			22
#define SM6115_MASTER_TCU_0			23
#define SM6115_MASTER_TIC			24
#define SM6115_MASTER_UFS_MEM			25
#define SM6115_MASTER_USB3			26
#define SM6115_MASTER_VIDEO_P0			27
#define SM6115_MASTER_VIDEO_PROC		28
#define SM6115_SLAVE_ANOC_SNOC			29
#define SM6115_SLAVE_APPSS			30
#define SM6115_SLAVE_BIMC_CFG			31
#define SM6115_SLAVE_CAMERA_CFG			32
#define SM6115_SLAVE_CAMERA_NRT_THROTTLE_CFG	33
#define SM6115_SLAVE_CAMERA_RT_THROTTLE_CFG	34
#define SM6115_SLAVE_CDSP_THROTTLE_CFG		35
#define SM6115_SLAVE_CLK_CTL			36
#define SM6115_SLAVE_CRYPTO_0_CFG		37
#define SM6115_SLAVE_DISPLAY_CFG		38
#define SM6115_SLAVE_DISPLAY_THROTTLE_CFG	39
#define SM6115_SLAVE_EBI_CH0			40
#define SM6115_SLAVE_GPU_CDSP_BIMC		41
#define SM6115_SLAVE_GPU_CFG			42
#define SM6115_SLAVE_IMEM_CFG			43
#define SM6115_SLAVE_IPA_CFG			44
#define SM6115_SLAVE_LPASS			45
#define SM6115_SLAVE_MESSAGE_RAM		46
#define SM6115_SLAVE_OCIMEM			47
#define SM6115_SLAVE_PDM			48
#define SM6115_SLAVE_PIMEM			49
#define SM6115_SLAVE_PIMEM_CFG			50
#define SM6115_SLAVE_PMIC_ARB			51
#define SM6115_SLAVE_PRNG			52
#define SM6115_SLAVE_QDSS_CFG			53
#define SM6115_SLAVE_QDSS_STM			54
#define SM6115_SLAVE_QM_CFG			55
#define SM6115_SLAVE_QM_MPU_CFG			56
#define SM6115_SLAVE_QUP_0			57
#define SM6115_SLAVE_QUP_CORE_0			58
#define SM6115_SLAVE_SDCC_1			59
#define SM6115_SLAVE_SDCC_2			60
#define SM6115_SLAVE_SERVICE_CNOC		61
#define SM6115_SLAVE_SERVICE_SNOC		62
#define SM6115_SLAVE_SNOC_BIMC_NRT		63
#define SM6115_SLAVE_SNOC_BIMC_RT		64
#define SM6115_SLAVE_SNOC_CFG			65
#define SM6115_SLAVE_TCSR			66
#define SM6115_SLAVE_TCU			67
#define SM6115_SLAVE_TLMM_EAST			68
#define SM6115_SLAVE_TLMM_SOUTH			69
#define SM6115_SLAVE_TLMM_WEST			70
#define SM6115_SLAVE_UFS_MEM_CFG		71
#define SM6115_SLAVE_USB3			72
#define SM6115_SLAVE_VENUS_CFG			73
#define SM6115_SLAVE_VENUS_THROTTLE_CFG		74
#define SM6115_SLAVE_VSENSE_CTRL_CFG		75
#define SM6115_SNOC_BIMC_MAS			76
#define SM6115_SNOC_BIMC_SLV			77
#define SM6115_SNOC_CNOC_MAS			78
#define SM6115_SNOC_CNOC_SLV			79

#endif
