You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

**Focus**: Optimize grid layout and parallel work distribution.

**NCU Metrics**:
• `sm__throughput.avg.pct_of_peak_sustained_elapsed` (target >60%)
• `launch__grid_size` (primarily determined by grid mapping)

**Guidelines**:
- 1D → `(cdiv(N, BLOCK))`
- 2D → `(cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))`
- 3D (batch×M×N) → `(batch, cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))`
- 4D+ → flatten **independent parallel dims** to 3D
- Prefer batch / head / expert parallelism when available, before shrinking BLOCK sizes
- Change grid only if SM utilization is clearly low
- Ensure `grid = (...)` matches `tl.program_id(axis)` logic

**Safety Rules**:
- Max 3 grid dimensions; grid rank must be static
- If unsure about correctness, do not modify grid

**Autotune (safe)**:
- Autotune **either** BLOCK_* **or** (`num_warps`, `num_stages`)
- If BLOCK_* are autotuned, use `grid = lambda META: (...)` with `META["BLOCK_*"]`
- Never redefine BLOCK_* in both configs and launch



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def matvec_kernel(
    A_ptr,
    B_ptr,
    C_ptr,
    M,
    K,
    stride_am,
    stride_ak,
    stride_bk,
    stride_cm,
    BLOCK_M: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    # 1D grid: (M // BLOCK_M,)
    pid_m = tl.program_id(0)
    
    # Offsets for this block
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_k = tl.arange(0, BLOCK_K)
    
    # Create mask for valid rows (constant throughout kernel)
    m_mask = offs_m < M
    
    # Pointers to A and B
    A_ptrs = A_ptr + offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak
    B_ptrs = B_ptr + offs_k * stride_bk
    
    # Accumulator
    acc = tl.zeros((BLOCK_M,), dtype=tl.float32)
    
    # Main loop with vectorized loads
    for k in range(0, tl.cdiv(K, BLOCK_K)):
        # Create mask for valid K dimension loads
        k_mask = (k * BLOCK_K + offs_k) < K
        
        # Load A and B with appropriate masking
        a = tl.load(A_ptrs, mask=m_mask[:, None] & k_mask[None, :])
        b = tl.load(B_ptrs, mask=k_mask)
        
        # FMA: acc += sum(A * B over K dimension)
        # Efficient broadcasting: b[None,:] creates (1, BLOCK_K) which broadcasts to (BLOCK_M, BLOCK_K)
        b_reshaped = b[None, :]
        acc += tl.sum(a * b_reshaped, axis=1)
        
        # Update pointers for next iteration
        A_ptrs += BLOCK_K * stride_ak
        B_ptrs += BLOCK_K * stride_bk
    
    # Store result using pre-computed mask
    C_ptrs = C_ptr + offs_m * stride_cm
    tl.store(C_ptrs, acc, mask=m_mask)


@triton.jit
def matvec_kernel_fp16(
    A_ptr,
    B_ptr,
    C_ptr,
    M,
    K,
    stride_am,
    stride_ak,
    stride_bk,
    stride_cm,
    BLOCK_M: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    # Same as matvec_kernel but optimized for FP16/BF16
    pid_m = tl.program_id(0)
    
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_k = tl.arange(0, BLOCK_K)
    
    # Create mask for valid rows (constant throughout kernel)
    m_mask = offs_m < M
    
    A_ptrs = A_ptr + offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak
    B_ptrs = B_ptr + offs_k * stride_bk
    
    # Use FP32 accumulator for better precision
    acc = tl.zeros((BLOCK_M,), dtype=tl.float32)
    
    for k in range(0, tl.cdiv(K, BLOCK_K)):
        k_mask = (k * BLOCK_K + offs_k) < K
        
        # Load in FP16/BF16, compute in FP32
        a = tl.load(A_ptrs, mask=m_mask[:, None] & k_mask[None, :]).to(tl.float32)
        b = tl.load(B_ptrs, mask=k_mask).to(tl.float32)
        
        # Efficient broadcasting
        b_reshaped = b[None, :]
        acc += tl.sum(a * b_reshaped, axis=1)
        
        A_ptrs += BLOCK_K * stride_ak
        B_ptrs += BLOCK_K * stride_bk
    
    # Store result using pre-computed mask
    C_ptrs = C_ptr + offs_m * stride_cm
    tl.store(C_ptrs, acc, mask=m_mask)


def triton_matvec(A: torch.Tensor, B: torch.Tensor) -> torch.Tensor:
    M, K = A.shape
    assert B.shape == (K, 1), f"B must be shape ({K}, 1), got {B.shape}"
    
    C = torch.empty((M, 1), device=A.device, dtype=A.dtype)
    
    # Choose optimal block sizes based on data type
    if A.dtype in [torch.float16, torch.bfloat16]:
        BLOCK_M = 128  # Larger blocks for better occupancy with FP16
        BLOCK_K = 256  # Larger K dimension for better memory coalescing
        kernel = matvec_kernel_fp16
    else:
        BLOCK_M = 64   # Balance register pressure for FP32
        BLOCK_K = 128  # Optimize for L1/L2 cache
        kernel = matvec_kernel
    
    # Ensure block sizes are powers of 2
    BLOCK_M = triton.next_power_of_2(min(BLOCK_M, M))
    BLOCK_K = triton.next_power_of_2(min(BLOCK_K, K))
    
    # Configure grid
    grid = (triton.cdiv(M, BLOCK_M),)
    
    # Launch kernel
    kernel[grid](
        A,
        B,
        C,
        M,
        K,
        A.stride(0),
        A.stride(1),
        B.stride(0),
        C.stride(0),
        BLOCK_M=BLOCK_M,
        BLOCK_K=BLOCK_K,
    )
    
    return C


class ModelNew(nn.Module):
    """
    Simple model that performs matrix-vector multiplication (C = A * B).
    """
    def __init__(self):
        super(ModelNew, self).__init__()
    
    def forward(self, A: torch.Tensor, B: torch.Tensor) -> torch.Tensor:
        """
        Performs matrix-vector multiplication using optimized Triton kernels.

        Args:
            A: Input matrix of shape (M, K).
            B: Input vector of shape (K, 1).

        Returns:
            Output vector of shape (M, 1).
        """
        return triton_matvec(A, B)
```

[NCU PROFILING METRICS]
{
  "matvec_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 8.34,
    "launch__grid_size": 32.0,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 8.33,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 95.12,
    "lts__t_sector_hit_rate.pct": 1.49
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
