// Seed: 3289423471
module module_0 (
    input wand id_0,
    output tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply0 id_4
    , id_6
);
  assign id_2 = id_6;
  tri1 id_7, id_8, id_9 = ~1;
  assign id_7 = id_4;
  assign id_6 = 1;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wand  id_3
);
  wire id_5;
  logic [7:0] id_6, id_7;
  assign id_6[1 : 1] = 1;
  id_8 :
  assert property (@(*) id_8) $display;
  id_9(
      1 & 1
  ); module_0(
      id_3, id_1, id_1, id_3, id_3
  );
  wire id_10;
  wire id_11, id_12;
  wire id_13;
  always if (1) id_0 <= 1'b0;
endmodule : id_14
