<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 67762, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  9337, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  7173, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  7086, user inline pragmas are applied</column>
            <column name="">(4) simplification,  7086, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  7253, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  7172, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  7172, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  7172, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  7177, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  6079, loop and instruction simplification</column>
            <column name="">(2) parallelization,  6079, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  6079, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  6079, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  6096, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  5742, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="IDCT2" col1="IDCT2.cpp:315" col2="67762" col3="7086" col4="7177" col5="6079" col6="5742">
                    <row id="3" col0="IDCT2B64" col1="IDCT2.cpp:194" col2="31122" col3="3611" col4="3260" col5="3010" col6="3016">
                        <row id="6" col0="IDCT2B32" col1="IDCT2.cpp:124" col2="16569" col3="1100" col4="962" col5="840" col6="845">
                            <row id="8" col0="IDCT2B16" col1="IDCT2.cpp:80" col2="9296" col3="379" col4="309" col5="251" col6="255">
                                <row id="10" col0="IDCT2B8" col1="IDCT2.cpp:49" col2="5663" col3="141" col4="107" col5="81" col6="84">
                                    <row id="2" col0="IDCT2B4" col1="IDCT2.cpp:26" col2="1629" col3="51" col4="37" col5="27" col6="29">
                                        <row id="7" col0="IDCT2B2" col1="IDCT2.cpp:13" col2="365" col3="11" col4="9" col5="7" col6="8"/>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="1" col0="CLIP3" col1="IDCT2.cpp:6" col2="371" col2_disp="  371 (7 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="6" col0="IDCT2B32" col1="IDCT2.cpp:124" col2="16569" col3="1100" col4="962" col5="840" col6="845">
                        <row id="8" col0="IDCT2B16" col1="IDCT2.cpp:80" col2="9296" col3="379" col4="309" col5="251" col6="255">
                            <row id="10" col0="IDCT2B8" col1="IDCT2.cpp:49" col2="5663" col3="141" col4="107" col5="81" col6="84">
                                <row id="2" col0="IDCT2B4" col1="IDCT2.cpp:26" col2="1629" col3="51" col4="37" col5="27" col6="29">
                                    <row id="7" col0="IDCT2B2" col1="IDCT2.cpp:13" col2="365" col3="11" col4="9" col5="7" col6="8"/>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="8" col0="IDCT2B16" col1="IDCT2.cpp:80" col2="9296" col3="379" col4="309" col5="251" col6="255">
                        <row id="10" col0="IDCT2B8" col1="IDCT2.cpp:49" col2="5663" col3="141" col4="107" col5="81" col6="84">
                            <row id="2" col0="IDCT2B4" col1="IDCT2.cpp:26" col2="1629" col3="51" col4="37" col5="27" col6="29">
                                <row id="7" col0="IDCT2B2" col1="IDCT2.cpp:13" col2="365" col3="11" col4="9" col5="7" col6="8"/>
                            </row>
                        </row>
                    </row>
                    <row id="10" col0="IDCT2B8" col1="IDCT2.cpp:49" col2="5663" col3="141" col4="107" col5="81" col6="84">
                        <row id="2" col0="IDCT2B4" col1="IDCT2.cpp:26" col2="1629" col3="51" col4="37" col5="27" col6="29">
                            <row id="7" col0="IDCT2B2" col1="IDCT2.cpp:13" col2="365" col3="11" col4="9" col5="7" col6="8"/>
                        </row>
                    </row>
                    <row id="2" col0="IDCT2B4" col1="IDCT2.cpp:26" col2="1629" col3="51" col4="37" col5="27" col6="29">
                        <row id="7" col0="IDCT2B2" col1="IDCT2.cpp:13" col2="365" col3="11" col4="9" col5="7" col6="8"/>
                    </row>
                    <row id="7" col0="IDCT2B2" col1="IDCT2.cpp:13" col2="365" col3="11" col4="9" col5="7" col6="8"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

